# vsim -c december_top_file_tb -do "run -all; quit" 
# Start time: 16:51:26 on Jan 21,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  ModelSim SE-64 10.7d Feb 15 2019 Linux 4.18.0-553.34.1.el8_10.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.december_top_file_tb(fast)
# run -all
# Address Translation Table Initialized.
# [MC W-FSM] In WIDLE
# Read operation: Address = x, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# Read operation: Address = 0, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               55000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [TB] Reading problem_data.mem...
# [TB] Writing 4096 lines to Clause Table region...
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=               65000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# [TB] Reset de-asserted at time 70000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=               75000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [75000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004000, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [85000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004000
#   => CLAUSE write: sub-addr=0x000, data=0x00100011
# [MC W-FSM] state=2, time=               85000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [85000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004004, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=               95000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [95000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004004
#   => CLAUSE write: sub-addr=0x000, data=0x01a0000e
# [MC W-FSM] In WDATA
# [95000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004008, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001a0000e
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004008
#   => CLAUSE write: sub-addr=0x004, data=0x00200011
# [MC W-FSM] state=2, time=              105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [105000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000400c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200011
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000400c
#   => CLAUSE write: sub-addr=0x008, data=0x01700008
# [MC W-FSM] In WDATA
# [115000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004010, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001700008
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004010
#   => CLAUSE write: sub-addr=0x00c, data=0x0030000a
# [MC W-FSM] state=2, time=              125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [125000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004014, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000a
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004014
#   => CLAUSE write: sub-addr=0x010, data=0x01600007
# [MC W-FSM] In WDATA
# [135000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004018, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001600007
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004018
#   => CLAUSE write: sub-addr=0x014, data=0x0040000a
# [MC W-FSM] state=2, time=              145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [145000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000401c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000a
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000401c
#   => CLAUSE write: sub-addr=0x018, data=0x02000017
# [MC W-FSM] In WDATA
# [155000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004020, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000017
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004020
#   => CLAUSE write: sub-addr=0x01c, data=0x00500019
# [MC W-FSM] state=2, time=              165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [165000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004024, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000500019
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004024
#   => CLAUSE write: sub-addr=0x020, data=0x01f00016
# [MC W-FSM] In WDATA
# [175000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004028, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f00016
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004028
#   => CLAUSE write: sub-addr=0x024, data=0x00600018
# [MC W-FSM] state=2, time=              185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [185000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000402c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600018
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000402c
#   => CLAUSE write: sub-addr=0x028, data=0x01e00015
# [MC W-FSM] In WDATA
# [195000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004030, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001e00015
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004030
#   => CLAUSE write: sub-addr=0x02c, data=0x00700018
# [MC W-FSM] state=2, time=              205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [205000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004034, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000700018
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004034
#   => CLAUSE write: sub-addr=0x030, data=0x01d00015
# [MC W-FSM] In WDATA
# [215000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004038, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001d00015
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004038
#   => CLAUSE write: sub-addr=0x034, data=0x00800016
# [MC W-FSM] state=2, time=              225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [225000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800016
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=              235000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=              265000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [265000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004040, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004040
#   => CLAUSE write: sub-addr=0x038, data=0x00900012
# [MC W-FSM] state=2, time=              275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [275000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004044, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900012
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004044
#   => CLAUSE write: sub-addr=0x040, data=0x0190000e
# [MC W-FSM] In WDATA
# [285000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004048, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000190000e
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004048
#   => CLAUSE write: sub-addr=0x044, data=0x00a0000f
# [MC W-FSM] state=2, time=              295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [295000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000404c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000a0000f
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000404c
#   => CLAUSE write: sub-addr=0x048, data=0x01800009
# [MC W-FSM] In WDATA
# [305000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004050, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800009
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004050
#   => CLAUSE write: sub-addr=0x04c, data=0x00b0000b
# [MC W-FSM] state=2, time=              315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [315000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004054, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000b0000b
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004054
#   => CLAUSE write: sub-addr=0x050, data=0x01500007
# [MC W-FSM] In WDATA
# [325000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004058, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001500007
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004058
#   => CLAUSE write: sub-addr=0x054, data=0x00c00008
# [MC W-FSM] state=2, time=              335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [335000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000405c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000c00008
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000405c
#   => CLAUSE write: sub-addr=0x058, data=0x01400002
# [MC W-FSM] In WDATA
# [345000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004060, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001400002
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004060
#   => CLAUSE write: sub-addr=0x05c, data=0x00d00004
# [MC W-FSM] state=2, time=              355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [355000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004064, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000d00004
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004064
#   => CLAUSE write: sub-addr=0x060, data=0x01300001
# [MC W-FSM] In WDATA
# [365000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004068, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001300001
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004068
#   => CLAUSE write: sub-addr=0x064, data=0x00e00003
# [MC W-FSM] state=2, time=              375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [375000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000406c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000e00003
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000406c
#   => CLAUSE write: sub-addr=0x068, data=0x01200000
# [MC W-FSM] In WDATA
# [385000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004070, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001200000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004070
#   => CLAUSE write: sub-addr=0x06c, data=0x00f00003
# [MC W-FSM] state=2, time=              395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [395000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004074, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000f00003
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004074
#   => CLAUSE write: sub-addr=0x070, data=0x01100000
# [MC W-FSM] In WDATA
# [405000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004078, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004078
#   => CLAUSE write: sub-addr=0x074, data=0x01000001
# [MC W-FSM] state=2, time=              415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [415000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=              425000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              445000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=              455000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [455000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004080, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004080
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=              465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [465000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004084, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004084
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [475000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004088, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004088
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=              485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [485000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000408c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000408c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [495000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004090, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004090
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=              505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [505000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004094, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004094
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [515000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004098, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004098
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=              525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [525000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000409c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000409c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [535000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000040a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=              545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [545000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000040a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [555000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000040a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=              565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [565000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000040ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [575000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000040b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=              585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [585000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000040b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [595000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000040b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=              605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [605000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=              615000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              635000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=              645000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [645000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000040c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=              655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [655000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000040c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [665000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000040c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=              675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [675000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000040cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [685000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000040d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=              695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [695000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000040d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [705000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000040d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=              715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [715000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000040dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [725000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000040e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=              735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [735000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000040e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [745000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000040e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=              755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [755000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000040ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [765000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000040f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=              775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [775000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000040f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [785000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000040f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000040f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=              795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [795000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=              805000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=              825000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=              835000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [835000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004100, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004100
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=              845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [845000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004104, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004104
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [855000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004108, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004108
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=              865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [865000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000410c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000410c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [875000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004110, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004110
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=              885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [885000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004114, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004114
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [895000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004118, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004118
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=              905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [905000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000411c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000411c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [915000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004120, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004120
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=              925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [925000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004124, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004124
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [935000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004128, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004128
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=              945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [945000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000412c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000412c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [955000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004130, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004130
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=              965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [965000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004134, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=              975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004134
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [975000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004138, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004138
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=              985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [985000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=              995000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1015000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             1025000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1025000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004140, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004140
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=             1035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1035000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004144, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004144
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [1045000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004148, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004148
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=             1055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1055000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000414c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000414c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [1065000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004150, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004150
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=             1075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1075000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004154, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004154
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [1085000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004158, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004158
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=             1095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1095000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000415c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000415c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [1105000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004160, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004160
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=             1115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1115000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004164, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004164
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [1125000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004168, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004168
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=             1135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1135000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000416c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000416c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [1145000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004170, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004170
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=             1155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1155000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004174, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004174
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [1165000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004178, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004178
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=             1175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [1175000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             1185000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             1215000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1215000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004180, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004180
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=             1225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1225000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004184, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004184
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [1235000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004188, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004188
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=             1245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1245000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000418c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000418c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [1255000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004190, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004190
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=             1265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1265000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004194, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004194
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [1275000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004198, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004198
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=             1285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1285000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000419c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000419c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [1295000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000041a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=             1305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1305000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000041a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [1315000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000041a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=             1325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1325000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000041ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [1335000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000041b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=             1345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1345000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000041b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [1355000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000041b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=             1365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [1365000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             1375000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             1405000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1405000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000041c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=             1415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1415000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000041c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [1425000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000041c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=             1435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1435000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000041cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [1445000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000041d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=             1455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1455000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000041d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [1465000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000041d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=             1475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1475000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000041dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [1485000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000041e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=             1495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1495000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000041e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [1505000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000041e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=             1515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1515000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000041ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [1525000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000041f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=             1535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1535000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000041f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [1545000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000041f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000041f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=             1555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [1555000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             1565000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1585000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             1595000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1595000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004200, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004200
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=             1605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1605000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004204, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004204
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [1615000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004208, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004208
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=             1625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1625000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000420c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000420c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [1635000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004210, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004210
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=             1645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1645000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004214, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004214
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [1655000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004218, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004218
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=             1665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1665000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000421c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000421c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [1675000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004220, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004220
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=             1685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1685000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004224, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004224
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [1695000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004228, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004228
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=             1705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1705000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000422c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000422c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [1715000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004230, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004230
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=             1725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1725000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004234, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004234
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [1735000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004238, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004238
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=             1745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [1745000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             1755000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1775000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             1785000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1785000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004240, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004240
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=             1795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1795000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004244, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004244
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [1805000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004248, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004248
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=             1815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1815000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000424c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000424c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [1825000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004250, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004250
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=             1835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1835000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004254, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004254
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [1845000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004258, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004258
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=             1855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1855000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000425c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000425c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [1865000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004260, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004260
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=             1875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1875000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004264, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004264
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [1885000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004268, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004268
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=             1895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1895000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000426c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000426c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [1905000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004270, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004270
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=             1915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1915000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004274, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004274
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [1925000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004278, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004278
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=             1935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [1935000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             1945000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             1965000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             1975000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1975000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004280, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [1985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004280
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=             1985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [1985000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004284, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             1995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [1995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004284
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [1995000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004288, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004288
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=             2005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2005000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000428c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000428c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [2015000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004290, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004290
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=             2025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2025000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004294, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004294
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [2035000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004298, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004298
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=             2045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2045000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000429c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000429c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [2055000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000042a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042a0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=             2065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2065000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000042a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042a4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [2075000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000042a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042a8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=             2085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2085000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000042ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042ac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [2095000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000042b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042b0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=             2105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2105000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000042b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042b4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [2115000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000042b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042b8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=             2125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [2125000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             2135000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             2165000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2165000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000042c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042c0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=             2175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2175000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000042c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042c4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [2185000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000042c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042c8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=             2195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2195000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000042cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042cc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [2205000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000042d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042d0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=             2215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2215000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000042d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042d4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [2225000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000042d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042d8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=             2235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2235000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000042dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042dc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [2245000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000042e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042e0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=             2255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2255000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000042e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042e4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [2265000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000042e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042e8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=             2275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2275000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000042ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042ec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [2285000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000042f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042f0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=             2295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2295000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000042f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042f4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [2305000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000042f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000042f8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=             2315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [2315000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             2325000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2345000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             2355000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2355000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004300, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004300
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=             2365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2365000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004304, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004304
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [2375000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004308, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004308
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=             2385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2385000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000430c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000430c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [2395000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004310, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004310
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=             2405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2405000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004314, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004314
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [2415000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004318, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004318
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=             2425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2425000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000431c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000431c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [2435000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004320, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004320
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=             2445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2445000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004324, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004324
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [2455000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004328, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004328
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=             2465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2465000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000432c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000432c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [2475000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004330, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004330
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=             2485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2485000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004334, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004334
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [2495000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004338, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004338
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=             2505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [2505000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             2515000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2535000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             2545000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2545000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004340, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004340
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=             2555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2555000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004344, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004344
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [2565000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004348, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004348
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=             2575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2575000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000434c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000434c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [2585000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004350, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004350
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=             2595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2595000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004354, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004354
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [2605000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004358, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004358
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=             2615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2615000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000435c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000435c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [2625000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004360, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004360
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=             2635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2635000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004364, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004364
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [2645000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004368, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004368
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=             2655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2655000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000436c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000436c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [2665000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004370, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004370
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=             2675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2675000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004374, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004374
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [2685000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004378, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004378
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=             2695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [2695000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             2705000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2725000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             2735000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2735000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004380, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004380
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=             2745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2745000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004384, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004384
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [2755000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004388, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004388
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=             2765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2765000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000438c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000438c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [2775000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004390, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004390
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=             2785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2785000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004394, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004394
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [2795000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004398, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004398
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=             2805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2805000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000439c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000439c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [2815000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000043a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043a0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=             2825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2825000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000043a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043a4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [2835000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000043a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043a8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=             2845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2845000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000043ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043ac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [2855000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000043b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043b0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=             2865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2865000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000043b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043b4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [2875000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000043b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043b8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=             2885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [2885000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             2895000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             2915000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             2925000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2925000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000043c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043c0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=             2935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2935000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000043c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043c4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [2945000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000043c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043c8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=             2955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2955000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000043cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043cc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [2965000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000043d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043d0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=             2975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2975000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000043d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             2985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [2985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043d4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [2985000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000043d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [2995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043d8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=             2995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [2995000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000043dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043dc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [3005000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000043e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043e0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=             3015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3015000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000043e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043e4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [3025000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000043e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043e8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=             3035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3035000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000043ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043ec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [3045000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000043f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043f0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=             3055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3055000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000043f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043f4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [3065000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000043f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000043f8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=             3075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [3075000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             3085000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             3115000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3115000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004400, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004400
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=             3125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3125000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004404, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004404
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [3135000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004408, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004408
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=             3145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3145000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000440c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000440c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [3155000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004410, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004410
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=             3165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3165000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004414, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004414
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [3175000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004418, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004418
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=             3185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3185000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000441c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000441c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [3195000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004420, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004420
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=             3205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3205000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004424, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004424
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [3215000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004428, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004428
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=             3225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3225000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000442c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000442c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [3235000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004430, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004430
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=             3245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3245000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004434, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004434
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [3255000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004438, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004438
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=             3265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [3265000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             3275000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             3305000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3305000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004440, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004440
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=             3315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3315000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004444, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004444
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [3325000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004448, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004448
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=             3335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3335000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000444c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000444c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [3345000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004450, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004450
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=             3355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3355000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004454, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004454
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [3365000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004458, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004458
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=             3375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3375000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000445c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000445c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [3385000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004460, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004460
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=             3395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3395000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004464, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004464
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [3405000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004468, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004468
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=             3415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3415000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000446c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000446c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [3425000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004470, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004470
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=             3435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3435000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004474, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004474
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [3445000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004478, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004478
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=             3455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [3455000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             3465000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3485000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             3495000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3495000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004480, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004480
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=             3505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3505000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004484, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004484
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [3515000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004488, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004488
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=             3525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3525000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000448c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000448c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [3535000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004490, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004490
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=             3545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3545000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004494, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004494
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [3555000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004498, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004498
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=             3565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3565000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000449c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000449c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [3575000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000044a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044a0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=             3585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3585000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000044a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044a4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [3595000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000044a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044a8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=             3605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3605000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000044ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044ac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [3615000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000044b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044b0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=             3625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3625000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000044b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044b4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [3635000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000044b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044b8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=             3645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [3645000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             3655000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3675000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             3685000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3685000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000044c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044c0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=             3695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3695000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000044c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044c4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [3705000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000044c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044c8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=             3715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3715000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000044cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044cc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [3725000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000044d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044d0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=             3735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3735000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000044d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044d4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [3745000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000044d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044d8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=             3755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3755000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000044dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044dc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [3765000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000044e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044e0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=             3775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3775000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000044e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044e4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [3785000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000044e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044e8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=             3795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3795000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000044ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044ec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [3805000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000044f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044f0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=             3815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3815000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000044f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044f4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [3825000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000044f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000044f8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=             3835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [3835000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             3845000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             3865000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             3875000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3875000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004500, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004500
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=             3885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3885000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004504, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004504
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [3895000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004508, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004508
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=             3905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3905000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000450c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000450c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [3915000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004510, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004510
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=             3925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3925000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004514, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004514
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [3935000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004518, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004518
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=             3945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3945000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000451c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000451c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [3955000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004520, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004520
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=             3965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3965000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004524, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004524
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [3975000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004528, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [3985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004528
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=             3985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [3985000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000452c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             3995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [3995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000452c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [3995000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004530, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004530
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=             4005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4005000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004534, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004534
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [4015000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004538, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004538
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=             4025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [4025000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             4035000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4055000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             4065000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4065000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004540, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004540
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=             4075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4075000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004544, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004544
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [4085000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004548, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004548
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=             4095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4095000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000454c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000454c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [4105000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004550, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004550
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=             4115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4115000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004554, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004554
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [4125000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004558, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004558
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=             4135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4135000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000455c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000455c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [4145000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004560, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004560
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=             4155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4155000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004564, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004564
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [4165000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004568, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004568
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=             4175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4175000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000456c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000456c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [4185000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004570, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004570
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=             4195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4195000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004574, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004574
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [4205000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004578, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004578
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=             4215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [4215000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             4225000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             4255000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4255000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004580, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004580
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=             4265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4265000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004584, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004584
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [4275000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004588, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004588
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=             4285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4285000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000458c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000458c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [4295000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004590, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004590
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=             4305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4305000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004594, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004594
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [4315000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004598, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004598
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=             4325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4325000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000459c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000459c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [4335000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000045a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045a0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=             4345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4345000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000045a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045a4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [4355000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000045a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045a8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=             4365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4365000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000045ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045ac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [4375000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000045b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045b0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=             4385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4385000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000045b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045b4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [4395000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000045b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045b8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=             4405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [4405000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             4415000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             4445000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4445000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000045c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045c0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=             4455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4455000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000045c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045c4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [4465000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000045c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045c8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=             4475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4475000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000045cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045cc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [4485000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000045d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045d0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=             4495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4495000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000045d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045d4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [4505000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000045d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045d8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=             4515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4515000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000045dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045dc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [4525000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000045e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045e0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=             4535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4535000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000045e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045e4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [4545000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000045e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045e8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=             4555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4555000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000045ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045ec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [4565000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000045f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045f0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=             4575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4575000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000045f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045f4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [4585000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000045f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000045f8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=             4595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [4595000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             4605000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             4635000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4635000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004600, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004600
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=             4645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4645000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004604, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004604
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [4655000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004608, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004608
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=             4665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4665000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000460c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000460c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [4675000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004610, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004610
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=             4685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4685000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004614, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004614
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [4695000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004618, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004618
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=             4705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4705000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000461c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000461c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [4715000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004620, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004620
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=             4725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4725000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004624, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004624
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [4735000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004628, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004628
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=             4745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4745000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000462c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000462c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [4755000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004630, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004630
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=             4765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4765000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004634, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004634
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [4775000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004638, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004638
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=             4785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [4785000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             4795000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             4825000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4825000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004640, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004640
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=             4835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4835000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004644, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004644
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [4845000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004648, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004648
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=             4855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4855000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000464c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000464c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [4865000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004650, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004650
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=             4875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4875000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004654, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004654
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [4885000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004658, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004658
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=             4895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4895000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000465c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000465c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [4905000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004660, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004660
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=             4915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4915000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004664, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004664
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [4925000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004668, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004668
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=             4935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4935000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000466c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000466c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [4945000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004670, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004670
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=             4955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [4955000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004674, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             4965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [4965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004674
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [4965000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004678, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [4975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004678
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=             4975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [4975000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             4985000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             4995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             5015000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5015000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004680, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004680
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=             5025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5025000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004684, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004684
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [5035000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004688, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004688
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=             5045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5045000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000468c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000468c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [5055000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004690, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004690
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=             5065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5065000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004694, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004694
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [5075000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004698, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004698
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=             5085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5085000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000469c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000469c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [5095000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000046a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046a0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=             5105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5105000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000046a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046a4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [5115000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000046a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046a8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=             5125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5125000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000046ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046ac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [5135000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000046b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046b0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=             5145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5145000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000046b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046b4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [5155000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000046b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046b8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=             5165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [5165000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             5175000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             5205000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5205000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000046c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046c0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=             5215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5215000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000046c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046c4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [5225000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000046c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046c8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=             5235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5235000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000046cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046cc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [5245000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000046d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046d0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=             5255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5255000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000046d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046d4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [5265000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000046d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046d8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=             5275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5275000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000046dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046dc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [5285000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000046e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046e0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=             5295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5295000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000046e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046e4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [5305000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000046e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046e8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=             5315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5315000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000046ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046ec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [5325000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000046f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046f0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=             5335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5335000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000046f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046f4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [5345000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000046f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000046f8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=             5355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [5355000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             5365000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             5395000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5395000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004700, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004700
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=             5405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5405000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004704, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004704
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [5415000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004708, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004708
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=             5425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5425000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000470c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000470c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [5435000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004710, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004710
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=             5445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5445000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004714, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004714
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [5455000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004718, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004718
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=             5465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5465000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000471c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000471c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [5475000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004720, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004720
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=             5485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5485000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004724, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004724
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [5495000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004728, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004728
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=             5505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5505000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000472c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000472c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [5515000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004730, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004730
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=             5525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5525000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004734, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004734
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [5535000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004738, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004738
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=             5545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [5545000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             5555000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             5585000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5585000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004740, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004740
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=             5595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5595000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004744, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004744
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [5605000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004748, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004748
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=             5615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5615000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000474c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000474c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [5625000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004750, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004750
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=             5635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5635000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004754, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004754
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [5645000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004758, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004758
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=             5655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5655000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000475c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000475c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [5665000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004760, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004760
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=             5675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5675000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004764, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004764
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [5685000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004768, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004768
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=             5695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5695000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000476c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000476c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [5705000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004770, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004770
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=             5715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5715000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004774, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004774
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [5725000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004778, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004778
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=             5735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [5735000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             5745000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             5775000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5775000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004780, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004780
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=             5785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5785000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004784, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004784
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [5795000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004788, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004788
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=             5805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5805000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000478c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000478c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [5815000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004790, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004790
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=             5825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5825000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004794, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004794
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [5835000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004798, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004798
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=             5845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5845000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000479c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000479c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [5855000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000047a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047a0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=             5865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5865000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000047a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047a4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [5875000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000047a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047a8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=             5885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5885000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000047ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047ac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [5895000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000047b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047b0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=             5905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5905000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000047b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047b4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [5915000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000047b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047b8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=             5925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [5925000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             5935000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             5955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             5965000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5965000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000047c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047c0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=             5975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5975000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000047c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             5985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [5985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047c4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [5985000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000047c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [5995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047c8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=             5995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [5995000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000047cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047cc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [6005000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000047d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047d0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=             6015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6015000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000047d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047d4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [6025000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000047d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047d8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=             6035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6035000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000047dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047dc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [6045000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000047e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047e0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=             6055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6055000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000047e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047e4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [6065000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000047e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047e8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=             6075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6075000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000047ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047ec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [6085000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000047f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047f0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=             6095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6095000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000047f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047f4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [6105000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000047f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000047f8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=             6115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [6115000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=3, time=             6125000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             6135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=0, time=             6145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=1, time=             6155000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6155000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004800, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [6165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004800
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=             6165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6165000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004804, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011
# [MC W-FSM] state=2, time=             6175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004804
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [6175000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004808, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004808
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=             6185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6185000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000480c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000480c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [6195000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004810, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004810
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=             6205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6205000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004814, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004814
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [6215000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004818, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004818
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=             6225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6225000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000481c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000481c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [6235000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004820, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004820
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=             6245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6245000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004824, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004824
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [6255000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004828, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004828
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=             6265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6265000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000482c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000482c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [6275000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004830, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004830
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=             6285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6285000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004834, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004834
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [6295000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004838, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004838
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=             6305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [6305000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             6315000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             6345000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6345000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004840, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004840
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=             6355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6355000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004844, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004844
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [6365000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004848, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004848
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=             6375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6375000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000484c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000484c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [6385000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004850, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004850
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=             6395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6395000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004854, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004854
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [6405000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004858, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004858
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=             6415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6415000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000485c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000485c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [6425000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004860, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004860
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=             6435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6435000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004864, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004864
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [6445000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004868, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004868
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=             6455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6455000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000486c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000486c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [6465000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004870, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004870
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=             6475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6475000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004874, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004874
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [6485000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004878, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004878
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=             6495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [6495000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             6505000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             6535000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6535000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004880, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004880
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=             6545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6545000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004884, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004884
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [6555000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004888, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004888
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=             6565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6565000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000488c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000488c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [6575000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004890, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004890
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=             6585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6585000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004894, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004894
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [6595000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004898, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004898
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=             6605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6605000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000489c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000489c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [6615000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000048a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=             6625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6625000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000048a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [6635000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000048a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=             6645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6645000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000048ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [6655000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000048b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=             6665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6665000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000048b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [6675000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000048b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=             6685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [6685000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             6695000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6705000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             6725000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6725000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000048c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=             6735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6735000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000048c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [6745000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000048c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=             6755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6755000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000048cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [6765000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000048d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=             6775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6775000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000048d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [6785000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000048d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=             6795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6795000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000048dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [6805000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000048e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=             6815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6815000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000048e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [6825000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000048e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=             6835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6835000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000048ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [6845000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000048f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=             6855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6855000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000048f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [6865000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000048f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000048f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=             6875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [6875000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             6885000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6895000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             6905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             6915000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6915000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004900, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004900
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=             6925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6925000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004904, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004904
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [6935000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004908, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004908
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=             6945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6945000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000490c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000490c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [6955000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004910, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004910
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=             6965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6965000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004914, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004914
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [6975000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004918, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [6985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004918
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=             6985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [6985000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000491c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             6995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [6995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000491c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [6995000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004920, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004920
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=             7005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7005000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004924, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004924
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [7015000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004928, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004928
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=             7025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7025000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000492c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000492c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [7035000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004930, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004930
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=             7045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7045000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004934, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004934
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [7055000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004938, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004938
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=             7065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [7065000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             7075000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7085000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             7105000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7105000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004940, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004940
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=             7115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7115000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004944, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004944
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [7125000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004948, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004948
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=             7135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7135000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000494c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000494c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [7145000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004950, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004950
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=             7155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7155000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004954, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004954
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [7165000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004958, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004958
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=             7175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7175000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000495c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000495c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [7185000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004960, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004960
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=             7195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7195000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004964, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004964
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [7205000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004968, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004968
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=             7215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7215000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000496c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000496c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [7225000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004970, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004970
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=             7235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7235000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004974, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004974
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [7245000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004978, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004978
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=             7255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [7255000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             7265000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             7295000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7295000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004980, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004980
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=             7305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7305000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004984, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004984
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [7315000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004988, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004988
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=             7325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7325000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000498c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000498c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [7335000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004990, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004990
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=             7345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7345000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004994, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004994
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [7355000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004998, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004998
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=             7365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7365000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000499c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000499c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [7375000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000049a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=             7385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7385000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000049a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [7395000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000049a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=             7405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7405000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000049ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [7415000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000049b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=             7425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7425000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000049b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [7435000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000049b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=             7445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [7445000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             7455000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7465000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             7485000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7485000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000049c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=             7495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7495000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000049c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [7505000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000049c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=             7515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7515000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000049cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [7525000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000049d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=             7535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7535000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000049d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [7545000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000049d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=             7555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7555000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000049dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [7565000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000049e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=             7575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7575000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000049e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [7585000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000049e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=             7595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7595000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000049ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [7605000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000049f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=             7615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7615000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000049f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [7625000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000049f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000049f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=             7635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [7635000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             7645000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7655000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             7675000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7675000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004a00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a00
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=             7685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7685000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004a04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a04
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [7695000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004a08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a08
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=             7705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7705000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004a0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a0c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [7715000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004a10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a10
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=             7725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7725000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004a14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a14
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [7735000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004a18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a18
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=             7745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7745000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004a1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a1c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [7755000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004a20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a20
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=             7765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7765000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004a24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a24
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [7775000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004a28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a28
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=             7785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7785000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004a2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a2c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [7795000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004a30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a30
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=             7805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7805000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004a34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a34
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [7815000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004a38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a38
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=             7825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [7825000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             7835000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7845000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             7855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             7865000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7865000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004a40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a40
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=             7875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7875000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004a44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a44
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [7885000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004a48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a48
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=             7895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7895000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004a4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a4c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [7905000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004a50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a50
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=             7915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7915000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004a54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a54
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [7925000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004a58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a58
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=             7935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7935000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004a5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a5c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [7945000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004a60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a60
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=             7955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7955000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004a64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a64
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [7965000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004a68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a68
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=             7975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7975000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004a6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             7985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [7985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a6c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [7985000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004a70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [7995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a70
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=             7995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [7995000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004a74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a74
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [8005000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004a78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a78
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=             8015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [8015000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             8025000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8035000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             8055000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8055000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004a80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a80
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=             8065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8065000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004a84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a84
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [8075000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004a88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a88
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=             8085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8085000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004a8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a8c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [8095000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004a90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a90
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=             8105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8105000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004a94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a94
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [8115000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004a98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a98
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=             8125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8125000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004a9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004a9c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [8135000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004aa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004aa0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=             8145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8145000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004aa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004aa4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [8155000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004aa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004aa8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=             8165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8165000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004aac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004aac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [8175000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004ab0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ab0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=             8185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8185000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004ab4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ab4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [8195000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004ab8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ab8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=             8205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [8205000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             8215000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8225000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             8245000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8245000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004ac0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ac0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=             8255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8255000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004ac4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ac4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [8265000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004ac8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ac8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=             8275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8275000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004acc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004acc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [8285000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004ad0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ad0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=             8295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8295000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004ad4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ad4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [8305000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004ad8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ad8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=             8315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8315000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004adc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004adc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [8325000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004ae0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ae0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=             8335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8335000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004ae4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ae4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [8345000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004ae8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ae8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=             8355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8355000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004aec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004aec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [8365000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004af0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004af0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=             8375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8375000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004af4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004af4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [8385000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004af8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004af8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=             8395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [8395000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             8405000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             8435000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8435000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004b00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b00
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=             8445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8445000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004b04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b04
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [8455000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004b08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b08
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=             8465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8465000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004b0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b0c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [8475000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004b10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b10
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=             8485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8485000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004b14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b14
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [8495000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004b18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b18
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=             8505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8505000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004b1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b1c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [8515000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004b20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b20
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=             8525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8525000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004b24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b24
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [8535000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004b28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b28
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=             8545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8545000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004b2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b2c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [8555000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004b30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b30
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=             8565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8565000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004b34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b34
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [8575000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004b38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b38
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=             8585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [8585000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             8595000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8605000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             8625000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8625000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004b40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b40
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=             8635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8635000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004b44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b44
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [8645000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004b48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b48
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=             8655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8655000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004b4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b4c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [8665000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004b50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b50
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=             8675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8675000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004b54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b54
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [8685000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004b58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b58
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=             8695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8695000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004b5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b5c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [8705000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004b60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b60
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=             8715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8715000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004b64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b64
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [8725000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004b68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b68
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=             8735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8735000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004b6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b6c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [8745000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004b70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b70
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=             8755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8755000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004b74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b74
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [8765000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004b78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b78
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=             8775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [8775000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             8785000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8795000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             8815000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8815000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004b80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b80
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=             8825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8825000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004b84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b84
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [8835000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004b88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b88
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=             8845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8845000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004b8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b8c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [8855000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004b90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b90
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=             8865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8865000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004b94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b94
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [8875000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004b98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b98
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=             8885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8885000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004b9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004b9c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [8895000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004ba0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ba0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=             8905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8905000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004ba4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ba4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [8915000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004ba8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ba8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=             8925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8925000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004bac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [8935000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004bb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bb0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=             8945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [8945000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004bb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             8955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [8955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bb4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [8955000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004bb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [8965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bb8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=             8965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [8965000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             8975000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8985000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             8995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             9005000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9005000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004bc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bc0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=             9015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9015000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004bc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bc4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [9025000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004bc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bc8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=             9035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9035000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004bcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bcc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [9045000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004bd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bd0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=             9055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9055000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004bd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bd4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [9065000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004bd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bd8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=             9075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9075000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004bdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bdc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [9085000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004be0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004be0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=             9095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9095000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004be4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004be4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [9105000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004be8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004be8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=             9115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9115000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004bec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [9125000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004bf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bf0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=             9135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9135000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004bf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bf4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [9145000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004bf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004bf8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=             9155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [9155000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             9165000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             9195000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9195000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004c00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c00
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=             9205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9205000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004c04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c04
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [9215000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004c08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c08
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=             9225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9225000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004c0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c0c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [9235000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004c10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c10
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=             9245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9245000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004c14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c14
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [9255000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004c18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c18
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=             9265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9265000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004c1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c1c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [9275000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004c20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c20
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=             9285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9285000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004c24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c24
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [9295000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004c28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c28
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=             9305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9305000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004c2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c2c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [9315000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004c30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c30
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=             9325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9325000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004c34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c34
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [9335000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004c38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c38
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=             9345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [9345000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             9355000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             9385000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9385000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004c40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c40
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=             9395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9395000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004c44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c44
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [9405000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004c48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c48
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=             9415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9415000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004c4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c4c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [9425000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004c50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c50
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=             9435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9435000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004c54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c54
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [9445000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004c58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c58
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=             9455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9455000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004c5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c5c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [9465000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004c60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c60
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=             9475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9475000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004c64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c64
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [9485000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004c68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c68
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=             9495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9495000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004c6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c6c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [9505000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004c70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c70
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=             9515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9515000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004c74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c74
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [9525000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004c78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c78
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=             9535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [9535000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             9545000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9555000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             9575000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9575000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004c80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c80
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=             9585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9585000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004c84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c84
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [9595000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004c88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c88
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=             9605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9605000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004c8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c8c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [9615000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004c90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c90
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=             9625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9625000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004c94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c94
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [9635000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004c98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c98
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=             9645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9645000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004c9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004c9c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [9655000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004ca0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ca0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=             9665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9665000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004ca4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ca4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [9675000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004ca8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ca8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=             9685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9685000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004cac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [9695000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004cb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cb0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=             9705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9705000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004cb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cb4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [9715000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004cb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cb8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=             9725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [9725000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             9735000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9745000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             9765000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9765000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004cc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cc0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=             9775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9775000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004cc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cc4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [9785000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004cc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cc8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=             9795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9795000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004ccc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ccc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [9805000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004cd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cd0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=             9815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9815000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004cd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cd4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [9825000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004cd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cd8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=             9835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9835000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004cdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cdc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [9845000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004ce0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ce0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=             9855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9855000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004ce4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ce4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [9865000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004ce8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ce8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=             9875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9875000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004cec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [9885000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004cf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cf0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=             9895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9895000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004cf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cf4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [9905000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004cf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004cf8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=             9915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [9915000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=             9925000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9935000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=             9945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=             9955000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9955000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004d00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d00
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=             9965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9965000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004d04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d04
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [9975000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004d08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [9985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d08
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=             9985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [9985000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004d0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=             9995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [9995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d0c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [9995000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004d10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d10
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            10005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10005000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004d14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d14
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [10015000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004d18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d18
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            10025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10025000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004d1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d1c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [10035000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004d20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d20
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            10045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10045000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004d24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d24
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [10055000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004d28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d28
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            10065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10065000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004d2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d2c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [10075000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004d30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d30
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            10085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10085000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004d34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d34
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [10095000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004d38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d38
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            10105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [10105000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            10115000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10125000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            10145000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10145000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004d40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d40
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            10155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10155000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004d44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d44
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [10165000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004d48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d48
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            10175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10175000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004d4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d4c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [10185000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004d50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d50
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            10195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10195000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004d54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d54
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [10205000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004d58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d58
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            10215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10215000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004d5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d5c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [10225000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004d60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d60
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            10235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10235000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004d64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d64
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [10245000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004d68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d68
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            10255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10255000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004d6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d6c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [10265000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004d70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d70
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            10275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10275000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004d74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d74
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [10285000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004d78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d78
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            10295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [10295000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            10305000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            10335000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10335000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004d80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d80
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            10345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10345000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004d84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d84
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [10355000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004d88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d88
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            10365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10365000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004d8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d8c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [10375000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004d90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d90
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            10385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10385000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004d94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d94
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [10395000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004d98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d98
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            10405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10405000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004d9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004d9c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [10415000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004da0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004da0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            10425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10425000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004da4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004da4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [10435000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004da8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004da8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            10445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10445000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004dac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [10455000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004db0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004db0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            10465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10465000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004db4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004db4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [10475000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004db8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004db8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            10485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [10485000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            10495000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10505000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            10525000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10525000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004dc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dc0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            10535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10535000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004dc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dc4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [10545000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004dc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dc8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            10555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10555000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004dcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dcc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [10565000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004dd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dd0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            10575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10575000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004dd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dd4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [10585000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004dd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dd8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            10595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10595000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004ddc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ddc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [10605000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004de0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004de0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            10615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10615000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004de4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004de4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [10625000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004de8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004de8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            10635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10635000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004dec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004dec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [10645000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004df0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004df0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            10655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10655000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004df4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004df4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [10665000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004df8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004df8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            10675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [10675000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            10685000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10695000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10705000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            10715000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10715000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004e00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e00
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            10725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10725000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004e04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e04
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [10735000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004e08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e08
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            10745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10745000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004e0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e0c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [10755000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004e10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e10
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            10765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10765000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004e14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e14
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [10775000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004e18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e18
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            10785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10785000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004e1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e1c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [10795000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004e20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e20
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            10805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10805000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004e24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e24
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [10815000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004e28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e28
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            10825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10825000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004e2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e2c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [10835000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004e30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e30
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            10845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10845000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004e34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e34
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [10855000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004e38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e38
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            10865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [10865000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            10875000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10885000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            10895000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            10905000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10905000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004e40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e40
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            10915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10915000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004e44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e44
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [10925000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004e48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e48
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            10935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10935000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004e4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e4c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [10945000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004e50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e50
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            10955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10955000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004e54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e54
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [10965000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004e58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e58
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            10975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10975000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004e5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            10985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [10985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e5c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [10985000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004e60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [10995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e60
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            10995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [10995000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004e64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e64
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [11005000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004e68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e68
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            11015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11015000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004e6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e6c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [11025000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004e70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e70
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            11035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11035000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004e74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e74
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [11045000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004e78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e78
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            11055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [11055000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            11065000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11075000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11085000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            11095000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11095000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004e80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e80
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            11105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11105000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004e84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e84
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [11115000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004e88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e88
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            11125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11125000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004e8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e8c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [11135000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004e90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e90
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            11145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11145000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004e94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e94
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [11155000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004e98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e98
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            11165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11165000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004e9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004e9c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [11175000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004ea0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ea0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            11185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11185000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004ea4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ea4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [11195000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004ea8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ea8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            11205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11205000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004eac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004eac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [11215000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004eb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004eb0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            11225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11225000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004eb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004eb4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [11235000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004eb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004eb8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            11245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [11245000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            11255000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11265000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            11285000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11285000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004ec0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ec0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            11295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11295000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004ec4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ec4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [11305000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004ec8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ec8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            11315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11315000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004ecc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ecc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [11325000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004ed0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ed0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            11335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11335000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004ed4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ed4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [11345000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004ed8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ed8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            11355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11355000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004edc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004edc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [11365000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004ee0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ee0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            11375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11375000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004ee4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ee4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [11385000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004ee8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ee8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            11395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11395000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004eec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004eec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [11405000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004ef0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ef0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            11415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11415000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004ef4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ef4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [11425000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004ef8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ef8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            11435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [11435000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            11445000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11455000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11465000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            11475000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11475000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004f00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f00
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            11485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11485000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004f04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f04
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [11495000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004f08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f08
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            11505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11505000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004f0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f0c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [11515000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004f10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f10
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            11525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11525000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004f14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f14
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [11535000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004f18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f18
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            11545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11545000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004f1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f1c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [11555000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004f20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f20
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            11565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11565000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004f24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f24
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [11575000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004f28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f28
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            11585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11585000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004f2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f2c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [11595000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004f30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f30
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            11605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11605000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004f34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f34
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [11615000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004f38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f38
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            11625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [11625000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            11635000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11645000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11655000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            11665000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11665000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004f40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f40
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            11675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11675000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004f44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f44
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [11685000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004f48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f48
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            11695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11695000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004f4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f4c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [11705000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004f50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f50
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            11715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11715000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004f54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f54
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [11725000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004f58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f58
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            11735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11735000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004f5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f5c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [11745000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004f60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f60
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            11755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11755000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004f64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f64
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [11765000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004f68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f68
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            11775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11775000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004f6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f6c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [11785000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004f70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f70
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            11795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11795000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004f74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f74
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [11805000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004f78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f78
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            11815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [11815000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            11825000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11835000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            11845000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            11855000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11855000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004f80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f80
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            11865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11865000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004f84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f84
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [11875000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004f88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f88
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            11885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11885000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004f8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f8c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [11895000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004f90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f90
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            11905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11905000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004f94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f94
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [11915000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004f98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f98
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            11925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11925000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004f9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004f9c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [11935000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004fa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fa0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            11945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11945000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004fa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fa4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [11955000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004fa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fa8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            11965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11965000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004fac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [11975000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004fb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [11985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fb0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            11985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [11985000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004fb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            11995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [11995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fb4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [11995000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004fb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fb8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            12005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [12005000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            12015000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12025000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12035000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            12045000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12045000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00004fc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fc0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            12055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12055000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00004fc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fc4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [12065000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00004fc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fc8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            12075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12075000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00004fcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fcc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [12085000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00004fd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fd0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            12095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12095000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00004fd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fd4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [12105000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00004fd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fd8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            12115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12115000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00004fdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fdc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [12125000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00004fe0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fe0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            12135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12135000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00004fe4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fe4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [12145000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00004fe8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fe8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            12155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12155000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00004fec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004fec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [12165000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00004ff0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ff0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            12175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12175000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00004ff4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ff4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [12185000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00004ff8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00004ff8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            12195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [12195000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            12205000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12215000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12225000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            12235000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12235000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005000, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005000
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=            12245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12245000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005004, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005004
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [12255000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005008, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005008
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=            12265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12265000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000500c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000500c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [12275000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005010, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005010
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=            12285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12285000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005014, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005014
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [12295000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005018, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005018
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=            12305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12305000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000501c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000501c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [12315000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005020, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005020
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=            12325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12325000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005024, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005024
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [12335000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005028, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005028
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=            12345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12345000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000502c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000502c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [12355000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005030, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005030
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=            12365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12365000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005034, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005034
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [12375000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005038, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005038
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=            12385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [12385000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            12395000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12405000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            12425000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12425000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005040, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005040
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=            12435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12435000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005044, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005044
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [12445000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005048, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005048
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=            12455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12455000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000504c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000504c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [12465000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005050, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005050
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=            12475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12475000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005054, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005054
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [12485000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005058, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005058
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=            12495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12495000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000505c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000505c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [12505000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005060, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005060
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=            12515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12515000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005064, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005064
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [12525000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005068, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005068
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=            12535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12535000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000506c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000506c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [12545000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005070, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005070
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=            12555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12555000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005074, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005074
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [12565000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005078, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005078
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=            12575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [12575000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            12585000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12595000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12605000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            12615000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12615000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005080, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005080
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=            12625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12625000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005084, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005084
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [12635000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005088, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005088
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=            12645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12645000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000508c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000508c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [12655000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005090, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005090
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=            12665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12665000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005094, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005094
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [12675000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005098, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005098
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=            12685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12685000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000509c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000509c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [12695000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000050a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=            12705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12705000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000050a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [12715000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000050a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=            12725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12725000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000050ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [12735000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000050b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=            12745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12745000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000050b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [12755000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000050b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=            12765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [12765000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            12775000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12785000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12795000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            12805000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12805000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000050c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=            12815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12815000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000050c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [12825000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000050c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=            12835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12835000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000050cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [12845000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000050d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=            12855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12855000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000050d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [12865000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000050d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=            12875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12875000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000050dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [12885000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000050e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=            12895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12895000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000050e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [12905000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000050e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=            12915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12915000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000050ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [12925000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000050f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=            12935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12935000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000050f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            12945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [12945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [12945000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000050f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [12955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000050f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=            12955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [12955000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            12965000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12975000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            12985000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            12995000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [12995000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005100, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005100
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=            13005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13005000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005104, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005104
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [13015000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005108, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005108
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=            13025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13025000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000510c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000510c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [13035000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005110, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005110
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=            13045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13045000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005114, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005114
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [13055000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005118, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005118
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=            13065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13065000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000511c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000511c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [13075000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005120, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005120
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=            13085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13085000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005124, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005124
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [13095000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005128, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005128
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=            13105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13105000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000512c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000512c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [13115000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005130, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005130
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=            13125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13125000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005134, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005134
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [13135000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005138, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005138
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=            13145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [13145000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            13155000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13165000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            13185000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13185000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005140, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005140
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=            13195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13195000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005144, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005144
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [13205000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005148, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005148
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=            13215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13215000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000514c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000514c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [13225000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005150, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005150
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=            13235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13235000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005154, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005154
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [13245000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005158, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005158
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=            13255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13255000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000515c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000515c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [13265000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005160, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005160
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=            13275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13275000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005164, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005164
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [13285000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005168, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005168
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=            13295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13295000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000516c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000516c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [13305000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005170, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005170
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=            13315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13315000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005174, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005174
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [13325000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005178, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005178
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=            13335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [13335000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            13345000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13355000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            13375000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13375000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005180, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005180
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=            13385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13385000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005184, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005184
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [13395000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005188, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005188
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=            13405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13405000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000518c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000518c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [13415000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005190, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005190
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=            13425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13425000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005194, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005194
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [13435000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005198, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005198
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=            13445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13445000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000519c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000519c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [13455000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000051a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=            13465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13465000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000051a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [13475000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000051a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=            13485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13485000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000051ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [13495000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000051b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=            13505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13505000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000051b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [13515000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000051b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=            13525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [13525000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            13535000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13545000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13555000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            13565000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13565000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000051c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=            13575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13575000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000051c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [13585000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000051c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=            13595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13595000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000051cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [13605000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000051d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=            13615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13615000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000051d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [13625000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000051d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=            13635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13635000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000051dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [13645000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000051e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=            13655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13655000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000051e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [13665000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000051e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=            13675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13675000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000051ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [13685000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000051f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=            13695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13695000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000051f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [13705000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000051f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000051f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=            13715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [13715000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            13725000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13735000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13745000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            13755000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13755000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005200, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005200
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=            13765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13765000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005204, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005204
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [13775000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005208, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005208
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=            13785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13785000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000520c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000520c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [13795000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005210, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005210
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=            13805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13805000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005214, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005214
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [13815000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005218, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005218
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=            13825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13825000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000521c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000521c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [13835000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005220, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005220
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=            13845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13845000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005224, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005224
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [13855000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005228, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005228
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=            13865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13865000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000522c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000522c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [13875000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005230, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005230
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=            13885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13885000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005234, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005234
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [13895000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005238, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005238
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=            13905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [13905000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            13915000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13925000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            13935000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            13945000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13945000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005240, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005240
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=            13955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13955000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005244, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005244
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [13965000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005248, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005248
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=            13975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13975000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000524c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            13985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [13985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000524c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [13985000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005250, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [13995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005250
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=            13995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [13995000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005254, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005254
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [14005000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005258, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005258
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=            14015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14015000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000525c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000525c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [14025000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005260, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005260
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=            14035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14035000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005264, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005264
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [14045000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005268, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005268
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=            14055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14055000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000526c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000526c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [14065000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005270, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005270
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=            14075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14075000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005274, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005274
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [14085000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005278, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005278
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=            14095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [14095000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            14105000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14115000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14125000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            14135000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14135000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005280, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005280
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=            14145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14145000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005284, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005284
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [14155000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005288, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005288
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=            14165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14165000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000528c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000528c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [14175000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005290, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005290
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=            14185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14185000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005294, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005294
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [14195000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005298, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005298
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=            14205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14205000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000529c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000529c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [14215000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000052a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052a0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=            14225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14225000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000052a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052a4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [14235000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000052a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052a8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=            14245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14245000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000052ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052ac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [14255000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000052b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052b0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=            14265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14265000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000052b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052b4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [14275000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000052b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052b8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=            14285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [14285000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            14295000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14305000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            14325000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14325000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000052c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052c0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=            14335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14335000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000052c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052c4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [14345000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000052c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052c8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=            14355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14355000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000052cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052cc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [14365000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000052d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052d0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=            14375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14375000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000052d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052d4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [14385000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000052d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052d8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=            14395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14395000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000052dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052dc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [14405000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000052e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052e0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=            14415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14415000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000052e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052e4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [14425000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000052e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052e8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=            14435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14435000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000052ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052ec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [14445000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000052f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052f0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=            14455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14455000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000052f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052f4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [14465000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000052f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000052f8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=            14475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [14475000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            14485000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14495000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14505000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            14515000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14515000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005300, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005300
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=            14525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14525000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005304, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005304
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [14535000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005308, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005308
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=            14545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14545000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000530c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000530c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [14555000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005310, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005310
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=            14565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14565000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005314, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005314
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [14575000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005318, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005318
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=            14585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14585000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000531c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000531c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [14595000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005320, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005320
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=            14605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14605000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005324, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005324
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [14615000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005328, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005328
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=            14625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14625000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000532c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000532c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [14635000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005330, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005330
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=            14645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14645000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005334, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005334
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [14655000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005338, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005338
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=            14665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [14665000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            14675000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14685000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14695000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            14705000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14705000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005340, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005340
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=            14715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14715000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005344, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005344
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [14725000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005348, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005348
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=            14735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14735000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000534c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000534c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [14745000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005350, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005350
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=            14755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14755000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005354, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005354
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [14765000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005358, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005358
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=            14775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14775000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000535c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000535c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [14785000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005360, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005360
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=            14795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14795000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005364, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005364
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [14805000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005368, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005368
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=            14815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14815000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000536c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000536c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [14825000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005370, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005370
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=            14835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14835000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005374, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005374
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [14845000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005378, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005378
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=            14855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [14855000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            14865000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14875000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            14885000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            14895000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14895000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005380, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005380
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=            14905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14905000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005384, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005384
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [14915000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005388, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005388
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=            14925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14925000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000538c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000538c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [14935000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005390, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005390
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=            14945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14945000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005394, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005394
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [14955000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005398, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005398
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=            14965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14965000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000539c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000539c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [14975000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000053a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [14985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053a0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=            14985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [14985000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000053a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            14995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [14995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053a4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [14995000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000053a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053a8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=            15005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15005000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000053ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053ac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [15015000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000053b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053b0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=            15025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15025000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000053b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053b4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [15035000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000053b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053b8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=            15045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [15045000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            15055000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15065000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15075000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            15085000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15085000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000053c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053c0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=            15095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15095000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000053c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053c4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [15105000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000053c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053c8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=            15115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15115000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000053cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053cc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [15125000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000053d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053d0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=            15135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15135000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000053d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053d4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [15145000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000053d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053d8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=            15155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15155000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000053dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053dc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [15165000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000053e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053e0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=            15175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15175000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000053e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053e4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [15185000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000053e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053e8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=            15195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15195000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000053ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053ec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [15205000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000053f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053f0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=            15215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15215000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000053f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053f4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [15225000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000053f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000053f8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=            15235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [15235000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            15245000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15265000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            15275000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15275000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005400, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005400
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=            15285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15285000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005404, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005404
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [15295000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005408, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005408
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=            15305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15305000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000540c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000540c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [15315000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005410, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005410
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=            15325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15325000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005414, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005414
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [15335000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005418, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005418
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=            15345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15345000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000541c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000541c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [15355000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005420, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005420
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=            15365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15365000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005424, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005424
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [15375000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005428, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005428
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=            15385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15385000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000542c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000542c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [15395000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005430, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005430
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=            15405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15405000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005434, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005434
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [15415000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005438, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005438
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=            15425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [15425000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            15435000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15445000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15455000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            15465000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15465000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005440, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005440
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=            15475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15475000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005444, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005444
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [15485000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005448, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005448
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=            15495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15495000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000544c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000544c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [15505000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005450, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005450
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=            15515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15515000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005454, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005454
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [15525000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005458, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005458
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=            15535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15535000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000545c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000545c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [15545000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005460, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005460
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=            15555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15555000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005464, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005464
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [15565000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005468, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005468
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=            15575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15575000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000546c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000546c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [15585000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005470, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005470
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=            15595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15595000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005474, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005474
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [15605000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005478, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005478
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=            15615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [15615000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            15625000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15635000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15645000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            15655000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15655000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005480, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005480
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=            15665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15665000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005484, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005484
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [15675000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005488, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005488
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=            15685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15685000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000548c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000548c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [15695000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005490, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005490
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=            15705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15705000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005494, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005494
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [15715000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005498, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005498
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=            15725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15725000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000549c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000549c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [15735000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000054a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054a0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=            15745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15745000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000054a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054a4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [15755000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000054a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054a8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=            15765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15765000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000054ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054ac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [15775000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000054b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054b0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=            15785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15785000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000054b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054b4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [15795000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000054b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054b8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=            15805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [15805000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            15815000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15825000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            15835000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            15845000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15845000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000054c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054c0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=            15855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15855000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000054c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054c4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [15865000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000054c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054c8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=            15875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15875000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000054cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054cc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [15885000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000054d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054d0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=            15895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15895000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000054d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054d4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [15905000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000054d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054d8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=            15915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15915000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000054dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054dc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [15925000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000054e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054e0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=            15935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15935000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000054e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054e4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [15945000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000054e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054e8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=            15955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15955000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000054ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054ec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [15965000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000054f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054f0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=            15975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [15975000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000054f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            15985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [15985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054f4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [15985000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000054f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [15995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000054f8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=            15995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [15995000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            16005000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16015000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16025000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            16035000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16035000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005500, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005500
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=            16045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16045000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005504, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005504
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [16055000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005508, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005508
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=            16065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16065000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000550c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000550c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [16075000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005510, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005510
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            16085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16085000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005514, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005514
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [16095000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005518, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005518
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            16105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16105000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000551c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000551c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [16115000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005520, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005520
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            16125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16125000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005524, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005524
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [16135000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005528, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005528
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            16145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16145000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000552c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000552c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [16155000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005530, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005530
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            16165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16165000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005534, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005534
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [16175000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005538, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005538
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            16185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [16185000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            16195000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16215000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            16225000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16225000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005540, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005540
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            16235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16235000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005544, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005544
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [16245000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005548, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005548
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            16255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16255000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000554c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000554c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [16265000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005550, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005550
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            16275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16275000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005554, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005554
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [16285000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005558, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005558
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            16295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16295000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000555c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000555c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [16305000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005560, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005560
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            16315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16315000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005564, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005564
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [16325000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005568, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005568
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            16335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16335000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000556c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000556c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [16345000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005570, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005570
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            16355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16355000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005574, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005574
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [16365000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005578, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005578
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            16375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [16375000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            16385000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16405000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            16415000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16415000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005580, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005580
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            16425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16425000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005584, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005584
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [16435000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005588, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005588
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            16445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16445000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000558c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000558c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [16455000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005590, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005590
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            16465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16465000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005594, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005594
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [16475000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005598, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005598
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            16485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16485000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000559c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000559c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [16495000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000055a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055a0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            16505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16505000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000055a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055a4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [16515000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000055a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055a8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            16525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16525000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000055ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055ac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [16535000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000055b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055b0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            16545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16545000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000055b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055b4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [16555000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000055b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055b8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            16565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [16565000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            16575000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16585000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16595000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            16605000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16605000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000055c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055c0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            16615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16615000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000055c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055c4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [16625000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000055c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055c8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            16635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16635000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000055cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055cc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [16645000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000055d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055d0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            16655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16655000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000055d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055d4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [16665000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000055d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055d8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            16675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16675000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000055dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055dc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [16685000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000055e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055e0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            16695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16695000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000055e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055e4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [16705000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000055e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055e8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            16715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16715000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000055ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055ec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [16725000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000055f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055f0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            16735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16735000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000055f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055f4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [16745000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000055f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000055f8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            16755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [16755000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            16765000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16775000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16785000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            16795000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16795000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005600, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005600
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            16805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16805000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005604, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005604
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [16815000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005608, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005608
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            16825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16825000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000560c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000560c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [16835000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005610, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005610
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            16845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16845000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005614, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005614
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [16855000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005618, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005618
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            16865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16865000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000561c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000561c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [16875000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005620, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005620
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            16885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16885000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005624, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005624
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [16895000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005628, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005628
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            16905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16905000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000562c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000562c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [16915000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005630, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005630
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            16925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16925000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005634, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            16935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [16935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005634
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [16935000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005638, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005638
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            16945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [16945000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            16955000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16965000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            16975000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            16985000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16985000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005640, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [16995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005640
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            16995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [16995000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005644, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005644
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [17005000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005648, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005648
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            17015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17015000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000564c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000564c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [17025000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005650, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005650
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            17035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17035000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005654, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005654
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [17045000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005658, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005658
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            17055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17055000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000565c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000565c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [17065000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005660, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005660
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            17075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17075000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005664, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005664
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [17085000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005668, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005668
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            17095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17095000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000566c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000566c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [17105000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005670, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005670
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            17115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17115000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005674, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005674
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [17125000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005678, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005678
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            17135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [17135000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            17145000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17165000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            17175000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17175000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005680, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005680
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            17185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17185000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005684, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005684
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [17195000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005688, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005688
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            17205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17205000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000568c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000568c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [17215000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005690, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005690
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            17225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17225000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005694, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005694
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [17235000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005698, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005698
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            17245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17245000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000569c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000569c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [17255000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000056a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056a0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            17265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17265000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000056a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056a4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [17275000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000056a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056a8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            17285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17285000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000056ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056ac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [17295000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000056b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056b0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            17305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17305000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000056b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056b4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [17315000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000056b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056b8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            17325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [17325000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            17335000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17345000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17355000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            17365000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17365000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000056c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056c0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            17375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17375000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000056c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056c4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [17385000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000056c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056c8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            17395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17395000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000056cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056cc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [17405000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000056d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056d0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            17415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17415000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000056d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056d4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [17425000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000056d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056d8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            17435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17435000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000056dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056dc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [17445000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000056e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056e0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            17455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17455000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000056e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056e4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [17465000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000056e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056e8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            17475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17475000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000056ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056ec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [17485000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000056f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056f0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            17495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17495000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000056f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056f4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [17505000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000056f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000056f8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            17515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [17515000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            17525000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17535000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17545000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            17555000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17555000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005700, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005700
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            17565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17565000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005704, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005704
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [17575000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005708, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005708
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            17585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17585000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000570c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000570c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [17595000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005710, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005710
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            17605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17605000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005714, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005714
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [17615000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005718, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005718
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            17625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17625000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000571c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000571c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [17635000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005720, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005720
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            17645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17645000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005724, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005724
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [17655000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005728, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005728
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            17665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17665000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000572c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000572c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [17675000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005730, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005730
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            17685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17685000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005734, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005734
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [17695000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005738, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005738
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            17705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [17705000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            17715000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17725000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17735000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            17745000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17745000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005740, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005740
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            17755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17755000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005744, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005744
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [17765000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005748, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005748
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            17775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17775000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000574c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000574c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [17785000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005750, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005750
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            17795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17795000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005754, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005754
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [17805000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005758, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005758
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            17815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17815000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000575c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000575c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [17825000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005760, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005760
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            17835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17835000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005764, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005764
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [17845000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005768, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005768
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            17855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17855000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000576c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000576c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [17865000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005770, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005770
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            17875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17875000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005774, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005774
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [17885000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005778, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005778
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            17895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [17895000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            17905000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17915000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            17925000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            17935000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17935000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005780, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005780
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            17945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17945000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005784, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005784
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [17955000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005788, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005788
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            17965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17965000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000578c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000578c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [17975000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005790, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [17985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005790
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            17985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [17985000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005794, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            17995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [17995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005794
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [17995000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005798, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005798
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            18005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18005000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000579c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000579c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [18015000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000057a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057a0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            18025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18025000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000057a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057a4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [18035000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000057a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057a8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            18045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18045000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000057ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057ac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [18055000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000057b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057b0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            18065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18065000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000057b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057b4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [18075000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000057b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057b8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            18085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [18085000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            18095000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18115000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            18125000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18125000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000057c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057c0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            18135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18135000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000057c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057c4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [18145000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000057c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057c8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            18155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18155000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000057cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057cc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [18165000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000057d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057d0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            18175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18175000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000057d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057d4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [18185000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000057d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057d8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            18195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18195000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000057dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057dc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [18205000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000057e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057e0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            18215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18215000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000057e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057e4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [18225000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000057e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057e8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            18235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18235000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000057ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057ec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [18245000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000057f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057f0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            18255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18255000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000057f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057f4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [18265000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000057f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000057f8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            18275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [18275000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            18285000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18305000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            18315000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18315000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005800, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005800
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=            18325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18325000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005804, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005804
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [18335000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005808, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005808
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=            18345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18345000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000580c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000580c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [18355000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005810, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005810
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=            18365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18365000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005814, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005814
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [18375000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005818, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005818
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=            18385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18385000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000581c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000581c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [18395000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005820, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005820
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=            18405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18405000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005824, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005824
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [18415000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005828, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005828
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=            18425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18425000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000582c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000582c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [18435000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005830, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005830
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=            18445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18445000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005834, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005834
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [18455000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005838, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005838
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=            18465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [18465000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            18475000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18485000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18495000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            18505000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18505000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005840, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005840
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=            18515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18515000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005844, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005844
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [18525000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005848, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005848
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=            18535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18535000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000584c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000584c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [18545000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005850, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005850
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=            18555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18555000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005854, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005854
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [18565000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005858, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005858
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=            18575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18575000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000585c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000585c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [18585000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005860, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005860
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=            18595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18595000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005864, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005864
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [18605000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005868, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005868
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=            18615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18615000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000586c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000586c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [18625000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005870, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005870
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=            18635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18635000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005874, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005874
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [18645000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005878, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005878
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=            18655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [18655000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            18665000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18675000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18685000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            18695000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18695000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005880, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005880
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=            18705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18705000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005884, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005884
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [18715000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005888, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005888
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=            18725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18725000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000588c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000588c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [18735000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005890, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005890
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=            18745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18745000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005894, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005894
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [18755000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005898, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005898
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=            18765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18765000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000589c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000589c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [18775000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000058a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=            18785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18785000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000058a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [18795000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000058a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=            18805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18805000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000058ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [18815000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000058b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=            18825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18825000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000058b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [18835000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000058b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=            18845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [18845000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            18855000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18865000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            18875000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            18885000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18885000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000058c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=            18895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18895000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000058c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [18905000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000058c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=            18915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18915000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000058cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [18925000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000058d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=            18935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18935000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000058d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [18945000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000058d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=            18955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18955000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000058dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [18965000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000058e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=            18975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18975000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000058e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            18985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [18985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [18985000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000058e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [18995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=            18995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [18995000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000058ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [19005000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000058f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=            19015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19015000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000058f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [19025000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000058f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000058f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=            19035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [19035000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            19045000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19055000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19065000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            19075000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19075000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005900, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005900
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=            19085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19085000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005904, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005904
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [19095000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005908, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005908
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=            19105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19105000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000590c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000590c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [19115000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005910, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005910
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=            19125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19125000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005914, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005914
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [19135000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005918, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005918
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=            19145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19145000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000591c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000591c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [19155000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005920, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005920
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=            19165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19165000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005924, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005924
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [19175000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005928, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005928
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=            19185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19185000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000592c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000592c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [19195000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005930, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005930
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=            19205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19205000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005934, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005934
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [19215000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005938, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005938
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=            19225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [19225000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            19235000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            19265000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19265000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005940, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005940
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=            19275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19275000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005944, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005944
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [19285000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005948, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005948
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=            19295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19295000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000594c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000594c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [19305000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005950, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005950
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=            19315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19315000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005954, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005954
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [19325000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005958, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005958
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=            19335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19335000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000595c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000595c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [19345000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005960, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005960
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=            19355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19355000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005964, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005964
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [19365000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005968, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005968
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=            19375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19375000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000596c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000596c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [19385000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005970, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005970
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=            19395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19395000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005974, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005974
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [19405000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005978, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005978
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=            19415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [19415000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            19425000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19445000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            19455000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19455000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005980, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005980
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=            19465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19465000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005984, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005984
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [19475000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005988, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005988
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=            19485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19485000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000598c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000598c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [19495000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005990, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005990
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=            19505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19505000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005994, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005994
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [19515000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005998, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005998
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=            19525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19525000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000599c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000599c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [19535000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000059a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=            19545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19545000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000059a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [19555000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000059a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=            19565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19565000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000059ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [19575000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000059b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=            19585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19585000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000059b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [19595000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000059b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=            19605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [19605000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            19615000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19635000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            19645000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19645000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000059c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=            19655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19655000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000059c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [19665000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000059c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=            19675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19675000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000059cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [19685000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000059d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=            19695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19695000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000059d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [19705000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000059d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=            19715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19715000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000059dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [19725000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000059e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=            19735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19735000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000059e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [19745000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000059e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=            19755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19755000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000059ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [19765000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000059f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=            19775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19775000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000059f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [19785000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000059f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000059f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=            19795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [19795000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            19805000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            19825000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            19835000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19835000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005a00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a00
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=            19845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19845000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005a04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a04
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [19855000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005a08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a08
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=            19865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19865000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005a0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a0c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [19875000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005a10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a10
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=            19885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19885000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005a14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a14
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [19895000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005a18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a18
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=            19905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19905000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005a1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a1c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [19915000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005a20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a20
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=            19925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19925000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005a24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a24
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [19935000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005a28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a28
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=            19945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19945000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005a2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a2c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [19955000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005a30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a30
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=            19965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [19965000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005a34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            19975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [19975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a34
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [19975000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005a38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [19985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a38
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=            19985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [19985000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            19995000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20015000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            20025000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20025000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005a40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a40
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=            20035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20035000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005a44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a44
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [20045000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005a48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a48
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=            20055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20055000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005a4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a4c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [20065000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005a50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a50
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=            20075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20075000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005a54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a54
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [20085000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005a58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a58
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=            20095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20095000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005a5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a5c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [20105000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005a60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a60
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=            20115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20115000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005a64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a64
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [20125000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005a68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a68
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=            20135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20135000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005a6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a6c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [20145000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005a70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a70
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=            20155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20155000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005a74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a74
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [20165000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005a78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a78
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=            20175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [20175000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            20185000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            20215000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20215000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005a80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a80
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=            20225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20225000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005a84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a84
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [20235000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005a88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a88
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=            20245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20245000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005a8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a8c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [20255000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005a90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a90
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=            20265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20265000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005a94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a94
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [20275000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005a98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a98
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=            20285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20285000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005a9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005a9c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [20295000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005aa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005aa0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=            20305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20305000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005aa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005aa4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [20315000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005aa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005aa8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=            20325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20325000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005aac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005aac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [20335000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005ab0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ab0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=            20345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20345000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005ab4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ab4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [20355000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005ab8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ab8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=            20365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [20365000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            20375000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            20405000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20405000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005ac0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ac0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=            20415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20415000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005ac4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ac4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [20425000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005ac8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ac8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=            20435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20435000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005acc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005acc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [20445000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005ad0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ad0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=            20455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20455000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005ad4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ad4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [20465000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005ad8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ad8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=            20475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20475000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005adc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005adc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [20485000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005ae0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ae0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=            20495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20495000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005ae4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ae4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [20505000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005ae8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ae8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=            20515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20515000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005aec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005aec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [20525000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005af0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005af0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=            20535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20535000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005af4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005af4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [20545000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005af8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005af8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=            20555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [20555000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            20565000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20585000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            20595000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20595000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005b00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b00
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=            20605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20605000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005b04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b04
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [20615000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005b08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b08
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=            20625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20625000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005b0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b0c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [20635000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005b10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b10
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=            20645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20645000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005b14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b14
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [20655000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005b18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b18
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=            20665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20665000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005b1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b1c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [20675000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005b20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b20
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=            20685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20685000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005b24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b24
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [20695000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005b28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b28
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=            20705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20705000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005b2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b2c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [20715000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005b30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b30
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=            20725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20725000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005b34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b34
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [20735000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005b38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b38
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=            20745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [20745000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            20755000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20775000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            20785000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20785000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005b40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b40
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=            20795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20795000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005b44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b44
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [20805000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005b48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b48
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=            20815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20815000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005b4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b4c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [20825000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005b50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b50
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=            20835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20835000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005b54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b54
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [20845000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005b58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b58
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=            20855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20855000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005b5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b5c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [20865000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005b60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b60
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=            20875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20875000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005b64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b64
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [20885000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005b68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b68
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=            20895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20895000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005b6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b6c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [20905000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005b70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b70
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=            20915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20915000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005b74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b74
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [20925000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005b78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b78
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=            20935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [20935000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            20945000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            20965000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            20975000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20975000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005b80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [20985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b80
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=            20985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [20985000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005b84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            20995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [20995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b84
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [20995000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005b88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b88
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=            21005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21005000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005b8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b8c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [21015000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005b90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b90
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=            21025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21025000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005b94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b94
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [21035000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005b98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b98
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=            21045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21045000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005b9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005b9c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [21055000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005ba0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ba0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=            21065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21065000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005ba4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ba4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [21075000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005ba8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ba8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=            21085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21085000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005bac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [21095000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005bb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bb0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=            21105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21105000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005bb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bb4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [21115000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005bb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bb8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=            21125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [21125000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            21135000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            21165000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21165000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005bc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bc0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=            21175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21175000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005bc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bc4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [21185000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005bc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bc8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=            21195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21195000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005bcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bcc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [21205000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005bd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bd0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=            21215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21215000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005bd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bd4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [21225000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005bd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bd8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=            21235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21235000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005bdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bdc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [21245000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005be0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005be0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=            21255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21255000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005be4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005be4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [21265000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005be8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005be8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=            21275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21275000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005bec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [21285000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005bf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bf0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=            21295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21295000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005bf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bf4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [21305000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005bf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005bf8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=            21315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [21315000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            21325000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21345000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            21355000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21355000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005c00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c00
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=            21365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21365000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005c04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c04
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [21375000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005c08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c08
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=            21385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21385000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005c0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c0c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [21395000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005c10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c10
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=            21405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21405000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005c14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c14
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [21415000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005c18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c18
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=            21425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21425000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005c1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c1c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [21435000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005c20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c20
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=            21445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21445000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005c24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c24
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [21455000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005c28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c28
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=            21465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21465000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005c2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c2c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [21475000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005c30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c30
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=            21485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21485000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005c34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c34
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [21495000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005c38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c38
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=            21505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [21505000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            21515000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21535000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            21545000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21545000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005c40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c40
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=            21555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21555000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005c44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c44
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [21565000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005c48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c48
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=            21575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21575000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005c4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c4c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [21585000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005c50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c50
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=            21595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21595000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005c54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c54
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [21605000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005c58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c58
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=            21615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21615000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005c5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c5c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [21625000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005c60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c60
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=            21635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21635000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005c64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c64
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [21645000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005c68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c68
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=            21655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21655000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005c6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c6c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [21665000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005c70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c70
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=            21675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21675000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005c74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c74
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [21685000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005c78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c78
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=            21695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [21695000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            21705000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21725000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            21735000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21735000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005c80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c80
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=            21745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21745000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005c84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c84
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [21755000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005c88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c88
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=            21765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21765000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005c8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c8c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [21775000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005c90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c90
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=            21785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21785000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005c94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c94
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [21795000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005c98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c98
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=            21805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21805000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005c9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005c9c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [21815000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005ca0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ca0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=            21825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21825000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005ca4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ca4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [21835000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005ca8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ca8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=            21845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21845000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005cac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [21855000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005cb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cb0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=            21865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21865000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005cb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cb4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [21875000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005cb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cb8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=            21885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [21885000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            21895000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            21915000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            21925000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21925000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005cc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cc0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=            21935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21935000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005cc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cc4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [21945000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005cc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cc8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=            21955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21955000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005ccc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ccc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [21965000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005cd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cd0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=            21975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21975000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005cd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            21985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [21985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cd4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [21985000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005cd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [21995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cd8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=            21995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [21995000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005cdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cdc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [22005000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005ce0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ce0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=            22015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22015000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005ce4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ce4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [22025000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005ce8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ce8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=            22035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22035000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005cec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [22045000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005cf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cf0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=            22055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22055000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005cf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cf4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [22065000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005cf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005cf8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=            22075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [22075000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            22085000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            22115000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22115000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005d00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d00
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=            22125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22125000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005d04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d04
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [22135000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005d08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d08
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=            22145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22145000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005d0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d0c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [22155000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005d10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d10
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            22165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22165000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005d14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d14
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [22175000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005d18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d18
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            22185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22185000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005d1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d1c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [22195000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005d20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d20
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            22205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22205000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005d24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d24
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [22215000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005d28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d28
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            22225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22225000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005d2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d2c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [22235000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005d30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d30
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            22245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22245000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005d34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d34
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [22255000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005d38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d38
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            22265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [22265000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            22275000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            22305000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22305000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005d40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d40
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            22315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22315000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005d44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d44
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [22325000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005d48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d48
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            22335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22335000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005d4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d4c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [22345000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005d50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d50
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            22355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22355000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005d54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d54
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [22365000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005d58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d58
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            22375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22375000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005d5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d5c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [22385000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005d60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d60
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            22395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22395000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005d64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d64
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [22405000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005d68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d68
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            22415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22415000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005d6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d6c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [22425000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005d70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d70
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            22435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22435000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005d74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d74
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [22445000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005d78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d78
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            22455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [22455000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            22465000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22485000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            22495000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22495000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005d80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d80
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            22505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22505000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005d84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d84
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [22515000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005d88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d88
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            22525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22525000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005d8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d8c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [22535000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005d90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d90
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            22545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22545000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005d94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d94
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [22555000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005d98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d98
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            22565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22565000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005d9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005d9c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [22575000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005da0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005da0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            22585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22585000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005da4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005da4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [22595000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005da8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005da8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            22605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22605000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005dac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [22615000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005db0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005db0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            22625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22625000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005db4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005db4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [22635000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005db8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005db8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            22645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [22645000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            22655000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22675000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            22685000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22685000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005dc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dc0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            22695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22695000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005dc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dc4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [22705000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005dc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dc8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            22715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22715000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005dcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dcc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [22725000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005dd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dd0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            22735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22735000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005dd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dd4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [22745000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005dd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dd8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            22755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22755000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005ddc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ddc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [22765000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005de0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005de0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            22775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22775000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005de4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005de4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [22785000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005de8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005de8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            22795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22795000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005dec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005dec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [22805000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005df0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005df0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            22815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22815000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005df4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005df4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [22825000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005df8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005df8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            22835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [22835000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            22845000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            22865000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            22875000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22875000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005e00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e00
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            22885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22885000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005e04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e04
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [22895000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005e08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e08
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            22905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22905000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005e0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e0c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [22915000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005e10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e10
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            22925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22925000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005e14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e14
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [22935000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005e18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e18
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            22945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22945000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005e1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e1c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [22955000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005e20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e20
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            22965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22965000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005e24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e24
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [22975000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005e28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [22985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e28
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            22985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [22985000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005e2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            22995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [22995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e2c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [22995000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005e30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e30
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            23005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23005000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005e34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e34
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [23015000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005e38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e38
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            23025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [23025000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            23035000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23055000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            23065000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23065000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005e40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e40
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            23075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23075000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005e44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e44
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [23085000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005e48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e48
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            23095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23095000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005e4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e4c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [23105000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005e50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e50
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            23115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23115000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005e54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e54
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [23125000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005e58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e58
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            23135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23135000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005e5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e5c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [23145000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005e60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e60
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            23155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23155000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005e64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e64
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [23165000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005e68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e68
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            23175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23175000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005e6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e6c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [23185000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005e70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e70
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            23195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23195000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005e74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e74
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [23205000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005e78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e78
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            23215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [23215000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            23225000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            23255000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23255000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005e80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e80
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            23265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23265000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005e84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e84
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [23275000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005e88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e88
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            23285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23285000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005e8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e8c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [23295000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005e90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e90
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            23305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23305000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005e94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e94
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [23315000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005e98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e98
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            23325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23325000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005e9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005e9c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [23335000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005ea0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ea0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            23345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23345000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005ea4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ea4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [23355000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005ea8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ea8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            23365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23365000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005eac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005eac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [23375000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005eb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005eb0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            23385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23385000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005eb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005eb4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [23395000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005eb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005eb8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            23405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [23405000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            23415000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            23445000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23445000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005ec0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ec0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            23455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23455000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005ec4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ec4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [23465000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005ec8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ec8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            23475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23475000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005ecc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ecc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [23485000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005ed0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ed0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            23495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23495000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005ed4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ed4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [23505000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005ed8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ed8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            23515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23515000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005edc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005edc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [23525000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005ee0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ee0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            23535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23535000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005ee4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ee4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [23545000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005ee8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ee8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            23555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23555000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005eec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005eec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [23565000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005ef0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ef0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            23575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23575000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005ef4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ef4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [23585000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005ef8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ef8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            23595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [23595000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            23605000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            23635000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23635000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005f00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f00
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            23645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23645000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005f04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f04
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [23655000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005f08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f08
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            23665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23665000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005f0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f0c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [23675000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005f10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f10
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            23685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23685000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005f14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f14
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [23695000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005f18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f18
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            23705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23705000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005f1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f1c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [23715000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005f20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f20
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            23725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23725000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005f24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f24
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [23735000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005f28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f28
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            23745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23745000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005f2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f2c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [23755000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005f30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f30
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            23765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23765000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005f34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f34
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [23775000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005f38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f38
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            23785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [23785000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            23795000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            23825000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23825000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005f40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f40
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            23835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23835000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005f44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f44
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [23845000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005f48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f48
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            23855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23855000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005f4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f4c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [23865000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005f50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f50
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            23875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23875000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005f54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f54
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [23885000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005f58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f58
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            23895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23895000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005f5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f5c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [23905000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005f60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f60
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            23915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23915000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005f64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f64
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [23925000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005f68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f68
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            23935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23935000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005f6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f6c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [23945000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005f70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f70
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            23955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [23955000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005f74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            23965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [23965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f74
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [23965000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005f78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [23975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f78
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            23975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [23975000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            23985000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            23995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            24015000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24015000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005f80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f80
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            24025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24025000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005f84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f84
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [24035000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005f88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f88
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            24045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24045000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005f8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f8c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [24055000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005f90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f90
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            24065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24065000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005f94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f94
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [24075000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005f98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f98
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            24085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24085000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005f9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005f9c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [24095000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005fa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fa0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            24105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24105000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005fa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fa4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [24115000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005fa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fa8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            24125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24125000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005fac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [24135000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005fb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fb0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            24145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24145000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005fb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fb4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [24155000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005fb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fb8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            24165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [24165000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            24175000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            24205000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24205000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00005fc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fc0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            24215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24215000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00005fc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fc4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [24225000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00005fc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fc8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            24235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24235000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00005fcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fcc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [24245000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00005fd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fd0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            24255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24255000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00005fd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fd4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [24265000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00005fd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fd8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            24275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24275000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00005fdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fdc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [24285000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00005fe0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fe0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            24295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24295000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00005fe4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fe4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [24305000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00005fe8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fe8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            24315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24315000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00005fec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005fec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [24325000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00005ff0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ff0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            24335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24335000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00005ff4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ff4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [24345000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00005ff8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00005ff8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            24355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [24355000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            24365000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            24395000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24395000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006000, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006000
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=            24405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24405000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006004, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006004
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [24415000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006008, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006008
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=            24425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24425000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000600c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000600c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [24435000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006010, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006010
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=            24445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24445000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006014, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006014
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [24455000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006018, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006018
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=            24465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24465000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000601c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000601c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [24475000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006020, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006020
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=            24485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24485000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006024, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006024
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [24495000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006028, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006028
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=            24505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24505000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000602c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000602c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [24515000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006030, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006030
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=            24525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24525000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006034, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006034
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [24535000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006038, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006038
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=            24545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [24545000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            24555000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            24585000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24585000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006040, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006040
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=            24595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24595000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006044, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006044
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [24605000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006048, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006048
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=            24615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24615000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000604c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000604c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [24625000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006050, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006050
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=            24635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24635000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006054, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006054
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [24645000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006058, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006058
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=            24655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24655000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000605c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000605c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [24665000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006060, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006060
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=            24675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24675000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006064, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006064
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [24685000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006068, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006068
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=            24695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24695000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000606c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000606c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [24705000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006070, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006070
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=            24715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24715000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006074, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006074
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [24725000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006078, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006078
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=            24735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [24735000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            24745000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            24775000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24775000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006080, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006080
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=            24785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24785000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006084, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006084
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [24795000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006088, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006088
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=            24805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24805000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000608c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000608c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [24815000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006090, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006090
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=            24825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24825000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006094, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006094
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [24835000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006098, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006098
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=            24845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24845000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000609c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000609c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [24855000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000060a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=            24865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24865000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000060a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [24875000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000060a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=            24885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24885000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000060ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [24895000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000060b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=            24905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24905000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000060b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [24915000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000060b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=            24925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [24925000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            24935000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            24955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            24965000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24965000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000060c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=            24975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24975000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000060c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            24985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [24985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [24985000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000060c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [24995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=            24995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [24995000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000060cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [25005000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000060d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=            25015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25015000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000060d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [25025000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000060d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=            25035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25035000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000060dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [25045000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000060e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=            25055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25055000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000060e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [25065000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000060e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=            25075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25075000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000060ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [25085000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000060f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=            25095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25095000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000060f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [25105000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000060f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000060f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=            25115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [25115000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            25125000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            25155000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25155000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006100, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006100
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=            25165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25165000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006104, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006104
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [25175000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006108, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006108
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=            25185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25185000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000610c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000610c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [25195000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006110, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006110
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=            25205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25205000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006114, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006114
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [25215000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006118, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006118
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=            25225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25225000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000611c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000611c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [25235000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006120, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006120
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=            25245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25245000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006124, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006124
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [25255000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006128, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006128
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=            25265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25265000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000612c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000612c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [25275000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006130, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006130
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=            25285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25285000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006134, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006134
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [25295000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006138, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006138
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=            25305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [25305000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            25315000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            25345000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25345000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006140, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006140
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=            25355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25355000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006144, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006144
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [25365000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006148, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006148
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=            25375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25375000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000614c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000614c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [25385000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006150, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006150
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=            25395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25395000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006154, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006154
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [25405000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006158, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006158
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=            25415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25415000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000615c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000615c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [25425000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006160, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006160
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=            25435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25435000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006164, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006164
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [25445000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006168, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006168
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=            25455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25455000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000616c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000616c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [25465000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006170, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006170
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=            25475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25475000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006174, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006174
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [25485000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006178, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006178
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=            25495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [25495000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            25505000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            25535000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25535000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006180, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006180
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=            25545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25545000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006184, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006184
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [25555000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006188, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006188
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=            25565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25565000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000618c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000618c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [25575000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006190, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006190
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=            25585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25585000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006194, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006194
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [25595000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006198, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006198
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=            25605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25605000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000619c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000619c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [25615000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000061a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=            25625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25625000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000061a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [25635000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000061a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=            25645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25645000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000061ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [25655000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000061b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=            25665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25665000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000061b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [25675000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000061b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=            25685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [25685000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            25695000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25705000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            25725000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25725000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000061c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=            25735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25735000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000061c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [25745000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000061c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=            25755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25755000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000061cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [25765000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000061d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=            25775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25775000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000061d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [25785000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000061d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=            25795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25795000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000061dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [25805000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000061e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=            25815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25815000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000061e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [25825000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000061e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=            25835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25835000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000061ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [25845000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000061f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=            25855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25855000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000061f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [25865000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000061f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000061f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=            25875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [25875000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            25885000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25895000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            25905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            25915000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25915000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006200, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006200
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=            25925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25925000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006204, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006204
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [25935000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006208, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006208
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=            25945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25945000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000620c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000620c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [25955000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006210, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006210
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=            25965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25965000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006214, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006214
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [25975000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006218, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [25985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006218
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=            25985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [25985000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000621c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            25995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [25995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000621c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [25995000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006220, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006220
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=            26005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26005000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006224, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006224
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [26015000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006228, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006228
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=            26025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26025000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000622c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000622c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [26035000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006230, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006230
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=            26045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26045000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006234, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006234
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [26055000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006238, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006238
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=            26065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [26065000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            26075000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26085000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            26105000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26105000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006240, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006240
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=            26115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26115000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006244, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006244
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [26125000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006248, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006248
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=            26135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26135000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000624c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000624c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [26145000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006250, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006250
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=            26155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26155000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006254, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006254
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [26165000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006258, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006258
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=            26175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26175000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000625c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000625c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [26185000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006260, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006260
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=            26195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26195000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006264, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006264
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [26205000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006268, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006268
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=            26215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26215000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000626c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000626c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [26225000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006270, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006270
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=            26235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26235000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006274, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006274
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [26245000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006278, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006278
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=            26255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [26255000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            26265000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            26295000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26295000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006280, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006280
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=            26305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26305000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006284, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006284
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [26315000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006288, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006288
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=            26325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26325000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000628c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000628c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [26335000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006290, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006290
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=            26345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26345000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006294, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006294
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [26355000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006298, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006298
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=            26365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26365000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000629c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000629c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [26375000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000062a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062a0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=            26385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26385000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000062a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062a4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [26395000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000062a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062a8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=            26405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26405000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000062ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062ac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [26415000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000062b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062b0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=            26425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26425000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000062b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062b4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [26435000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000062b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062b8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=            26445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [26445000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            26455000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26465000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            26485000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26485000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000062c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062c0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=            26495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26495000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000062c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062c4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [26505000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000062c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062c8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=            26515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26515000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000062cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062cc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [26525000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000062d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062d0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=            26535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26535000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000062d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062d4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [26545000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000062d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062d8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=            26555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26555000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000062dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062dc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [26565000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000062e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062e0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=            26575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26575000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000062e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062e4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [26585000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000062e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062e8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=            26595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26595000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000062ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062ec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [26605000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000062f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062f0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=            26615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26615000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000062f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062f4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [26625000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000062f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000062f8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=            26635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [26635000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            26645000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26655000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            26675000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26675000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006300, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006300
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=            26685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26685000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006304, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006304
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [26695000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006308, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006308
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=            26705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26705000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000630c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000630c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [26715000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006310, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006310
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=            26725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26725000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006314, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006314
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [26735000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006318, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006318
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=            26745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26745000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000631c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000631c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [26755000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006320, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006320
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=            26765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26765000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006324, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006324
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [26775000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006328, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006328
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=            26785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26785000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000632c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000632c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [26795000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006330, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006330
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=            26805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26805000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006334, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006334
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [26815000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006338, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006338
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=            26825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [26825000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            26835000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26845000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            26855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            26865000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26865000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006340, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006340
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=            26875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26875000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006344, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006344
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [26885000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006348, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006348
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=            26895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26895000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000634c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000634c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [26905000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006350, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006350
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=            26915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26915000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006354, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006354
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [26925000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006358, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006358
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=            26935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26935000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000635c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000635c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [26945000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006360, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006360
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=            26955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26955000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006364, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006364
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [26965000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006368, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006368
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=            26975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26975000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000636c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            26985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [26985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000636c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [26985000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006370, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [26995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006370
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=            26995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [26995000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006374, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006374
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [27005000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006378, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006378
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=            27015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [27015000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            27025000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27035000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            27055000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27055000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006380, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006380
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=            27065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27065000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006384, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006384
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [27075000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006388, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006388
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=            27085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27085000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000638c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000638c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [27095000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006390, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006390
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=            27105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27105000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006394, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006394
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [27115000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006398, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006398
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=            27125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27125000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000639c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000639c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [27135000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000063a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063a0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=            27145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27145000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000063a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063a4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [27155000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000063a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063a8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=            27165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27165000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000063ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063ac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [27175000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000063b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063b0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=            27185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27185000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000063b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063b4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [27195000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000063b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063b8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=            27205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [27205000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            27215000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27225000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            27245000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27245000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000063c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063c0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=            27255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27255000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000063c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063c4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [27265000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000063c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063c8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=            27275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27275000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000063cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063cc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [27285000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000063d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063d0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=            27295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27295000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000063d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063d4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [27305000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000063d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063d8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=            27315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27315000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000063dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063dc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [27325000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000063e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063e0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=            27335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27335000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000063e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063e4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [27345000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000063e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063e8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=            27355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27355000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000063ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063ec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [27365000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000063f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063f0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=            27375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27375000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000063f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063f4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [27385000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000063f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000063f8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=            27395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [27395000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            27405000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            27435000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27435000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006400, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006400
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=            27445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27445000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006404, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006404
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [27455000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006408, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006408
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=            27465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27465000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000640c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000640c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [27475000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006410, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006410
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=            27485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27485000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006414, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006414
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [27495000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006418, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006418
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=            27505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27505000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000641c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000641c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [27515000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006420, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006420
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=            27525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27525000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006424, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006424
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [27535000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006428, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006428
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=            27545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27545000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000642c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000642c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [27555000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006430, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006430
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=            27565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27565000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006434, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006434
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [27575000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006438, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006438
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=            27585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [27585000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            27595000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27605000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            27625000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27625000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006440, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006440
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=            27635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27635000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006444, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006444
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [27645000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006448, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006448
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=            27655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27655000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000644c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000644c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [27665000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006450, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006450
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=            27675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27675000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006454, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006454
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [27685000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006458, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006458
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=            27695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27695000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000645c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000645c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [27705000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006460, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006460
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=            27715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27715000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006464, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006464
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [27725000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006468, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006468
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=            27735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27735000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000646c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000646c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [27745000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006470, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006470
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=            27755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27755000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006474, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006474
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [27765000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006478, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006478
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=            27775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [27775000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            27785000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27795000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            27815000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27815000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006480, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006480
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=            27825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27825000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006484, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006484
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [27835000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006488, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006488
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=            27845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27845000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000648c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000648c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [27855000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006490, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006490
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=            27865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27865000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006494, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006494
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [27875000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006498, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006498
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=            27885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27885000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000649c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000649c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [27895000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000064a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064a0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=            27905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27905000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000064a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064a4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [27915000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000064a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064a8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=            27925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27925000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000064ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064ac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [27935000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000064b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064b0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=            27945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [27945000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000064b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            27955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [27955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064b4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [27955000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000064b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [27965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064b8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=            27965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [27965000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            27975000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27985000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            27995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            28005000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28005000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000064c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064c0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=            28015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28015000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000064c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064c4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [28025000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000064c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064c8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=            28035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28035000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000064cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064cc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [28045000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000064d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064d0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=            28055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28055000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000064d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064d4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [28065000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000064d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064d8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=            28075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28075000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000064dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064dc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [28085000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000064e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064e0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=            28095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28095000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000064e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064e4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [28105000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000064e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064e8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=            28115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28115000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000064ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064ec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [28125000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000064f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064f0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=            28135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28135000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000064f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064f4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [28145000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000064f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000064f8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=            28155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [28155000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            28165000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            28195000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28195000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006500, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006500
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=            28205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28205000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006504, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006504
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [28215000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006508, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006508
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=            28225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28225000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000650c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000650c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [28235000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006510, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006510
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            28245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28245000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006514, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006514
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [28255000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006518, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006518
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            28265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28265000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000651c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000651c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [28275000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006520, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006520
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            28285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28285000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006524, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006524
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [28295000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006528, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006528
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            28305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28305000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000652c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000652c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [28315000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006530, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006530
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            28325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28325000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006534, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006534
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [28335000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006538, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006538
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            28345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [28345000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            28355000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            28385000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28385000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006540, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006540
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            28395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28395000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006544, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006544
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [28405000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006548, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006548
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            28415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28415000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000654c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000654c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [28425000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006550, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006550
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            28435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28435000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006554, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006554
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [28445000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006558, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006558
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            28455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28455000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000655c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000655c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [28465000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006560, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006560
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            28475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28475000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006564, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006564
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [28485000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006568, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006568
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            28495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28495000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000656c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000656c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [28505000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006570, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006570
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            28515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28515000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006574, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006574
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [28525000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006578, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006578
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            28535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [28535000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            28545000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28555000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            28575000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28575000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006580, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006580
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            28585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28585000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006584, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006584
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [28595000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006588, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006588
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            28605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28605000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000658c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000658c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [28615000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006590, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006590
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            28625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28625000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006594, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006594
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [28635000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006598, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006598
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            28645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28645000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000659c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000659c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [28655000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000065a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065a0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            28665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28665000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000065a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065a4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [28675000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000065a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065a8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            28685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28685000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000065ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065ac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [28695000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000065b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065b0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            28705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28705000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000065b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065b4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [28715000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000065b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065b8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            28725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [28725000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            28735000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28745000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            28765000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28765000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000065c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065c0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            28775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28775000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000065c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065c4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [28785000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000065c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065c8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            28795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28795000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000065cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065cc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [28805000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000065d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065d0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            28815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28815000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000065d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065d4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [28825000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000065d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065d8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            28835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28835000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000065dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065dc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [28845000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000065e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065e0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            28855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28855000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000065e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065e4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [28865000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000065e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065e8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            28875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28875000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000065ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065ec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [28885000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000065f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065f0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            28895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28895000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000065f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065f4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [28905000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000065f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000065f8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            28915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [28915000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            28925000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28935000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            28945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            28955000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28955000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006600, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006600
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            28965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28965000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006604, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006604
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [28975000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006608, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [28985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006608
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            28985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [28985000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000660c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            28995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [28995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000660c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [28995000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006610, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006610
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            29005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29005000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006614, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006614
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [29015000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006618, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006618
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            29025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29025000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000661c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000661c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [29035000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006620, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006620
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            29045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29045000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006624, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006624
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [29055000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006628, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006628
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            29065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29065000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000662c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000662c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [29075000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006630, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006630
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            29085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29085000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006634, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006634
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [29095000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006638, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006638
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            29105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [29105000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            29115000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29125000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            29145000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29145000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006640, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006640
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            29155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29155000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006644, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006644
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [29165000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006648, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006648
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            29175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29175000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000664c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000664c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [29185000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006650, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006650
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            29195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29195000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006654, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006654
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [29205000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006658, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006658
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            29215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29215000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000665c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000665c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [29225000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006660, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006660
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            29235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29235000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006664, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006664
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [29245000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006668, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006668
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            29255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29255000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000666c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000666c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [29265000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006670, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006670
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            29275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29275000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006674, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006674
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [29285000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006678, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006678
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            29295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [29295000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            29305000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            29335000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29335000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006680, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006680
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            29345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29345000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006684, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006684
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [29355000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006688, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006688
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            29365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29365000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000668c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000668c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [29375000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006690, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006690
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            29385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29385000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006694, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006694
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [29395000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006698, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006698
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            29405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29405000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000669c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000669c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [29415000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000066a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066a0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            29425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29425000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000066a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066a4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [29435000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000066a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066a8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            29445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29445000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000066ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066ac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [29455000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000066b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066b0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            29465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29465000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000066b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066b4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [29475000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000066b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066b8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            29485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [29485000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            29495000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29505000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            29525000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29525000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000066c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066c0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            29535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29535000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000066c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066c4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [29545000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000066c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066c8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            29555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29555000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000066cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066cc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [29565000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000066d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066d0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            29575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29575000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000066d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066d4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [29585000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000066d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066d8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            29595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29595000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000066dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066dc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [29605000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000066e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066e0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            29615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29615000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000066e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066e4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [29625000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000066e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066e8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            29635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29635000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000066ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066ec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [29645000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000066f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066f0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            29655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29655000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000066f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066f4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [29665000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000066f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000066f8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            29675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [29675000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            29685000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29695000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29705000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            29715000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29715000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006700, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006700
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            29725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29725000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006704, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006704
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [29735000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006708, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006708
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            29745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29745000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000670c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000670c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [29755000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006710, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006710
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            29765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29765000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006714, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006714
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [29775000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006718, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006718
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            29785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29785000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000671c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000671c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [29795000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006720, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006720
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            29805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29805000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006724, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006724
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [29815000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006728, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006728
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            29825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29825000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000672c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000672c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [29835000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006730, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006730
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            29845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29845000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006734, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006734
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [29855000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006738, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006738
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            29865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [29865000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            29875000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29885000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            29895000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            29905000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29905000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006740, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006740
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            29915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29915000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006744, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006744
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [29925000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006748, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006748
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            29935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29935000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000674c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000674c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [29945000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006750, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006750
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            29955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29955000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006754, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006754
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [29965000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006758, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006758
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            29975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29975000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000675c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            29985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [29985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000675c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [29985000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006760, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [29995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006760
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            29995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [29995000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006764, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006764
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [30005000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006768, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006768
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            30015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30015000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000676c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000676c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [30025000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006770, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006770
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            30035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30035000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006774, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006774
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [30045000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006778, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006778
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            30055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [30055000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            30065000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30075000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30085000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            30095000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30095000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006780, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006780
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            30105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30105000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006784, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006784
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [30115000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006788, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006788
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            30125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30125000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000678c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000678c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [30135000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006790, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006790
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            30145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30145000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006794, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006794
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [30155000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006798, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006798
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            30165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30165000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000679c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000679c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [30175000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000067a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067a0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            30185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30185000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000067a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067a4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [30195000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000067a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067a8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            30205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30205000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000067ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067ac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [30215000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000067b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067b0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            30225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30225000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000067b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067b4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [30235000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000067b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067b8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            30245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [30245000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            30255000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30265000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            30285000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30285000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000067c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067c0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            30295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30295000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000067c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067c4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [30305000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000067c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067c8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            30315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30315000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000067cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067cc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [30325000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000067d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067d0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            30335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30335000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000067d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067d4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [30345000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000067d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067d8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            30355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30355000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000067dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067dc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [30365000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000067e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067e0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            30375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30375000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000067e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067e4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [30385000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000067e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067e8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            30395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30395000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000067ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067ec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [30405000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000067f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067f0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            30415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30415000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000067f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067f4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [30425000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000067f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000067f8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            30435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [30435000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            30445000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30455000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30465000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            30475000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30475000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006800, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006800
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=            30485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30485000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006804, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006804
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [30495000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006808, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006808
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=            30505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30505000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000680c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000680c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [30515000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006810, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006810
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=            30525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30525000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006814, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006814
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [30535000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006818, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006818
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=            30545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30545000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000681c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000681c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [30555000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006820, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006820
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=            30565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30565000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006824, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006824
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [30575000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006828, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006828
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=            30585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30585000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000682c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000682c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [30595000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006830, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006830
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=            30605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30605000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006834, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006834
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [30615000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006838, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006838
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=            30625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [30625000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            30635000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30645000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30655000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            30665000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30665000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006840, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006840
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=            30675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30675000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006844, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006844
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [30685000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006848, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006848
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=            30695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30695000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000684c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000684c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [30705000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006850, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006850
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=            30715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30715000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006854, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006854
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [30725000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006858, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006858
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=            30735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30735000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000685c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000685c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [30745000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006860, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006860
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=            30755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30755000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006864, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006864
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [30765000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006868, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006868
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=            30775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30775000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000686c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000686c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [30785000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006870, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006870
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=            30795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30795000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006874, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006874
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [30805000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006878, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006878
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=            30815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [30815000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            30825000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30835000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            30845000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            30855000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30855000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006880, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006880
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=            30865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30865000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006884, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006884
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [30875000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006888, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006888
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=            30885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30885000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000688c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000688c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [30895000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006890, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006890
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=            30905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30905000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006894, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006894
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [30915000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006898, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006898
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=            30925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30925000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000689c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000689c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [30935000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000068a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=            30945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30945000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000068a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [30955000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000068a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=            30965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30965000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000068ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [30975000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000068b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [30985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=            30985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [30985000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000068b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            30995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [30995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [30995000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000068b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=            31005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [31005000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            31015000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31025000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31035000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            31045000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31045000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000068c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=            31055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31055000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000068c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [31065000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000068c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=            31075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31075000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000068cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [31085000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000068d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=            31095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31095000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000068d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [31105000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000068d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=            31115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31115000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000068dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [31125000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000068e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=            31135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31135000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000068e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [31145000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000068e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=            31155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31155000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000068ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [31165000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000068f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=            31175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31175000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000068f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [31185000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000068f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000068f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=            31195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [31195000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            31205000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31215000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31225000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            31235000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31235000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006900, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006900
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=            31245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31245000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006904, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006904
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [31255000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006908, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006908
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=            31265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31265000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000690c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000690c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [31275000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006910, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006910
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=            31285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31285000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006914, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006914
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [31295000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006918, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006918
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=            31305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31305000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000691c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000691c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [31315000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006920, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006920
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=            31325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31325000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006924, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006924
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [31335000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006928, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006928
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=            31345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31345000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000692c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000692c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [31355000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006930, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006930
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=            31365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31365000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006934, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006934
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [31375000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006938, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006938
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=            31385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [31385000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            31395000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31405000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            31425000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31425000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006940, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006940
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=            31435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31435000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006944, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006944
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [31445000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006948, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006948
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=            31455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31455000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000694c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000694c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [31465000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006950, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006950
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=            31475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31475000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006954, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006954
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [31485000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006958, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006958
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=            31495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31495000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000695c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000695c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [31505000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006960, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006960
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=            31515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31515000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006964, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006964
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [31525000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006968, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006968
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=            31535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31535000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000696c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000696c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [31545000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006970, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006970
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=            31555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31555000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006974, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006974
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [31565000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006978, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006978
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=            31575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [31575000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            31585000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31595000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31605000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            31615000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31615000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006980, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006980
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=            31625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31625000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006984, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006984
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [31635000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006988, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006988
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=            31645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31645000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000698c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000698c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [31655000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006990, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006990
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=            31665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31665000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006994, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006994
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [31675000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006998, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006998
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=            31685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31685000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000699c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000699c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [31695000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000069a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=            31705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31705000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000069a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [31715000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000069a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=            31725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31725000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000069ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [31735000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000069b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=            31745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31745000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000069b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [31755000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000069b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=            31765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [31765000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            31775000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31785000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31795000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            31805000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31805000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000069c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=            31815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31815000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000069c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [31825000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000069c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=            31835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31835000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000069cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [31845000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000069d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=            31855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31855000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000069d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [31865000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000069d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=            31875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31875000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000069dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [31885000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000069e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=            31895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31895000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000069e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [31905000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000069e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=            31915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31915000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000069ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [31925000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000069f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=            31935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31935000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000069f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            31945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [31945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [31945000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000069f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [31955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000069f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=            31955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [31955000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            31965000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31975000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            31985000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            31995000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [31995000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006a00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a00
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=            32005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32005000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006a04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a04
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [32015000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006a08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a08
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=            32025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32025000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006a0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a0c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [32035000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006a10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a10
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=            32045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32045000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006a14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a14
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [32055000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006a18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a18
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=            32065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32065000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006a1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a1c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [32075000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006a20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a20
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=            32085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32085000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006a24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a24
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [32095000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006a28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a28
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=            32105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32105000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006a2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a2c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [32115000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006a30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a30
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=            32125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32125000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006a34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a34
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [32135000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006a38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a38
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=            32145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [32145000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            32155000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32165000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            32185000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32185000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006a40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a40
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=            32195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32195000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006a44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a44
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [32205000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006a48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a48
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=            32215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32215000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006a4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a4c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [32225000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006a50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a50
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=            32235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32235000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006a54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a54
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [32245000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006a58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a58
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=            32255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32255000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006a5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a5c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [32265000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006a60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a60
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=            32275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32275000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006a64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a64
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [32285000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006a68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a68
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=            32295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32295000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006a6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a6c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [32305000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006a70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a70
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=            32315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32315000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006a74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a74
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [32325000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006a78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a78
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=            32335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [32335000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            32345000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32355000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            32375000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32375000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006a80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a80
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=            32385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32385000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006a84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a84
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [32395000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006a88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a88
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=            32405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32405000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006a8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a8c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [32415000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006a90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a90
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=            32425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32425000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006a94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a94
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [32435000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006a98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a98
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=            32445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32445000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006a9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006a9c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [32455000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006aa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006aa0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=            32465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32465000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006aa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006aa4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [32475000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006aa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006aa8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=            32485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32485000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006aac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006aac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [32495000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006ab0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ab0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=            32505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32505000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006ab4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ab4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [32515000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006ab8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ab8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=            32525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [32525000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            32535000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32545000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32555000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            32565000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32565000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006ac0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ac0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=            32575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32575000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006ac4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ac4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [32585000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006ac8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ac8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=            32595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32595000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006acc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006acc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [32605000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006ad0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ad0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=            32615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32615000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006ad4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ad4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [32625000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006ad8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ad8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=            32635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32635000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006adc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006adc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [32645000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006ae0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ae0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=            32655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32655000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006ae4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ae4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [32665000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006ae8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ae8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=            32675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32675000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006aec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006aec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [32685000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006af0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006af0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=            32695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32695000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006af4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006af4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [32705000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006af8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006af8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=            32715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [32715000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            32725000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32735000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32745000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            32755000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32755000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006b00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b00
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=            32765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32765000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006b04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b04
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [32775000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006b08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b08
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=            32785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32785000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006b0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b0c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [32795000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006b10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b10
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=            32805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32805000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006b14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b14
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [32815000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006b18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b18
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=            32825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32825000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006b1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b1c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [32835000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006b20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b20
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=            32845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32845000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006b24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b24
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [32855000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006b28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b28
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=            32865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32865000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006b2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b2c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [32875000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006b30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b30
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=            32885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32885000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006b34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b34
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [32895000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006b38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b38
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=            32905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [32905000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            32915000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32925000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            32935000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            32945000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32945000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006b40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b40
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=            32955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32955000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006b44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b44
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [32965000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006b48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b48
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=            32975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32975000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006b4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            32985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [32985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b4c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [32985000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006b50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [32995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b50
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=            32995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [32995000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006b54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b54
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [33005000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006b58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b58
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=            33015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33015000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006b5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b5c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [33025000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006b60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b60
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=            33035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33035000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006b64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b64
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [33045000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006b68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b68
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=            33055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33055000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006b6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b6c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [33065000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006b70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b70
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=            33075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33075000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006b74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b74
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [33085000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006b78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b78
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=            33095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [33095000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            33105000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33115000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33125000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            33135000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33135000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006b80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b80
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=            33145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33145000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006b84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b84
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [33155000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006b88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b88
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=            33165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33165000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006b8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b8c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [33175000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006b90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b90
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=            33185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33185000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006b94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b94
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [33195000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006b98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b98
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=            33205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33205000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006b9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006b9c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [33215000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006ba0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ba0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=            33225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33225000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006ba4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ba4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [33235000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006ba8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ba8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=            33245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33245000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006bac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [33255000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006bb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bb0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=            33265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33265000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006bb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bb4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [33275000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006bb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bb8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=            33285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [33285000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            33295000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33305000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            33325000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33325000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006bc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bc0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=            33335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33335000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006bc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bc4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [33345000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006bc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bc8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=            33355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33355000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006bcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bcc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [33365000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006bd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bd0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=            33375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33375000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006bd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bd4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [33385000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006bd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bd8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=            33395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33395000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006bdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bdc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [33405000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006be0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006be0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=            33415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33415000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006be4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006be4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [33425000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006be8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006be8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=            33435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33435000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006bec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [33445000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006bf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bf0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=            33455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33455000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006bf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bf4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [33465000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006bf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006bf8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=            33475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [33475000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            33485000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33495000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33505000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            33515000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33515000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006c00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c00
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=            33525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33525000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006c04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c04
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [33535000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006c08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c08
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=            33545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33545000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006c0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c0c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [33555000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006c10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c10
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=            33565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33565000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006c14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c14
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [33575000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006c18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c18
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=            33585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33585000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006c1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c1c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [33595000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006c20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c20
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=            33605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33605000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006c24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c24
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [33615000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006c28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c28
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=            33625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33625000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006c2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c2c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [33635000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006c30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c30
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=            33645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33645000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006c34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c34
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [33655000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006c38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c38
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=            33665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [33665000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            33675000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33685000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33695000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            33705000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33705000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006c40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c40
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=            33715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33715000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006c44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c44
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [33725000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006c48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c48
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=            33735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33735000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006c4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c4c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [33745000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006c50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c50
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=            33755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33755000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006c54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c54
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [33765000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006c58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c58
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=            33775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33775000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006c5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c5c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [33785000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006c60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c60
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=            33795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33795000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006c64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c64
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [33805000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006c68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c68
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=            33815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33815000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006c6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c6c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [33825000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006c70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c70
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=            33835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33835000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006c74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c74
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [33845000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006c78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c78
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=            33855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [33855000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            33865000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33875000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            33885000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            33895000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33895000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006c80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c80
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=            33905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33905000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006c84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c84
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [33915000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006c88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c88
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=            33925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33925000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006c8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c8c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [33935000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006c90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c90
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=            33945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33945000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006c94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c94
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [33955000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006c98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c98
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=            33965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33965000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006c9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006c9c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [33975000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006ca0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [33985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ca0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=            33985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [33985000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006ca4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            33995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [33995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ca4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [33995000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006ca8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ca8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=            34005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34005000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006cac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [34015000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006cb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cb0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=            34025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34025000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006cb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cb4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [34035000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006cb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cb8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=            34045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [34045000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            34055000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34065000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34075000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            34085000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34085000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006cc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cc0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=            34095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34095000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006cc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cc4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [34105000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006cc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cc8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=            34115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34115000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006ccc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ccc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [34125000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006cd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cd0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=            34135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34135000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006cd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cd4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [34145000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006cd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cd8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=            34155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34155000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006cdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cdc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [34165000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006ce0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ce0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=            34175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34175000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006ce4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ce4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [34185000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006ce8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ce8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=            34195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34195000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006cec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [34205000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006cf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cf0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=            34215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34215000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006cf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cf4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [34225000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006cf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006cf8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=            34235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [34235000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            34245000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34265000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            34275000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34275000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006d00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d00
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=            34285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34285000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006d04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d04
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [34295000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006d08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d08
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=            34305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34305000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006d0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d0c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [34315000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006d10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d10
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            34325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34325000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006d14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d14
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [34335000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006d18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d18
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            34345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34345000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006d1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d1c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [34355000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006d20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d20
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            34365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34365000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006d24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d24
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [34375000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006d28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d28
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            34385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34385000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006d2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d2c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [34395000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006d30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d30
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            34405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34405000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006d34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d34
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [34415000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006d38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d38
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            34425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [34425000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            34435000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34445000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34455000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            34465000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34465000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006d40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d40
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            34475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34475000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006d44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d44
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [34485000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006d48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d48
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            34495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34495000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006d4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d4c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [34505000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006d50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d50
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            34515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34515000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006d54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d54
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [34525000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006d58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d58
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            34535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34535000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006d5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d5c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [34545000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006d60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d60
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            34555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34555000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006d64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d64
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [34565000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006d68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d68
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            34575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34575000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006d6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d6c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [34585000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006d70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d70
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            34595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34595000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006d74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d74
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [34605000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006d78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d78
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            34615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [34615000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            34625000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34635000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34645000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            34655000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34655000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006d80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d80
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            34665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34665000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006d84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d84
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [34675000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006d88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d88
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            34685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34685000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006d8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d8c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [34695000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006d90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d90
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            34705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34705000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006d94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d94
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [34715000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006d98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d98
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            34725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34725000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006d9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006d9c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [34735000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006da0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006da0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            34745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34745000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006da4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006da4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [34755000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006da8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006da8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            34765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34765000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006dac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [34775000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006db0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006db0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            34785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34785000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006db4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006db4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [34795000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006db8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006db8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            34805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [34805000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            34815000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34825000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            34835000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            34845000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34845000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006dc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dc0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            34855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34855000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006dc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dc4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [34865000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006dc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dc8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            34875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34875000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006dcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dcc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [34885000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006dd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dd0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            34895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34895000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006dd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dd4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [34905000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006dd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dd8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            34915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34915000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006ddc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ddc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [34925000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006de0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006de0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            34935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34935000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006de4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006de4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [34945000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006de8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006de8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            34955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34955000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006dec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006dec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [34965000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006df0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006df0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            34975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [34975000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006df4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            34985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [34985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006df4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [34985000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006df8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [34995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006df8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            34995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [34995000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            35005000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35015000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35025000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            35035000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35035000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006e00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e00
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            35045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35045000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006e04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e04
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [35055000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006e08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e08
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            35065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35065000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006e0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e0c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [35075000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006e10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e10
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            35085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35085000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006e14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e14
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [35095000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006e18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e18
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            35105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35105000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006e1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e1c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [35115000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006e20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e20
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            35125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35125000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006e24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e24
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [35135000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006e28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e28
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            35145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35145000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006e2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e2c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [35155000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006e30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e30
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            35165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35165000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006e34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e34
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [35175000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006e38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e38
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            35185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [35185000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            35195000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35215000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            35225000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35225000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006e40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e40
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            35235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35235000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006e44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e44
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [35245000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006e48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e48
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            35255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35255000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006e4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e4c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [35265000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006e50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e50
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            35275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35275000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006e54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e54
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [35285000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006e58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e58
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            35295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35295000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006e5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e5c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [35305000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006e60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e60
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            35315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35315000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006e64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e64
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [35325000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006e68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e68
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            35335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35335000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006e6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e6c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [35345000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006e70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e70
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            35355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35355000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006e74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e74
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [35365000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006e78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e78
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            35375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [35375000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            35385000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35405000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            35415000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35415000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006e80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e80
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            35425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35425000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006e84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e84
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [35435000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006e88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e88
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            35445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35445000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006e8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e8c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [35455000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006e90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e90
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            35465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35465000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006e94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e94
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [35475000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006e98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e98
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            35485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35485000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006e9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006e9c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [35495000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006ea0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ea0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            35505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35505000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006ea4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ea4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [35515000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006ea8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ea8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            35525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35525000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006eac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006eac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [35535000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006eb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006eb0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            35545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35545000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006eb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006eb4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [35555000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006eb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006eb8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            35565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [35565000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            35575000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35585000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35595000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            35605000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35605000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006ec0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ec0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            35615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35615000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006ec4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ec4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [35625000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006ec8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ec8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            35635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35635000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006ecc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ecc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [35645000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006ed0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ed0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            35655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35655000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006ed4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ed4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [35665000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006ed8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ed8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            35675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35675000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006edc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006edc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [35685000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006ee0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ee0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            35695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35695000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006ee4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ee4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [35705000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006ee8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ee8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            35715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35715000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006eec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006eec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [35725000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006ef0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ef0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            35735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35735000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006ef4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ef4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [35745000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006ef8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ef8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            35755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [35755000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            35765000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35775000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35785000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            35795000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35795000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006f00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f00
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            35805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35805000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006f04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f04
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [35815000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006f08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f08
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            35825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35825000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006f0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f0c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [35835000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006f10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f10
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            35845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35845000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006f14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f14
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [35855000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006f18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f18
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            35865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35865000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006f1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f1c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [35875000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006f20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f20
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            35885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35885000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006f24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f24
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [35895000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006f28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f28
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            35905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35905000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006f2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f2c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [35915000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006f30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f30
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            35925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35925000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006f34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            35935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [35935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f34
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [35935000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006f38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f38
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            35945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [35945000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            35955000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35965000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            35975000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            35985000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35985000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006f40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [35995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f40
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            35995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [35995000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006f44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f44
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [36005000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006f48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f48
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            36015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36015000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006f4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f4c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [36025000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006f50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f50
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            36035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36035000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006f54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f54
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [36045000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006f58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f58
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            36055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36055000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006f5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f5c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [36065000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006f60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f60
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            36075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36075000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006f64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f64
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [36085000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006f68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f68
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            36095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36095000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006f6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f6c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [36105000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006f70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f70
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            36115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36115000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006f74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f74
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [36125000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006f78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f78
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            36135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [36135000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            36145000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36165000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            36175000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36175000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006f80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f80
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            36185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36185000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006f84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f84
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [36195000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006f88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f88
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            36205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36205000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006f8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f8c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [36215000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006f90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f90
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            36225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36225000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006f94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f94
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [36235000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006f98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f98
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            36245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36245000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006f9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006f9c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [36255000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006fa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fa0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            36265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36265000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006fa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fa4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [36275000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006fa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fa8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            36285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36285000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006fac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [36295000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006fb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fb0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            36305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36305000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006fb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fb4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [36315000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006fb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fb8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            36325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [36325000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            36335000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36345000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36355000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            36365000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36365000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00006fc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fc0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            36375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36375000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00006fc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fc4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [36385000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00006fc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fc8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            36395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36395000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00006fcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fcc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [36405000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00006fd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fd0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            36415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36415000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00006fd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fd4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [36425000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00006fd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fd8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            36435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36435000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00006fdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fdc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [36445000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00006fe0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fe0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            36455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36455000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00006fe4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fe4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [36465000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00006fe8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fe8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            36475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36475000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00006fec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006fec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [36485000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00006ff0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ff0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            36495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36495000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00006ff4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ff4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [36505000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00006ff8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00006ff8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            36515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [36515000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            36525000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36535000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36545000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            36555000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36555000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007000, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007000
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=            36565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36565000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007004, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007004
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [36575000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007008, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007008
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=            36585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36585000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000700c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000700c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [36595000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007010, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007010
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=            36605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36605000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007014, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007014
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [36615000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007018, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007018
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=            36625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36625000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000701c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000701c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [36635000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007020, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007020
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=            36645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36645000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007024, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007024
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [36655000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007028, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007028
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=            36665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36665000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000702c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000702c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [36675000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007030, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007030
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=            36685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36685000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007034, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007034
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [36695000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007038, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007038
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=            36705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [36705000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            36715000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36725000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36735000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            36745000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36745000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007040, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007040
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=            36755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36755000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007044, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007044
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [36765000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007048, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007048
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=            36775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36775000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000704c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000704c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [36785000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007050, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007050
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=            36795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36795000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007054, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007054
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [36805000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007058, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007058
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=            36815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36815000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000705c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000705c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [36825000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007060, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007060
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=            36835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36835000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007064, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007064
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [36845000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007068, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007068
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=            36855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36855000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000706c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000706c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [36865000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007070, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007070
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=            36875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36875000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007074, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007074
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [36885000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007078, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007078
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=            36895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [36895000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            36905000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36915000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            36925000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            36935000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36935000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007080, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007080
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=            36945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36945000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007084, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007084
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [36955000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007088, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007088
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=            36965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36965000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000708c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000708c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [36975000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007090, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [36985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007090
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=            36985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [36985000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007094, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            36995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [36995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007094
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [36995000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007098, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007098
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=            37005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37005000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000709c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000709c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [37015000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000070a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=            37025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37025000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000070a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [37035000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000070a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=            37045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37045000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000070ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [37055000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000070b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=            37065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37065000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000070b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [37075000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000070b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=            37085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [37085000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            37095000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37115000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            37125000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37125000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000070c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=            37135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37135000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000070c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [37145000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000070c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=            37155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37155000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000070cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [37165000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000070d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=            37175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37175000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000070d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [37185000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000070d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=            37195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37195000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000070dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [37205000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000070e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=            37215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37215000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000070e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [37225000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000070e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=            37235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37235000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000070ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [37245000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000070f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=            37255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37255000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000070f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [37265000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000070f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000070f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=            37275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [37275000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            37285000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37305000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            37315000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37315000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007100, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007100
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=            37325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37325000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007104, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007104
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [37335000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007108, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007108
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=            37345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37345000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000710c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000710c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [37355000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007110, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007110
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=            37365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37365000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007114, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007114
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [37375000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007118, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007118
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=            37385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37385000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000711c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000711c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [37395000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007120, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007120
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=            37405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37405000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007124, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007124
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [37415000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007128, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007128
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=            37425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37425000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000712c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000712c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [37435000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007130, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007130
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=            37445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37445000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007134, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007134
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [37455000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007138, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007138
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=            37465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [37465000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            37475000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37485000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37495000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            37505000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37505000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007140, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007140
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=            37515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37515000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007144, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007144
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [37525000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007148, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007148
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=            37535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37535000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000714c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000714c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [37545000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007150, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007150
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=            37555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37555000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007154, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007154
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [37565000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007158, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007158
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=            37575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37575000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000715c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000715c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [37585000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007160, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007160
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=            37595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37595000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007164, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007164
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [37605000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007168, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007168
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=            37615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37615000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000716c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000716c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [37625000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007170, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007170
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=            37635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37635000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007174, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007174
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [37645000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007178, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007178
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=            37655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [37655000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            37665000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37675000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37685000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            37695000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37695000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007180, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007180
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=            37705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37705000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007184, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007184
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [37715000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007188, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007188
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=            37725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37725000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000718c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000718c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [37735000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007190, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007190
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=            37745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37745000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007194, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007194
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [37755000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007198, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007198
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=            37765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37765000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000719c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000719c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [37775000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000071a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=            37785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37785000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000071a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [37795000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000071a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=            37805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37805000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000071ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [37815000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000071b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=            37825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37825000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000071b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [37835000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000071b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=            37845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [37845000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            37855000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37865000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            37875000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            37885000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37885000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000071c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=            37895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37895000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000071c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [37905000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000071c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=            37915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37915000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000071cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [37925000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000071d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=            37935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37935000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000071d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [37945000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000071d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=            37955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37955000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000071dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [37965000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000071e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=            37975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37975000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000071e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            37985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [37985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [37985000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000071e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [37995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=            37995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [37995000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000071ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [38005000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000071f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=            38015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38015000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000071f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [38025000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000071f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000071f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=            38035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [38035000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            38045000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38055000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38065000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            38075000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38075000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007200, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007200
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=            38085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38085000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007204, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007204
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [38095000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007208, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007208
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=            38105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38105000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000720c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000720c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [38115000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007210, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007210
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=            38125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38125000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007214, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007214
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [38135000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007218, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007218
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=            38145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38145000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000721c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000721c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [38155000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007220, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007220
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=            38165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38165000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007224, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007224
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [38175000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007228, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007228
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=            38185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38185000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000722c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000722c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [38195000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007230, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007230
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=            38205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38205000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007234, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007234
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [38215000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007238, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007238
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=            38225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [38225000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            38235000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            38265000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38265000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007240, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007240
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=            38275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38275000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007244, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007244
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [38285000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007248, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007248
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=            38295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38295000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000724c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000724c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [38305000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007250, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007250
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=            38315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38315000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007254, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007254
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [38325000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007258, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007258
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=            38335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38335000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000725c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000725c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [38345000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007260, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007260
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=            38355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38355000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007264, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007264
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [38365000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007268, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007268
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=            38375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38375000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000726c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000726c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [38385000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007270, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007270
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=            38395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38395000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007274, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007274
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [38405000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007278, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007278
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=            38415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [38415000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            38425000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38445000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            38455000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38455000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007280, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007280
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=            38465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38465000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007284, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007284
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [38475000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007288, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007288
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=            38485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38485000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000728c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000728c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [38495000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007290, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007290
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=            38505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38505000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007294, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007294
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [38515000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007298, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007298
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=            38525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38525000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000729c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000729c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [38535000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000072a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072a0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=            38545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38545000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000072a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072a4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [38555000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000072a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072a8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=            38565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38565000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000072ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072ac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [38575000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000072b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072b0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=            38585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38585000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000072b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072b4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [38595000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000072b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072b8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=            38605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [38605000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            38615000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38635000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            38645000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38645000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000072c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072c0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=            38655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38655000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000072c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072c4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [38665000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000072c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072c8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=            38675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38675000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000072cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072cc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [38685000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000072d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072d0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=            38695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38695000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000072d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072d4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [38705000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000072d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072d8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=            38715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38715000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000072dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072dc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [38725000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000072e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072e0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=            38735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38735000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000072e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072e4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [38745000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000072e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072e8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=            38755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38755000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000072ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072ec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [38765000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000072f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072f0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=            38775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38775000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000072f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072f4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [38785000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000072f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000072f8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=            38795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [38795000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            38805000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            38825000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            38835000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38835000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007300, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007300
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=            38845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38845000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007304, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007304
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [38855000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007308, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007308
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=            38865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38865000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000730c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000730c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [38875000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007310, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007310
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=            38885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38885000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007314, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007314
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [38895000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007318, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007318
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=            38905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38905000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000731c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000731c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [38915000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007320, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007320
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=            38925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38925000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007324, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007324
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [38935000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007328, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007328
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=            38945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38945000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000732c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000732c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [38955000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007330, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007330
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=            38965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [38965000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007334, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            38975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [38975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007334
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [38975000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007338, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [38985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007338
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=            38985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [38985000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            38995000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39015000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            39025000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39025000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007340, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007340
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=            39035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39035000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007344, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007344
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [39045000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007348, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007348
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=            39055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39055000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000734c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000734c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [39065000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007350, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007350
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=            39075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39075000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007354, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007354
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [39085000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007358, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007358
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=            39095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39095000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000735c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000735c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [39105000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007360, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007360
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=            39115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39115000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007364, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007364
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [39125000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007368, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007368
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=            39135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39135000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000736c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000736c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [39145000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007370, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007370
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=            39155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39155000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007374, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007374
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [39165000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007378, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007378
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=            39175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [39175000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            39185000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            39215000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39215000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007380, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007380
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=            39225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39225000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007384, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007384
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [39235000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007388, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007388
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=            39245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39245000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000738c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000738c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [39255000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007390, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007390
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=            39265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39265000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007394, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007394
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [39275000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007398, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007398
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=            39285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39285000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000739c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000739c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [39295000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000073a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073a0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=            39305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39305000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000073a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073a4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [39315000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000073a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073a8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=            39325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39325000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000073ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073ac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [39335000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000073b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073b0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=            39345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39345000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000073b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073b4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [39355000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000073b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073b8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=            39365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [39365000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            39375000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            39405000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39405000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000073c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073c0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=            39415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39415000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000073c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073c4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [39425000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000073c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073c8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=            39435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39435000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000073cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073cc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [39445000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000073d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073d0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=            39455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39455000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000073d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073d4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [39465000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000073d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073d8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=            39475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39475000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000073dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073dc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [39485000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000073e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073e0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=            39495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39495000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000073e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073e4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [39505000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000073e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073e8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=            39515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39515000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000073ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073ec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [39525000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000073f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073f0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=            39535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39535000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000073f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073f4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [39545000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000073f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000073f8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=            39555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [39555000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            39565000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39585000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            39595000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39595000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007400, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007400
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=            39605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39605000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007404, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007404
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [39615000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007408, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007408
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=            39625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39625000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000740c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000740c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [39635000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007410, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007410
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=            39645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39645000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007414, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007414
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [39655000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007418, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007418
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=            39665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39665000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000741c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000741c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [39675000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007420, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007420
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=            39685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39685000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007424, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007424
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [39695000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007428, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007428
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=            39705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39705000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000742c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000742c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [39715000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007430, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007430
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=            39725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39725000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007434, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007434
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [39735000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007438, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007438
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=            39745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [39745000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            39755000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39775000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            39785000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39785000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007440, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007440
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=            39795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39795000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007444, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007444
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [39805000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007448, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007448
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=            39815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39815000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000744c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000744c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [39825000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007450, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007450
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=            39835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39835000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007454, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007454
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [39845000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007458, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007458
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=            39855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39855000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000745c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000745c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [39865000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007460, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007460
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=            39875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39875000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007464, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007464
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [39885000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007468, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007468
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=            39895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39895000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000746c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000746c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [39905000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007470, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007470
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=            39915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39915000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007474, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007474
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [39925000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007478, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007478
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=            39935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [39935000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            39945000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            39965000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            39975000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39975000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007480, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [39985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007480
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=            39985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [39985000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007484, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            39995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [39995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007484
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [39995000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007488, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007488
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=            40005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40005000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000748c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000748c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [40015000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007490, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007490
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=            40025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40025000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007494, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007494
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [40035000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007498, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007498
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=            40045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40045000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000749c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000749c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [40055000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000074a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074a0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=            40065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40065000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000074a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074a4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [40075000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000074a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074a8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=            40085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40085000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000074ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074ac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [40095000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000074b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074b0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=            40105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40105000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000074b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074b4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [40115000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000074b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074b8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=            40125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [40125000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            40135000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            40165000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40165000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000074c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074c0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=            40175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40175000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000074c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074c4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [40185000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000074c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074c8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=            40195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40195000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000074cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074cc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [40205000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000074d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074d0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=            40215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40215000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000074d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074d4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [40225000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000074d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074d8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=            40235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40235000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000074dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074dc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [40245000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000074e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074e0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=            40255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40255000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000074e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074e4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [40265000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000074e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074e8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=            40275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40275000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000074ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074ec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [40285000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000074f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074f0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=            40295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40295000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000074f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074f4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [40305000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000074f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000074f8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=            40315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [40315000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            40325000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40345000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            40355000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40355000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007500, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007500
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=            40365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40365000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007504, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007504
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [40375000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007508, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007508
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=            40385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40385000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000750c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000750c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [40395000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007510, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007510
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            40405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40405000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007514, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007514
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [40415000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007518, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007518
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            40425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40425000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000751c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000751c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [40435000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007520, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007520
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            40445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40445000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007524, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007524
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [40455000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007528, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007528
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            40465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40465000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000752c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000752c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [40475000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007530, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007530
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            40485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40485000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007534, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007534
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [40495000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007538, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007538
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            40505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [40505000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            40515000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40535000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            40545000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40545000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007540, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007540
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            40555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40555000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007544, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007544
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [40565000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007548, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007548
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            40575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40575000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000754c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000754c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [40585000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007550, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007550
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            40595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40595000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007554, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007554
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [40605000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007558, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007558
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            40615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40615000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000755c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000755c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [40625000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007560, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007560
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            40635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40635000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007564, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007564
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [40645000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007568, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007568
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            40655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40655000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000756c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000756c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [40665000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007570, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007570
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            40675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40675000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007574, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007574
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [40685000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007578, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007578
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            40695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [40695000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            40705000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40725000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            40735000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40735000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007580, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007580
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            40745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40745000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007584, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007584
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [40755000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007588, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007588
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            40765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40765000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000758c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000758c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [40775000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007590, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007590
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            40785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40785000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007594, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007594
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [40795000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007598, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007598
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            40805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40805000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000759c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000759c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [40815000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000075a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075a0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            40825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40825000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000075a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075a4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [40835000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000075a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075a8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            40845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40845000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000075ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075ac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [40855000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000075b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075b0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            40865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40865000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000075b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075b4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [40875000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000075b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075b8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            40885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [40885000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            40895000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            40915000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            40925000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40925000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000075c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075c0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            40935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40935000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000075c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075c4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [40945000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000075c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075c8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            40955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40955000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000075cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075cc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [40965000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000075d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075d0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            40975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40975000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000075d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            40985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [40985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075d4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [40985000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000075d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [40995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075d8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            40995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [40995000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000075dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075dc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [41005000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000075e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075e0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            41015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41015000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000075e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075e4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [41025000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000075e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075e8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            41035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41035000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000075ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075ec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [41045000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000075f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075f0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            41055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41055000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000075f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075f4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [41065000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000075f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000075f8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            41075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [41075000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            41085000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            41115000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41115000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007600, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007600
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            41125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41125000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007604, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007604
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [41135000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007608, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007608
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            41145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41145000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000760c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000760c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [41155000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007610, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007610
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            41165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41165000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007614, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007614
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [41175000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007618, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007618
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            41185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41185000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000761c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000761c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [41195000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007620, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007620
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            41205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41205000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007624, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007624
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [41215000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007628, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007628
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            41225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41225000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000762c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000762c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [41235000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007630, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007630
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            41245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41245000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007634, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007634
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [41255000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007638, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007638
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            41265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [41265000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            41275000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            41305000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41305000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007640, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007640
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            41315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41315000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007644, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007644
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [41325000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007648, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007648
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            41335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41335000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000764c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000764c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [41345000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007650, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007650
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            41355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41355000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007654, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007654
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [41365000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007658, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007658
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            41375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41375000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000765c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000765c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [41385000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007660, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007660
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            41395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41395000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007664, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007664
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [41405000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007668, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007668
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            41415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41415000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000766c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000766c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [41425000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007670, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007670
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            41435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41435000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007674, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007674
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [41445000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007678, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007678
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            41455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [41455000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            41465000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41485000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            41495000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41495000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007680, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007680
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            41505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41505000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007684, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007684
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [41515000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007688, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007688
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            41525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41525000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000768c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000768c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [41535000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007690, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007690
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            41545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41545000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007694, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007694
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [41555000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007698, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007698
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            41565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41565000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000769c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000769c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [41575000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000076a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076a0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            41585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41585000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000076a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076a4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [41595000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000076a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076a8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            41605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41605000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000076ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076ac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [41615000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000076b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076b0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            41625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41625000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000076b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076b4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [41635000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000076b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076b8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            41645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [41645000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            41655000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41675000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            41685000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41685000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000076c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076c0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            41695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41695000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000076c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076c4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [41705000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000076c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076c8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            41715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41715000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000076cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076cc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [41725000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000076d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076d0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            41735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41735000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000076d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076d4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [41745000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000076d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076d8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            41755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41755000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000076dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076dc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [41765000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000076e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076e0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            41775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41775000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000076e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076e4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [41785000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000076e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076e8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            41795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41795000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000076ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076ec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [41805000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000076f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076f0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            41815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41815000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000076f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076f4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [41825000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000076f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000076f8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            41835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [41835000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            41845000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            41865000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            41875000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41875000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007700, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007700
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            41885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41885000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007704, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007704
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [41895000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007708, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007708
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            41905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41905000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000770c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000770c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [41915000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007710, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007710
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            41925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41925000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007714, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007714
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [41935000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007718, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007718
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            41945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41945000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000771c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000771c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [41955000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007720, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007720
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            41965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41965000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007724, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007724
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [41975000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007728, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [41985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007728
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            41985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [41985000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000772c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            41995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [41995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000772c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [41995000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007730, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007730
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            42005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42005000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007734, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007734
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [42015000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007738, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007738
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            42025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [42025000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            42035000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42055000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            42065000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42065000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007740, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007740
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            42075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42075000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007744, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007744
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [42085000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007748, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007748
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            42095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42095000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000774c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000774c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [42105000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007750, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007750
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            42115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42115000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007754, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007754
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [42125000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007758, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007758
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            42135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42135000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000775c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000775c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [42145000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007760, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007760
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            42155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42155000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007764, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007764
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [42165000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007768, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007768
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            42175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42175000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000776c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000776c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [42185000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007770, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007770
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            42195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42195000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007774, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007774
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [42205000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007778, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007778
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            42215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [42215000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            42225000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            42255000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42255000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007780, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007780
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            42265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42265000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007784, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007784
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [42275000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007788, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007788
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            42285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42285000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000778c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000778c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [42295000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007790, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007790
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            42305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42305000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007794, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007794
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [42315000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007798, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007798
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            42325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42325000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000779c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000779c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [42335000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000077a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077a0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            42345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42345000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000077a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077a4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [42355000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000077a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077a8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            42365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42365000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000077ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077ac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [42375000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000077b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077b0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            42385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42385000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000077b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077b4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [42395000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000077b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077b8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            42405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [42405000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            42415000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            42445000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42445000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000077c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077c0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            42455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42455000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000077c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077c4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [42465000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000077c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077c8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            42475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42475000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000077cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077cc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [42485000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000077d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077d0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            42495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42495000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000077d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077d4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [42505000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000077d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077d8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            42515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42515000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000077dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077dc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [42525000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000077e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077e0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            42535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42535000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000077e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077e4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [42545000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000077e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077e8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            42555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42555000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000077ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077ec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [42565000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000077f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077f0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            42575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42575000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000077f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077f4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [42585000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000077f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000077f8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            42595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [42595000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            42605000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            42635000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42635000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007800, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007800
#   => CLAUSE write: sub-addr=0x7f8, data=0x00000000
# [MC W-FSM] state=2, time=            42645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42645000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007804, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007804
#   => CLAUSE write: sub-addr=0x000, data=0x00000000
# [MC W-FSM] In WDATA
# [42655000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007808, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[4] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007808
#   => CLAUSE write: sub-addr=0x004, data=0x00000000
# [MC W-FSM] state=2, time=            42665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42665000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000780c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[8] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000780c
#   => CLAUSE write: sub-addr=0x008, data=0x00000000
# [MC W-FSM] In WDATA
# [42675000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007810, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[12] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007810
#   => CLAUSE write: sub-addr=0x00c, data=0x00000000
# [MC W-FSM] state=2, time=            42685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42685000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007814, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[16] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007814
#   => CLAUSE write: sub-addr=0x010, data=0x00000000
# [MC W-FSM] In WDATA
# [42695000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007818, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[20] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007818
#   => CLAUSE write: sub-addr=0x014, data=0x00000000
# [MC W-FSM] state=2, time=            42705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42705000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000781c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[24] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000781c
#   => CLAUSE write: sub-addr=0x018, data=0x00000000
# [MC W-FSM] In WDATA
# [42715000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007820, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[28] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007820
#   => CLAUSE write: sub-addr=0x01c, data=0x00000000
# [MC W-FSM] state=2, time=            42725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42725000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007824, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[32] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007824
#   => CLAUSE write: sub-addr=0x020, data=0x00000000
# [MC W-FSM] In WDATA
# [42735000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007828, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[36] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007828
#   => CLAUSE write: sub-addr=0x024, data=0x00000000
# [MC W-FSM] state=2, time=            42745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42745000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000782c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[40] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000782c
#   => CLAUSE write: sub-addr=0x028, data=0x00000000
# [MC W-FSM] In WDATA
# [42755000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007830, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[44] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007830
#   => CLAUSE write: sub-addr=0x02c, data=0x00000000
# [MC W-FSM] state=2, time=            42765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42765000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007834, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[48] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007834
#   => CLAUSE write: sub-addr=0x030, data=0x00000000
# [MC W-FSM] In WDATA
# [42775000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007838, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[52] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007838
#   => CLAUSE write: sub-addr=0x034, data=0x00000000
# [MC W-FSM] state=2, time=            42785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [42785000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[56] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            42795000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            42825000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42825000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007840, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007840
#   => CLAUSE write: sub-addr=0x038, data=0x00000000
# [MC W-FSM] state=2, time=            42835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42835000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007844, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[64] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007844
#   => CLAUSE write: sub-addr=0x040, data=0x00000000
# [MC W-FSM] In WDATA
# [42845000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007848, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[68] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007848
#   => CLAUSE write: sub-addr=0x044, data=0x00000000
# [MC W-FSM] state=2, time=            42855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42855000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000784c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[72] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000784c
#   => CLAUSE write: sub-addr=0x048, data=0x00000000
# [MC W-FSM] In WDATA
# [42865000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007850, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[76] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007850
#   => CLAUSE write: sub-addr=0x04c, data=0x00000000
# [MC W-FSM] state=2, time=            42875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42875000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007854, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[80] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007854
#   => CLAUSE write: sub-addr=0x050, data=0x00000000
# [MC W-FSM] In WDATA
# [42885000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007858, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[84] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007858
#   => CLAUSE write: sub-addr=0x054, data=0x00000000
# [MC W-FSM] state=2, time=            42895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42895000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000785c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[88] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000785c
#   => CLAUSE write: sub-addr=0x058, data=0x00000000
# [MC W-FSM] In WDATA
# [42905000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007860, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[92] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007860
#   => CLAUSE write: sub-addr=0x05c, data=0x00000000
# [MC W-FSM] state=2, time=            42915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42915000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007864, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[96] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007864
#   => CLAUSE write: sub-addr=0x060, data=0x00000000
# [MC W-FSM] In WDATA
# [42925000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007868, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007868
#   => CLAUSE write: sub-addr=0x064, data=0x00000000
# [MC W-FSM] state=2, time=            42935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42935000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000786c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000786c
#   => CLAUSE write: sub-addr=0x068, data=0x00000000
# [MC W-FSM] In WDATA
# [42945000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007870, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007870
#   => CLAUSE write: sub-addr=0x06c, data=0x00000000
# [MC W-FSM] state=2, time=            42955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [42955000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007874, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            42965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [42965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007874
#   => CLAUSE write: sub-addr=0x070, data=0x00000000
# [MC W-FSM] In WDATA
# [42965000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007878, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [42975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007878
#   => CLAUSE write: sub-addr=0x074, data=0x00000000
# [MC W-FSM] state=2, time=            42975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [42975000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            42985000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            42995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            43015000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43015000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007880, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007880
#   => CLAUSE write: sub-addr=0x078, data=0x00000000
# [MC W-FSM] state=2, time=            43025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43025000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007884, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007884
#   => CLAUSE write: sub-addr=0x080, data=0x00000000
# [MC W-FSM] In WDATA
# [43035000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007888, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007888
#   => CLAUSE write: sub-addr=0x084, data=0x00000000
# [MC W-FSM] state=2, time=            43045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43045000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000788c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000788c
#   => CLAUSE write: sub-addr=0x088, data=0x00000000
# [MC W-FSM] In WDATA
# [43055000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007890, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007890
#   => CLAUSE write: sub-addr=0x08c, data=0x00000000
# [MC W-FSM] state=2, time=            43065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43065000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007894, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007894
#   => CLAUSE write: sub-addr=0x090, data=0x00000000
# [MC W-FSM] In WDATA
# [43075000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007898, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[148] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007898
#   => CLAUSE write: sub-addr=0x094, data=0x00000000
# [MC W-FSM] state=2, time=            43085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43085000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000789c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000789c
#   => CLAUSE write: sub-addr=0x098, data=0x00000000
# [MC W-FSM] In WDATA
# [43095000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000078a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078a0
#   => CLAUSE write: sub-addr=0x09c, data=0x00000000
# [MC W-FSM] state=2, time=            43105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43105000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000078a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078a4
#   => CLAUSE write: sub-addr=0x0a0, data=0x00000000
# [MC W-FSM] In WDATA
# [43115000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000078a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078a8
#   => CLAUSE write: sub-addr=0x0a4, data=0x00000000
# [MC W-FSM] state=2, time=            43125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43125000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000078ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078ac
#   => CLAUSE write: sub-addr=0x0a8, data=0x00000000
# [MC W-FSM] In WDATA
# [43135000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000078b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078b0
#   => CLAUSE write: sub-addr=0x0ac, data=0x00000000
# [MC W-FSM] state=2, time=            43145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43145000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000078b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078b4
#   => CLAUSE write: sub-addr=0x0b0, data=0x00000000
# [MC W-FSM] In WDATA
# [43155000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000078b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078b8
#   => CLAUSE write: sub-addr=0x0b4, data=0x00000000
# [MC W-FSM] state=2, time=            43165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [43165000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            43175000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            43205000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43205000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000078c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078c0
#   => CLAUSE write: sub-addr=0x0b8, data=0x00000000
# [MC W-FSM] state=2, time=            43215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43215000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000078c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078c4
#   => CLAUSE write: sub-addr=0x0c0, data=0x00000000
# [MC W-FSM] In WDATA
# [43225000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000078c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078c8
#   => CLAUSE write: sub-addr=0x0c4, data=0x00000000
# [MC W-FSM] state=2, time=            43235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43235000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000078cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078cc
#   => CLAUSE write: sub-addr=0x0c8, data=0x00000000
# [MC W-FSM] In WDATA
# [43245000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000078d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078d0
#   => CLAUSE write: sub-addr=0x0cc, data=0x00000000
# [MC W-FSM] state=2, time=            43255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43255000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000078d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078d4
#   => CLAUSE write: sub-addr=0x0d0, data=0x00000000
# [MC W-FSM] In WDATA
# [43265000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000078d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[212] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078d8
#   => CLAUSE write: sub-addr=0x0d4, data=0x00000000
# [MC W-FSM] state=2, time=            43275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43275000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000078dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078dc
#   => CLAUSE write: sub-addr=0x0d8, data=0x00000000
# [MC W-FSM] In WDATA
# [43285000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000078e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078e0
#   => CLAUSE write: sub-addr=0x0dc, data=0x00000000
# [MC W-FSM] state=2, time=            43295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43295000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000078e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078e4
#   => CLAUSE write: sub-addr=0x0e0, data=0x00000000
# [MC W-FSM] In WDATA
# [43305000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000078e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078e8
#   => CLAUSE write: sub-addr=0x0e4, data=0x00000000
# [MC W-FSM] state=2, time=            43315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43315000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000078ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078ec
#   => CLAUSE write: sub-addr=0x0e8, data=0x00000000
# [MC W-FSM] In WDATA
# [43325000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000078f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078f0
#   => CLAUSE write: sub-addr=0x0ec, data=0x00000000
# [MC W-FSM] state=2, time=            43335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43335000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000078f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078f4
#   => CLAUSE write: sub-addr=0x0f0, data=0x00000000
# [MC W-FSM] In WDATA
# [43345000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000078f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000078f8
#   => CLAUSE write: sub-addr=0x0f4, data=0x00000000
# [MC W-FSM] state=2, time=            43355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [43355000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            43365000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            43395000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43395000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007900, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007900
#   => CLAUSE write: sub-addr=0x0f8, data=0x00000000
# [MC W-FSM] state=2, time=            43405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43405000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007904, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007904
#   => CLAUSE write: sub-addr=0x100, data=0x00000000
# [MC W-FSM] In WDATA
# [43415000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007908, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007908
#   => CLAUSE write: sub-addr=0x104, data=0x00000000
# [MC W-FSM] state=2, time=            43425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43425000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000790c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000790c
#   => CLAUSE write: sub-addr=0x108, data=0x00000000
# [MC W-FSM] In WDATA
# [43435000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007910, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007910
#   => CLAUSE write: sub-addr=0x10c, data=0x00000000
# [MC W-FSM] state=2, time=            43445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43445000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007914, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007914
#   => CLAUSE write: sub-addr=0x110, data=0x00000000
# [MC W-FSM] In WDATA
# [43455000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007918, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[276] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007918
#   => CLAUSE write: sub-addr=0x114, data=0x00000000
# [MC W-FSM] state=2, time=            43465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43465000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000791c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000791c
#   => CLAUSE write: sub-addr=0x118, data=0x00000000
# [MC W-FSM] In WDATA
# [43475000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007920, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007920
#   => CLAUSE write: sub-addr=0x11c, data=0x00000000
# [MC W-FSM] state=2, time=            43485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43485000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007924, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007924
#   => CLAUSE write: sub-addr=0x120, data=0x00000000
# [MC W-FSM] In WDATA
# [43495000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007928, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007928
#   => CLAUSE write: sub-addr=0x124, data=0x00000000
# [MC W-FSM] state=2, time=            43505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43505000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000792c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000792c
#   => CLAUSE write: sub-addr=0x128, data=0x00000000
# [MC W-FSM] In WDATA
# [43515000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007930, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007930
#   => CLAUSE write: sub-addr=0x12c, data=0x00000000
# [MC W-FSM] state=2, time=            43525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43525000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007934, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007934
#   => CLAUSE write: sub-addr=0x130, data=0x00000000
# [MC W-FSM] In WDATA
# [43535000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007938, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007938
#   => CLAUSE write: sub-addr=0x134, data=0x00000000
# [MC W-FSM] state=2, time=            43545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [43545000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            43555000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            43585000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43585000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007940, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007940
#   => CLAUSE write: sub-addr=0x138, data=0x00000000
# [MC W-FSM] state=2, time=            43595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43595000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007944, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007944
#   => CLAUSE write: sub-addr=0x140, data=0x00000000
# [MC W-FSM] In WDATA
# [43605000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007948, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007948
#   => CLAUSE write: sub-addr=0x144, data=0x00000000
# [MC W-FSM] state=2, time=            43615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43615000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000794c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000794c
#   => CLAUSE write: sub-addr=0x148, data=0x00000000
# [MC W-FSM] In WDATA
# [43625000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007950, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007950
#   => CLAUSE write: sub-addr=0x14c, data=0x00000000
# [MC W-FSM] state=2, time=            43635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43635000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007954, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007954
#   => CLAUSE write: sub-addr=0x150, data=0x00000000
# [MC W-FSM] In WDATA
# [43645000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007958, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[340] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007958
#   => CLAUSE write: sub-addr=0x154, data=0x00000000
# [MC W-FSM] state=2, time=            43655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43655000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000795c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000795c
#   => CLAUSE write: sub-addr=0x158, data=0x00000000
# [MC W-FSM] In WDATA
# [43665000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007960, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007960
#   => CLAUSE write: sub-addr=0x15c, data=0x00000000
# [MC W-FSM] state=2, time=            43675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43675000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007964, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007964
#   => CLAUSE write: sub-addr=0x160, data=0x00000000
# [MC W-FSM] In WDATA
# [43685000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007968, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007968
#   => CLAUSE write: sub-addr=0x164, data=0x00000000
# [MC W-FSM] state=2, time=            43695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43695000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x0000796c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000796c
#   => CLAUSE write: sub-addr=0x168, data=0x00000000
# [MC W-FSM] In WDATA
# [43705000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007970, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007970
#   => CLAUSE write: sub-addr=0x16c, data=0x00000000
# [MC W-FSM] state=2, time=            43715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43715000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007974, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007974
#   => CLAUSE write: sub-addr=0x170, data=0x00000000
# [MC W-FSM] In WDATA
# [43725000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007978, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007978
#   => CLAUSE write: sub-addr=0x174, data=0x00000000
# [MC W-FSM] state=2, time=            43735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [43735000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            43745000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            43775000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43775000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007980, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007980
#   => CLAUSE write: sub-addr=0x178, data=0x00000000
# [MC W-FSM] state=2, time=            43785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43785000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007984, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007984
#   => CLAUSE write: sub-addr=0x180, data=0x00000000
# [MC W-FSM] In WDATA
# [43795000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007988, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007988
#   => CLAUSE write: sub-addr=0x184, data=0x00000000
# [MC W-FSM] state=2, time=            43805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43805000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x0000798c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000798c
#   => CLAUSE write: sub-addr=0x188, data=0x00000000
# [MC W-FSM] In WDATA
# [43815000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007990, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007990
#   => CLAUSE write: sub-addr=0x18c, data=0x00000000
# [MC W-FSM] state=2, time=            43825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43825000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007994, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007994
#   => CLAUSE write: sub-addr=0x190, data=0x00000000
# [MC W-FSM] In WDATA
# [43835000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007998, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[404] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007998
#   => CLAUSE write: sub-addr=0x194, data=0x00000000
# [MC W-FSM] state=2, time=            43845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43845000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x0000799c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x0000799c
#   => CLAUSE write: sub-addr=0x198, data=0x00000000
# [MC W-FSM] In WDATA
# [43855000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000079a0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079a0
#   => CLAUSE write: sub-addr=0x19c, data=0x00000000
# [MC W-FSM] state=2, time=            43865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43865000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000079a4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079a4
#   => CLAUSE write: sub-addr=0x1a0, data=0x00000000
# [MC W-FSM] In WDATA
# [43875000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000079a8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079a8
#   => CLAUSE write: sub-addr=0x1a4, data=0x00000000
# [MC W-FSM] state=2, time=            43885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43885000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000079ac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079ac
#   => CLAUSE write: sub-addr=0x1a8, data=0x00000000
# [MC W-FSM] In WDATA
# [43895000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000079b0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079b0
#   => CLAUSE write: sub-addr=0x1ac, data=0x00000000
# [MC W-FSM] state=2, time=            43905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43905000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000079b4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079b4
#   => CLAUSE write: sub-addr=0x1b0, data=0x00000000
# [MC W-FSM] In WDATA
# [43915000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000079b8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079b8
#   => CLAUSE write: sub-addr=0x1b4, data=0x00000000
# [MC W-FSM] state=2, time=            43925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [43925000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            43935000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            43955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            43965000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43965000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x000079c0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079c0
#   => CLAUSE write: sub-addr=0x1b8, data=0x00000000
# [MC W-FSM] state=2, time=            43975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43975000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x000079c4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            43985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [43985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079c4
#   => CLAUSE write: sub-addr=0x1c0, data=0x00000000
# [MC W-FSM] In WDATA
# [43985000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x000079c8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [43995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079c8
#   => CLAUSE write: sub-addr=0x1c4, data=0x00000000
# [MC W-FSM] state=2, time=            43995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [43995000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x000079cc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079cc
#   => CLAUSE write: sub-addr=0x1c8, data=0x00000000
# [MC W-FSM] In WDATA
# [44005000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x000079d0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079d0
#   => CLAUSE write: sub-addr=0x1cc, data=0x00000000
# [MC W-FSM] state=2, time=            44015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44015000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x000079d4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079d4
#   => CLAUSE write: sub-addr=0x1d0, data=0x00000000
# [MC W-FSM] In WDATA
# [44025000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x000079d8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[468] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079d8
#   => CLAUSE write: sub-addr=0x1d4, data=0x00000000
# [MC W-FSM] state=2, time=            44035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44035000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x000079dc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079dc
#   => CLAUSE write: sub-addr=0x1d8, data=0x00000000
# [MC W-FSM] In WDATA
# [44045000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x000079e0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079e0
#   => CLAUSE write: sub-addr=0x1dc, data=0x00000000
# [MC W-FSM] state=2, time=            44055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44055000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x000079e4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079e4
#   => CLAUSE write: sub-addr=0x1e0, data=0x00000000
# [MC W-FSM] In WDATA
# [44065000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x000079e8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079e8
#   => CLAUSE write: sub-addr=0x1e4, data=0x00000000
# [MC W-FSM] state=2, time=            44075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44075000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x000079ec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079ec
#   => CLAUSE write: sub-addr=0x1e8, data=0x00000000
# [MC W-FSM] In WDATA
# [44085000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x000079f0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079f0
#   => CLAUSE write: sub-addr=0x1ec, data=0x00000000
# [MC W-FSM] state=2, time=            44095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44095000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x000079f4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079f4
#   => CLAUSE write: sub-addr=0x1f0, data=0x00000000
# [MC W-FSM] In WDATA
# [44105000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x000079f8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x000079f8
#   => CLAUSE write: sub-addr=0x1f4, data=0x00000000
# [MC W-FSM] state=2, time=            44115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [44115000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            44125000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            44155000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44155000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007a00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a00
#   => CLAUSE write: sub-addr=0x1f8, data=0x00000000
# [MC W-FSM] state=2, time=            44165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44165000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007a04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a04
#   => CLAUSE write: sub-addr=0x200, data=0x00000000
# [MC W-FSM] In WDATA
# [44175000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007a08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a08
#   => CLAUSE write: sub-addr=0x204, data=0x00000000
# [MC W-FSM] state=2, time=            44185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44185000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007a0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a0c
#   => CLAUSE write: sub-addr=0x208, data=0x00000000
# [MC W-FSM] In WDATA
# [44195000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007a10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a10
#   => CLAUSE write: sub-addr=0x20c, data=0x00000000
# [MC W-FSM] state=2, time=            44205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44205000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007a14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a14
#   => CLAUSE write: sub-addr=0x210, data=0x00000000
# [MC W-FSM] In WDATA
# [44215000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007a18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[532] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a18
#   => CLAUSE write: sub-addr=0x214, data=0x00000000
# [MC W-FSM] state=2, time=            44225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44225000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007a1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a1c
#   => CLAUSE write: sub-addr=0x218, data=0x00000000
# [MC W-FSM] In WDATA
# [44235000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007a20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a20
#   => CLAUSE write: sub-addr=0x21c, data=0x00000000
# [MC W-FSM] state=2, time=            44245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44245000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007a24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a24
#   => CLAUSE write: sub-addr=0x220, data=0x00000000
# [MC W-FSM] In WDATA
# [44255000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007a28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a28
#   => CLAUSE write: sub-addr=0x224, data=0x00000000
# [MC W-FSM] state=2, time=            44265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44265000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007a2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a2c
#   => CLAUSE write: sub-addr=0x228, data=0x00000000
# [MC W-FSM] In WDATA
# [44275000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007a30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a30
#   => CLAUSE write: sub-addr=0x22c, data=0x00000000
# [MC W-FSM] state=2, time=            44285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44285000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007a34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a34
#   => CLAUSE write: sub-addr=0x230, data=0x00000000
# [MC W-FSM] In WDATA
# [44295000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007a38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a38
#   => CLAUSE write: sub-addr=0x234, data=0x00000000
# [MC W-FSM] state=2, time=            44305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [44305000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            44315000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            44345000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44345000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007a40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a40
#   => CLAUSE write: sub-addr=0x238, data=0x00000000
# [MC W-FSM] state=2, time=            44355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44355000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007a44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a44
#   => CLAUSE write: sub-addr=0x240, data=0x00000000
# [MC W-FSM] In WDATA
# [44365000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007a48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a48
#   => CLAUSE write: sub-addr=0x244, data=0x00000000
# [MC W-FSM] state=2, time=            44375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44375000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007a4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a4c
#   => CLAUSE write: sub-addr=0x248, data=0x00000000
# [MC W-FSM] In WDATA
# [44385000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007a50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a50
#   => CLAUSE write: sub-addr=0x24c, data=0x00000000
# [MC W-FSM] state=2, time=            44395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44395000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007a54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a54
#   => CLAUSE write: sub-addr=0x250, data=0x00000000
# [MC W-FSM] In WDATA
# [44405000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007a58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[596] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a58
#   => CLAUSE write: sub-addr=0x254, data=0x00000000
# [MC W-FSM] state=2, time=            44415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44415000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007a5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a5c
#   => CLAUSE write: sub-addr=0x258, data=0x00000000
# [MC W-FSM] In WDATA
# [44425000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007a60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a60
#   => CLAUSE write: sub-addr=0x25c, data=0x00000000
# [MC W-FSM] state=2, time=            44435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44435000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007a64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a64
#   => CLAUSE write: sub-addr=0x260, data=0x00000000
# [MC W-FSM] In WDATA
# [44445000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007a68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a68
#   => CLAUSE write: sub-addr=0x264, data=0x00000000
# [MC W-FSM] state=2, time=            44455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44455000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007a6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a6c
#   => CLAUSE write: sub-addr=0x268, data=0x00000000
# [MC W-FSM] In WDATA
# [44465000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007a70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a70
#   => CLAUSE write: sub-addr=0x26c, data=0x00000000
# [MC W-FSM] state=2, time=            44475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44475000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007a74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a74
#   => CLAUSE write: sub-addr=0x270, data=0x00000000
# [MC W-FSM] In WDATA
# [44485000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007a78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a78
#   => CLAUSE write: sub-addr=0x274, data=0x00000000
# [MC W-FSM] state=2, time=            44495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [44495000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            44505000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            44535000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44535000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007a80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a80
#   => CLAUSE write: sub-addr=0x278, data=0x00000000
# [MC W-FSM] state=2, time=            44545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44545000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007a84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a84
#   => CLAUSE write: sub-addr=0x280, data=0x00000000
# [MC W-FSM] In WDATA
# [44555000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007a88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a88
#   => CLAUSE write: sub-addr=0x284, data=0x00000000
# [MC W-FSM] state=2, time=            44565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44565000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007a8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a8c
#   => CLAUSE write: sub-addr=0x288, data=0x00000000
# [MC W-FSM] In WDATA
# [44575000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007a90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a90
#   => CLAUSE write: sub-addr=0x28c, data=0x00000000
# [MC W-FSM] state=2, time=            44585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44585000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007a94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a94
#   => CLAUSE write: sub-addr=0x290, data=0x00000000
# [MC W-FSM] In WDATA
# [44595000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007a98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[660] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a98
#   => CLAUSE write: sub-addr=0x294, data=0x00000000
# [MC W-FSM] state=2, time=            44605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44605000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007a9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007a9c
#   => CLAUSE write: sub-addr=0x298, data=0x00000000
# [MC W-FSM] In WDATA
# [44615000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007aa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007aa0
#   => CLAUSE write: sub-addr=0x29c, data=0x00000000
# [MC W-FSM] state=2, time=            44625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44625000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007aa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007aa4
#   => CLAUSE write: sub-addr=0x2a0, data=0x00000000
# [MC W-FSM] In WDATA
# [44635000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007aa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007aa8
#   => CLAUSE write: sub-addr=0x2a4, data=0x00000000
# [MC W-FSM] state=2, time=            44645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44645000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007aac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007aac
#   => CLAUSE write: sub-addr=0x2a8, data=0x00000000
# [MC W-FSM] In WDATA
# [44655000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007ab0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ab0
#   => CLAUSE write: sub-addr=0x2ac, data=0x00000000
# [MC W-FSM] state=2, time=            44665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44665000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007ab4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ab4
#   => CLAUSE write: sub-addr=0x2b0, data=0x00000000
# [MC W-FSM] In WDATA
# [44675000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007ab8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ab8
#   => CLAUSE write: sub-addr=0x2b4, data=0x00000000
# [MC W-FSM] state=2, time=            44685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [44685000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            44695000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44705000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            44725000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44725000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007ac0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ac0
#   => CLAUSE write: sub-addr=0x2b8, data=0x00000000
# [MC W-FSM] state=2, time=            44735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44735000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007ac4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ac4
#   => CLAUSE write: sub-addr=0x2c0, data=0x00000000
# [MC W-FSM] In WDATA
# [44745000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007ac8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ac8
#   => CLAUSE write: sub-addr=0x2c4, data=0x00000000
# [MC W-FSM] state=2, time=            44755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44755000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007acc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007acc
#   => CLAUSE write: sub-addr=0x2c8, data=0x00000000
# [MC W-FSM] In WDATA
# [44765000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007ad0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ad0
#   => CLAUSE write: sub-addr=0x2cc, data=0x00000000
# [MC W-FSM] state=2, time=            44775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44775000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007ad4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ad4
#   => CLAUSE write: sub-addr=0x2d0, data=0x00000000
# [MC W-FSM] In WDATA
# [44785000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007ad8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[724] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ad8
#   => CLAUSE write: sub-addr=0x2d4, data=0x00000000
# [MC W-FSM] state=2, time=            44795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44795000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007adc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007adc
#   => CLAUSE write: sub-addr=0x2d8, data=0x00000000
# [MC W-FSM] In WDATA
# [44805000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007ae0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ae0
#   => CLAUSE write: sub-addr=0x2dc, data=0x00000000
# [MC W-FSM] state=2, time=            44815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44815000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007ae4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ae4
#   => CLAUSE write: sub-addr=0x2e0, data=0x00000000
# [MC W-FSM] In WDATA
# [44825000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007ae8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ae8
#   => CLAUSE write: sub-addr=0x2e4, data=0x00000000
# [MC W-FSM] state=2, time=            44835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44835000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007aec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007aec
#   => CLAUSE write: sub-addr=0x2e8, data=0x00000000
# [MC W-FSM] In WDATA
# [44845000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007af0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007af0
#   => CLAUSE write: sub-addr=0x2ec, data=0x00000000
# [MC W-FSM] state=2, time=            44855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44855000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007af4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007af4
#   => CLAUSE write: sub-addr=0x2f0, data=0x00000000
# [MC W-FSM] In WDATA
# [44865000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007af8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007af8
#   => CLAUSE write: sub-addr=0x2f4, data=0x00000000
# [MC W-FSM] state=2, time=            44875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [44875000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            44885000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44895000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            44905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            44915000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44915000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007b00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b00
#   => CLAUSE write: sub-addr=0x2f8, data=0x00000000
# [MC W-FSM] state=2, time=            44925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44925000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007b04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b04
#   => CLAUSE write: sub-addr=0x300, data=0x00000000
# [MC W-FSM] In WDATA
# [44935000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007b08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b08
#   => CLAUSE write: sub-addr=0x304, data=0x00000000
# [MC W-FSM] state=2, time=            44945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44945000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007b0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b0c
#   => CLAUSE write: sub-addr=0x308, data=0x00000000
# [MC W-FSM] In WDATA
# [44955000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007b10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b10
#   => CLAUSE write: sub-addr=0x30c, data=0x00000000
# [MC W-FSM] state=2, time=            44965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44965000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007b14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b14
#   => CLAUSE write: sub-addr=0x310, data=0x00000000
# [MC W-FSM] In WDATA
# [44975000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007b18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[788] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [44985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b18
#   => CLAUSE write: sub-addr=0x314, data=0x00000000
# [MC W-FSM] state=2, time=            44985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [44985000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007b1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            44995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [44995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b1c
#   => CLAUSE write: sub-addr=0x318, data=0x00000000
# [MC W-FSM] In WDATA
# [44995000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007b20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b20
#   => CLAUSE write: sub-addr=0x31c, data=0x00000000
# [MC W-FSM] state=2, time=            45005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45005000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007b24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b24
#   => CLAUSE write: sub-addr=0x320, data=0x00000000
# [MC W-FSM] In WDATA
# [45015000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007b28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b28
#   => CLAUSE write: sub-addr=0x324, data=0x00000000
# [MC W-FSM] state=2, time=            45025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45025000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007b2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b2c
#   => CLAUSE write: sub-addr=0x328, data=0x00000000
# [MC W-FSM] In WDATA
# [45035000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007b30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b30
#   => CLAUSE write: sub-addr=0x32c, data=0x00000000
# [MC W-FSM] state=2, time=            45045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45045000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007b34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b34
#   => CLAUSE write: sub-addr=0x330, data=0x00000000
# [MC W-FSM] In WDATA
# [45055000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007b38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b38
#   => CLAUSE write: sub-addr=0x334, data=0x00000000
# [MC W-FSM] state=2, time=            45065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [45065000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            45075000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45085000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            45105000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45105000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007b40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b40
#   => CLAUSE write: sub-addr=0x338, data=0x00000000
# [MC W-FSM] state=2, time=            45115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45115000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007b44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b44
#   => CLAUSE write: sub-addr=0x340, data=0x00000000
# [MC W-FSM] In WDATA
# [45125000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007b48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b48
#   => CLAUSE write: sub-addr=0x344, data=0x00000000
# [MC W-FSM] state=2, time=            45135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45135000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007b4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b4c
#   => CLAUSE write: sub-addr=0x348, data=0x00000000
# [MC W-FSM] In WDATA
# [45145000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007b50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b50
#   => CLAUSE write: sub-addr=0x34c, data=0x00000000
# [MC W-FSM] state=2, time=            45155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45155000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007b54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b54
#   => CLAUSE write: sub-addr=0x350, data=0x00000000
# [MC W-FSM] In WDATA
# [45165000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007b58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[852] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b58
#   => CLAUSE write: sub-addr=0x354, data=0x00000000
# [MC W-FSM] state=2, time=            45175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45175000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007b5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b5c
#   => CLAUSE write: sub-addr=0x358, data=0x00000000
# [MC W-FSM] In WDATA
# [45185000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007b60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b60
#   => CLAUSE write: sub-addr=0x35c, data=0x00000000
# [MC W-FSM] state=2, time=            45195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45195000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007b64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b64
#   => CLAUSE write: sub-addr=0x360, data=0x00000000
# [MC W-FSM] In WDATA
# [45205000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007b68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b68
#   => CLAUSE write: sub-addr=0x364, data=0x00000000
# [MC W-FSM] state=2, time=            45215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45215000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007b6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b6c
#   => CLAUSE write: sub-addr=0x368, data=0x00000000
# [MC W-FSM] In WDATA
# [45225000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007b70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b70
#   => CLAUSE write: sub-addr=0x36c, data=0x00000000
# [MC W-FSM] state=2, time=            45235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45235000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007b74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b74
#   => CLAUSE write: sub-addr=0x370, data=0x00000000
# [MC W-FSM] In WDATA
# [45245000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007b78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b78
#   => CLAUSE write: sub-addr=0x374, data=0x00000000
# [MC W-FSM] state=2, time=            45255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [45255000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            45265000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            45295000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45295000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007b80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b80
#   => CLAUSE write: sub-addr=0x378, data=0x00000000
# [MC W-FSM] state=2, time=            45305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45305000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007b84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b84
#   => CLAUSE write: sub-addr=0x380, data=0x00000000
# [MC W-FSM] In WDATA
# [45315000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007b88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b88
#   => CLAUSE write: sub-addr=0x384, data=0x00000000
# [MC W-FSM] state=2, time=            45325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45325000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007b8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b8c
#   => CLAUSE write: sub-addr=0x388, data=0x00000000
# [MC W-FSM] In WDATA
# [45335000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007b90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b90
#   => CLAUSE write: sub-addr=0x38c, data=0x00000000
# [MC W-FSM] state=2, time=            45345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45345000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007b94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b94
#   => CLAUSE write: sub-addr=0x390, data=0x00000000
# [MC W-FSM] In WDATA
# [45355000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007b98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[916] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b98
#   => CLAUSE write: sub-addr=0x394, data=0x00000000
# [MC W-FSM] state=2, time=            45365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45365000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007b9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007b9c
#   => CLAUSE write: sub-addr=0x398, data=0x00000000
# [MC W-FSM] In WDATA
# [45375000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007ba0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ba0
#   => CLAUSE write: sub-addr=0x39c, data=0x00000000
# [MC W-FSM] state=2, time=            45385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45385000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007ba4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ba4
#   => CLAUSE write: sub-addr=0x3a0, data=0x00000000
# [MC W-FSM] In WDATA
# [45395000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007ba8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ba8
#   => CLAUSE write: sub-addr=0x3a4, data=0x00000000
# [MC W-FSM] state=2, time=            45405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45405000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007bac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bac
#   => CLAUSE write: sub-addr=0x3a8, data=0x00000000
# [MC W-FSM] In WDATA
# [45415000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007bb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bb0
#   => CLAUSE write: sub-addr=0x3ac, data=0x00000000
# [MC W-FSM] state=2, time=            45425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45425000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007bb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bb4
#   => CLAUSE write: sub-addr=0x3b0, data=0x00000000
# [MC W-FSM] In WDATA
# [45435000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007bb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bb8
#   => CLAUSE write: sub-addr=0x3b4, data=0x00000000
# [MC W-FSM] state=2, time=            45445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [45445000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            45455000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45465000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            45485000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45485000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007bc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bc0
#   => CLAUSE write: sub-addr=0x3b8, data=0x00000000
# [MC W-FSM] state=2, time=            45495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45495000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007bc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bc4
#   => CLAUSE write: sub-addr=0x3c0, data=0x00000000
# [MC W-FSM] In WDATA
# [45505000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007bc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bc8
#   => CLAUSE write: sub-addr=0x3c4, data=0x00000000
# [MC W-FSM] state=2, time=            45515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45515000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007bcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bcc
#   => CLAUSE write: sub-addr=0x3c8, data=0x00000000
# [MC W-FSM] In WDATA
# [45525000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007bd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bd0
#   => CLAUSE write: sub-addr=0x3cc, data=0x00000000
# [MC W-FSM] state=2, time=            45535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45535000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007bd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bd4
#   => CLAUSE write: sub-addr=0x3d0, data=0x00000000
# [MC W-FSM] In WDATA
# [45545000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007bd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[980] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bd8
#   => CLAUSE write: sub-addr=0x3d4, data=0x00000000
# [MC W-FSM] state=2, time=            45555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45555000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007bdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bdc
#   => CLAUSE write: sub-addr=0x3d8, data=0x00000000
# [MC W-FSM] In WDATA
# [45565000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007be0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007be0
#   => CLAUSE write: sub-addr=0x3dc, data=0x00000000
# [MC W-FSM] state=2, time=            45575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45575000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007be4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007be4
#   => CLAUSE write: sub-addr=0x3e0, data=0x00000000
# [MC W-FSM] In WDATA
# [45585000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007be8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007be8
#   => CLAUSE write: sub-addr=0x3e4, data=0x00000000
# [MC W-FSM] state=2, time=            45595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45595000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007bec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bec
#   => CLAUSE write: sub-addr=0x3e8, data=0x00000000
# [MC W-FSM] In WDATA
# [45605000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007bf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bf0
#   => CLAUSE write: sub-addr=0x3ec, data=0x00000000
# [MC W-FSM] state=2, time=            45615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45615000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007bf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bf4
#   => CLAUSE write: sub-addr=0x3f0, data=0x00000000
# [MC W-FSM] In WDATA
# [45625000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007bf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007bf8
#   => CLAUSE write: sub-addr=0x3f4, data=0x00000000
# [MC W-FSM] state=2, time=            45635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [45635000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            45645000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45655000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            45675000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45675000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007c00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c00
#   => CLAUSE write: sub-addr=0x3f8, data=0x00000000
# [MC W-FSM] state=2, time=            45685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45685000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007c04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c04
#   => CLAUSE write: sub-addr=0x400, data=0x00000000
# [MC W-FSM] In WDATA
# [45695000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007c08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c08
#   => CLAUSE write: sub-addr=0x404, data=0x00000000
# [MC W-FSM] state=2, time=            45705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45705000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007c0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c0c
#   => CLAUSE write: sub-addr=0x408, data=0x00000000
# [MC W-FSM] In WDATA
# [45715000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007c10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c10
#   => CLAUSE write: sub-addr=0x40c, data=0x00000000
# [MC W-FSM] state=2, time=            45725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45725000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007c14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c14
#   => CLAUSE write: sub-addr=0x410, data=0x00000000
# [MC W-FSM] In WDATA
# [45735000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007c18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1044] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c18
#   => CLAUSE write: sub-addr=0x414, data=0x00000000
# [MC W-FSM] state=2, time=            45745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45745000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007c1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1048] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c1c
#   => CLAUSE write: sub-addr=0x418, data=0x00000000
# [MC W-FSM] In WDATA
# [45755000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007c20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1052] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c20
#   => CLAUSE write: sub-addr=0x41c, data=0x00000000
# [MC W-FSM] state=2, time=            45765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45765000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007c24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1056] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c24
#   => CLAUSE write: sub-addr=0x420, data=0x00000000
# [MC W-FSM] In WDATA
# [45775000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007c28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1060] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c28
#   => CLAUSE write: sub-addr=0x424, data=0x00000000
# [MC W-FSM] state=2, time=            45785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45785000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007c2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1064] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c2c
#   => CLAUSE write: sub-addr=0x428, data=0x00000000
# [MC W-FSM] In WDATA
# [45795000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007c30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1068] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c30
#   => CLAUSE write: sub-addr=0x42c, data=0x00000000
# [MC W-FSM] state=2, time=            45805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45805000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007c34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1072] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c34
#   => CLAUSE write: sub-addr=0x430, data=0x00000000
# [MC W-FSM] In WDATA
# [45815000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007c38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1076] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c38
#   => CLAUSE write: sub-addr=0x434, data=0x00000000
# [MC W-FSM] state=2, time=            45825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [45825000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1080] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            45835000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45845000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            45855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            45865000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45865000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007c40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c40
#   => CLAUSE write: sub-addr=0x438, data=0x00000000
# [MC W-FSM] state=2, time=            45875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45875000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007c44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1088] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c44
#   => CLAUSE write: sub-addr=0x440, data=0x00000000
# [MC W-FSM] In WDATA
# [45885000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007c48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1092] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c48
#   => CLAUSE write: sub-addr=0x444, data=0x00000000
# [MC W-FSM] state=2, time=            45895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45895000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007c4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1096] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c4c
#   => CLAUSE write: sub-addr=0x448, data=0x00000000
# [MC W-FSM] In WDATA
# [45905000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007c50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1100] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c50
#   => CLAUSE write: sub-addr=0x44c, data=0x00000000
# [MC W-FSM] state=2, time=            45915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45915000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007c54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1104] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c54
#   => CLAUSE write: sub-addr=0x450, data=0x00000000
# [MC W-FSM] In WDATA
# [45925000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007c58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1108] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c58
#   => CLAUSE write: sub-addr=0x454, data=0x00000000
# [MC W-FSM] state=2, time=            45935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45935000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007c5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1112] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c5c
#   => CLAUSE write: sub-addr=0x458, data=0x00000000
# [MC W-FSM] In WDATA
# [45945000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007c60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1116] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c60
#   => CLAUSE write: sub-addr=0x45c, data=0x00000000
# [MC W-FSM] state=2, time=            45955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45955000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007c64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1120] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c64
#   => CLAUSE write: sub-addr=0x460, data=0x00000000
# [MC W-FSM] In WDATA
# [45965000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007c68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1124] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c68
#   => CLAUSE write: sub-addr=0x464, data=0x00000000
# [MC W-FSM] state=2, time=            45975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45975000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007c6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1128] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            45985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [45985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c6c
#   => CLAUSE write: sub-addr=0x468, data=0x00000000
# [MC W-FSM] In WDATA
# [45985000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007c70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1132] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [45995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c70
#   => CLAUSE write: sub-addr=0x46c, data=0x00000000
# [MC W-FSM] state=2, time=            45995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [45995000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007c74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1136] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c74
#   => CLAUSE write: sub-addr=0x470, data=0x00000000
# [MC W-FSM] In WDATA
# [46005000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007c78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1140] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c78
#   => CLAUSE write: sub-addr=0x474, data=0x00000000
# [MC W-FSM] state=2, time=            46015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [46015000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1144] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            46025000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46035000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            46055000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46055000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007c80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c80
#   => CLAUSE write: sub-addr=0x478, data=0x00000000
# [MC W-FSM] state=2, time=            46065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46065000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007c84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1152] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c84
#   => CLAUSE write: sub-addr=0x480, data=0x00000000
# [MC W-FSM] In WDATA
# [46075000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007c88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1156] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c88
#   => CLAUSE write: sub-addr=0x484, data=0x00000000
# [MC W-FSM] state=2, time=            46085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46085000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007c8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1160] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c8c
#   => CLAUSE write: sub-addr=0x488, data=0x00000000
# [MC W-FSM] In WDATA
# [46095000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007c90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1164] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c90
#   => CLAUSE write: sub-addr=0x48c, data=0x00000000
# [MC W-FSM] state=2, time=            46105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46105000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007c94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1168] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c94
#   => CLAUSE write: sub-addr=0x490, data=0x00000000
# [MC W-FSM] In WDATA
# [46115000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007c98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1172] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c98
#   => CLAUSE write: sub-addr=0x494, data=0x00000000
# [MC W-FSM] state=2, time=            46125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46125000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007c9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1176] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007c9c
#   => CLAUSE write: sub-addr=0x498, data=0x00000000
# [MC W-FSM] In WDATA
# [46135000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007ca0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1180] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ca0
#   => CLAUSE write: sub-addr=0x49c, data=0x00000000
# [MC W-FSM] state=2, time=            46145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46145000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007ca4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1184] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ca4
#   => CLAUSE write: sub-addr=0x4a0, data=0x00000000
# [MC W-FSM] In WDATA
# [46155000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007ca8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1188] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ca8
#   => CLAUSE write: sub-addr=0x4a4, data=0x00000000
# [MC W-FSM] state=2, time=            46165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46165000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007cac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1192] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cac
#   => CLAUSE write: sub-addr=0x4a8, data=0x00000000
# [MC W-FSM] In WDATA
# [46175000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007cb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1196] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cb0
#   => CLAUSE write: sub-addr=0x4ac, data=0x00000000
# [MC W-FSM] state=2, time=            46185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46185000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007cb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1200] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cb4
#   => CLAUSE write: sub-addr=0x4b0, data=0x00000000
# [MC W-FSM] In WDATA
# [46195000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007cb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1204] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cb8
#   => CLAUSE write: sub-addr=0x4b4, data=0x00000000
# [MC W-FSM] state=2, time=            46205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [46205000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1208] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            46215000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46225000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            46245000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46245000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007cc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cc0
#   => CLAUSE write: sub-addr=0x4b8, data=0x00000000
# [MC W-FSM] state=2, time=            46255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46255000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007cc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1216] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cc4
#   => CLAUSE write: sub-addr=0x4c0, data=0x00000000
# [MC W-FSM] In WDATA
# [46265000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007cc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1220] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cc8
#   => CLAUSE write: sub-addr=0x4c4, data=0x00000000
# [MC W-FSM] state=2, time=            46275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46275000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007ccc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1224] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ccc
#   => CLAUSE write: sub-addr=0x4c8, data=0x00000000
# [MC W-FSM] In WDATA
# [46285000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007cd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1228] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cd0
#   => CLAUSE write: sub-addr=0x4cc, data=0x00000000
# [MC W-FSM] state=2, time=            46295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46295000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007cd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1232] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cd4
#   => CLAUSE write: sub-addr=0x4d0, data=0x00000000
# [MC W-FSM] In WDATA
# [46305000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007cd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1236] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cd8
#   => CLAUSE write: sub-addr=0x4d4, data=0x00000000
# [MC W-FSM] state=2, time=            46315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46315000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007cdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1240] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cdc
#   => CLAUSE write: sub-addr=0x4d8, data=0x00000000
# [MC W-FSM] In WDATA
# [46325000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007ce0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1244] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ce0
#   => CLAUSE write: sub-addr=0x4dc, data=0x00000000
# [MC W-FSM] state=2, time=            46335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46335000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007ce4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1248] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ce4
#   => CLAUSE write: sub-addr=0x4e0, data=0x00000000
# [MC W-FSM] In WDATA
# [46345000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007ce8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1252] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ce8
#   => CLAUSE write: sub-addr=0x4e4, data=0x00000000
# [MC W-FSM] state=2, time=            46355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46355000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007cec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1256] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cec
#   => CLAUSE write: sub-addr=0x4e8, data=0x00000000
# [MC W-FSM] In WDATA
# [46365000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007cf0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1260] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cf0
#   => CLAUSE write: sub-addr=0x4ec, data=0x00000000
# [MC W-FSM] state=2, time=            46375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46375000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007cf4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1264] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cf4
#   => CLAUSE write: sub-addr=0x4f0, data=0x00000000
# [MC W-FSM] In WDATA
# [46385000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007cf8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1268] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007cf8
#   => CLAUSE write: sub-addr=0x4f4, data=0x00000000
# [MC W-FSM] state=2, time=            46395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [46395000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1272] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            46405000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            46435000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46435000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007d00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d00
#   => CLAUSE write: sub-addr=0x4f8, data=0x00000000
# [MC W-FSM] state=2, time=            46445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46445000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007d04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1280] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d04
#   => CLAUSE write: sub-addr=0x500, data=0x00000000
# [MC W-FSM] In WDATA
# [46455000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007d08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1284] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d08
#   => CLAUSE write: sub-addr=0x504, data=0x00000000
# [MC W-FSM] state=2, time=            46465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46465000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007d0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1288] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d0c
#   => CLAUSE write: sub-addr=0x508, data=0x00000000
# [MC W-FSM] In WDATA
# [46475000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007d10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1292] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d10
#   => CLAUSE write: sub-addr=0x50c, data=0x00000000
# [MC W-FSM] state=2, time=            46485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46485000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007d14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1296] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d14
#   => CLAUSE write: sub-addr=0x510, data=0x00000000
# [MC W-FSM] In WDATA
# [46495000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007d18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1300] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d18
#   => CLAUSE write: sub-addr=0x514, data=0x00000000
# [MC W-FSM] state=2, time=            46505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46505000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007d1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1304] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d1c
#   => CLAUSE write: sub-addr=0x518, data=0x00000000
# [MC W-FSM] In WDATA
# [46515000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007d20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1308] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d20
#   => CLAUSE write: sub-addr=0x51c, data=0x00000000
# [MC W-FSM] state=2, time=            46525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46525000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007d24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1312] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d24
#   => CLAUSE write: sub-addr=0x520, data=0x00000000
# [MC W-FSM] In WDATA
# [46535000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007d28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1316] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d28
#   => CLAUSE write: sub-addr=0x524, data=0x00000000
# [MC W-FSM] state=2, time=            46545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46545000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007d2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1320] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d2c
#   => CLAUSE write: sub-addr=0x528, data=0x00000000
# [MC W-FSM] In WDATA
# [46555000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007d30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1324] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d30
#   => CLAUSE write: sub-addr=0x52c, data=0x00000000
# [MC W-FSM] state=2, time=            46565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46565000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007d34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1328] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d34
#   => CLAUSE write: sub-addr=0x530, data=0x00000000
# [MC W-FSM] In WDATA
# [46575000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007d38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1332] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d38
#   => CLAUSE write: sub-addr=0x534, data=0x00000000
# [MC W-FSM] state=2, time=            46585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [46585000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1336] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            46595000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46605000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            46625000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46625000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007d40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d40
#   => CLAUSE write: sub-addr=0x538, data=0x00000000
# [MC W-FSM] state=2, time=            46635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46635000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007d44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1344] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d44
#   => CLAUSE write: sub-addr=0x540, data=0x00000000
# [MC W-FSM] In WDATA
# [46645000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007d48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1348] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d48
#   => CLAUSE write: sub-addr=0x544, data=0x00000000
# [MC W-FSM] state=2, time=            46655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46655000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007d4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1352] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d4c
#   => CLAUSE write: sub-addr=0x548, data=0x00000000
# [MC W-FSM] In WDATA
# [46665000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007d50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1356] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d50
#   => CLAUSE write: sub-addr=0x54c, data=0x00000000
# [MC W-FSM] state=2, time=            46675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46675000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007d54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1360] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d54
#   => CLAUSE write: sub-addr=0x550, data=0x00000000
# [MC W-FSM] In WDATA
# [46685000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007d58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1364] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d58
#   => CLAUSE write: sub-addr=0x554, data=0x00000000
# [MC W-FSM] state=2, time=            46695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46695000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007d5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1368] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d5c
#   => CLAUSE write: sub-addr=0x558, data=0x00000000
# [MC W-FSM] In WDATA
# [46705000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007d60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1372] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d60
#   => CLAUSE write: sub-addr=0x55c, data=0x00000000
# [MC W-FSM] state=2, time=            46715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46715000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007d64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1376] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d64
#   => CLAUSE write: sub-addr=0x560, data=0x00000000
# [MC W-FSM] In WDATA
# [46725000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007d68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1380] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46735000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d68
#   => CLAUSE write: sub-addr=0x564, data=0x00000000
# [MC W-FSM] state=2, time=            46735000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46735000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007d6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1384] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46745000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46745000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d6c
#   => CLAUSE write: sub-addr=0x568, data=0x00000000
# [MC W-FSM] In WDATA
# [46745000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007d70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1388] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46755000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d70
#   => CLAUSE write: sub-addr=0x56c, data=0x00000000
# [MC W-FSM] state=2, time=            46755000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46755000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007d74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1392] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46765000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46765000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d74
#   => CLAUSE write: sub-addr=0x570, data=0x00000000
# [MC W-FSM] In WDATA
# [46765000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007d78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1396] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d78
#   => CLAUSE write: sub-addr=0x574, data=0x00000000
# [MC W-FSM] state=2, time=            46775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [46775000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1400] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            46785000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46795000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            46815000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46815000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007d80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d80
#   => CLAUSE write: sub-addr=0x578, data=0x00000000
# [MC W-FSM] state=2, time=            46825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46825000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007d84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1408] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d84
#   => CLAUSE write: sub-addr=0x580, data=0x00000000
# [MC W-FSM] In WDATA
# [46835000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007d88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1412] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d88
#   => CLAUSE write: sub-addr=0x584, data=0x00000000
# [MC W-FSM] state=2, time=            46845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46845000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007d8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1416] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d8c
#   => CLAUSE write: sub-addr=0x588, data=0x00000000
# [MC W-FSM] In WDATA
# [46855000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007d90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1420] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d90
#   => CLAUSE write: sub-addr=0x58c, data=0x00000000
# [MC W-FSM] state=2, time=            46865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46865000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007d94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1424] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d94
#   => CLAUSE write: sub-addr=0x590, data=0x00000000
# [MC W-FSM] In WDATA
# [46875000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007d98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1428] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d98
#   => CLAUSE write: sub-addr=0x594, data=0x00000000
# [MC W-FSM] state=2, time=            46885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46885000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007d9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1432] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007d9c
#   => CLAUSE write: sub-addr=0x598, data=0x00000000
# [MC W-FSM] In WDATA
# [46895000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007da0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1436] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007da0
#   => CLAUSE write: sub-addr=0x59c, data=0x00000000
# [MC W-FSM] state=2, time=            46905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46905000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007da4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1440] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007da4
#   => CLAUSE write: sub-addr=0x5a0, data=0x00000000
# [MC W-FSM] In WDATA
# [46915000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007da8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1444] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46925000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007da8
#   => CLAUSE write: sub-addr=0x5a4, data=0x00000000
# [MC W-FSM] state=2, time=            46925000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46925000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007dac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1448] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46935000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46935000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dac
#   => CLAUSE write: sub-addr=0x5a8, data=0x00000000
# [MC W-FSM] In WDATA
# [46935000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007db0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1452] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46945000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007db0
#   => CLAUSE write: sub-addr=0x5ac, data=0x00000000
# [MC W-FSM] state=2, time=            46945000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [46945000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007db4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1456] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            46955000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [46955000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007db4
#   => CLAUSE write: sub-addr=0x5b0, data=0x00000000
# [MC W-FSM] In WDATA
# [46955000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007db8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1460] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [46965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007db8
#   => CLAUSE write: sub-addr=0x5b4, data=0x00000000
# [MC W-FSM] state=2, time=            46965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [46965000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1464] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            46975000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46985000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            46995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            47005000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47005000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007dc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dc0
#   => CLAUSE write: sub-addr=0x5b8, data=0x00000000
# [MC W-FSM] state=2, time=            47015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47015000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007dc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1472] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dc4
#   => CLAUSE write: sub-addr=0x5c0, data=0x00000000
# [MC W-FSM] In WDATA
# [47025000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007dc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1476] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dc8
#   => CLAUSE write: sub-addr=0x5c4, data=0x00000000
# [MC W-FSM] state=2, time=            47035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47035000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007dcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1480] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dcc
#   => CLAUSE write: sub-addr=0x5c8, data=0x00000000
# [MC W-FSM] In WDATA
# [47045000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007dd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1484] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dd0
#   => CLAUSE write: sub-addr=0x5cc, data=0x00000000
# [MC W-FSM] state=2, time=            47055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47055000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007dd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1488] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dd4
#   => CLAUSE write: sub-addr=0x5d0, data=0x00000000
# [MC W-FSM] In WDATA
# [47065000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007dd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1492] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dd8
#   => CLAUSE write: sub-addr=0x5d4, data=0x00000000
# [MC W-FSM] state=2, time=            47075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47075000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007ddc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1496] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ddc
#   => CLAUSE write: sub-addr=0x5d8, data=0x00000000
# [MC W-FSM] In WDATA
# [47085000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007de0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1500] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007de0
#   => CLAUSE write: sub-addr=0x5dc, data=0x00000000
# [MC W-FSM] state=2, time=            47095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47095000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007de4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1504] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007de4
#   => CLAUSE write: sub-addr=0x5e0, data=0x00000000
# [MC W-FSM] In WDATA
# [47105000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007de8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1508] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47115000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007de8
#   => CLAUSE write: sub-addr=0x5e4, data=0x00000000
# [MC W-FSM] state=2, time=            47115000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47115000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007dec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1512] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47125000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47125000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007dec
#   => CLAUSE write: sub-addr=0x5e8, data=0x00000000
# [MC W-FSM] In WDATA
# [47125000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007df0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1516] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47135000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007df0
#   => CLAUSE write: sub-addr=0x5ec, data=0x00000000
# [MC W-FSM] state=2, time=            47135000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47135000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007df4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1520] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47145000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47145000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007df4
#   => CLAUSE write: sub-addr=0x5f0, data=0x00000000
# [MC W-FSM] In WDATA
# [47145000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007df8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1524] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007df8
#   => CLAUSE write: sub-addr=0x5f4, data=0x00000000
# [MC W-FSM] state=2, time=            47155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [47155000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1528] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            47165000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            47195000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47195000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007e00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e00
#   => CLAUSE write: sub-addr=0x5f8, data=0x00000000
# [MC W-FSM] state=2, time=            47205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47205000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007e04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1536] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e04
#   => CLAUSE write: sub-addr=0x600, data=0x00000000
# [MC W-FSM] In WDATA
# [47215000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007e08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1540] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e08
#   => CLAUSE write: sub-addr=0x604, data=0x00000000
# [MC W-FSM] state=2, time=            47225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47225000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007e0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1544] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e0c
#   => CLAUSE write: sub-addr=0x608, data=0x00000000
# [MC W-FSM] In WDATA
# [47235000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007e10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1548] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e10
#   => CLAUSE write: sub-addr=0x60c, data=0x00000000
# [MC W-FSM] state=2, time=            47245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47245000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007e14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1552] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e14
#   => CLAUSE write: sub-addr=0x610, data=0x00000000
# [MC W-FSM] In WDATA
# [47255000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007e18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1556] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e18
#   => CLAUSE write: sub-addr=0x614, data=0x00000000
# [MC W-FSM] state=2, time=            47265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47265000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007e1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1560] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e1c
#   => CLAUSE write: sub-addr=0x618, data=0x00000000
# [MC W-FSM] In WDATA
# [47275000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007e20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1564] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e20
#   => CLAUSE write: sub-addr=0x61c, data=0x00000000
# [MC W-FSM] state=2, time=            47285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47285000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007e24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1568] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e24
#   => CLAUSE write: sub-addr=0x620, data=0x00000000
# [MC W-FSM] In WDATA
# [47295000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007e28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1572] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47305000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e28
#   => CLAUSE write: sub-addr=0x624, data=0x00000000
# [MC W-FSM] state=2, time=            47305000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47305000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007e2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1576] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47315000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47315000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e2c
#   => CLAUSE write: sub-addr=0x628, data=0x00000000
# [MC W-FSM] In WDATA
# [47315000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007e30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1580] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47325000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e30
#   => CLAUSE write: sub-addr=0x62c, data=0x00000000
# [MC W-FSM] state=2, time=            47325000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47325000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007e34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1584] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47335000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47335000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e34
#   => CLAUSE write: sub-addr=0x630, data=0x00000000
# [MC W-FSM] In WDATA
# [47335000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007e38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1588] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e38
#   => CLAUSE write: sub-addr=0x634, data=0x00000000
# [MC W-FSM] state=2, time=            47345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [47345000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1592] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            47355000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            47385000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47385000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007e40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e40
#   => CLAUSE write: sub-addr=0x638, data=0x00000000
# [MC W-FSM] state=2, time=            47395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47395000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007e44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1600] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e44
#   => CLAUSE write: sub-addr=0x640, data=0x00000000
# [MC W-FSM] In WDATA
# [47405000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007e48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1604] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e48
#   => CLAUSE write: sub-addr=0x644, data=0x00000000
# [MC W-FSM] state=2, time=            47415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47415000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007e4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1608] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e4c
#   => CLAUSE write: sub-addr=0x648, data=0x00000000
# [MC W-FSM] In WDATA
# [47425000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007e50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1612] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e50
#   => CLAUSE write: sub-addr=0x64c, data=0x00000000
# [MC W-FSM] state=2, time=            47435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47435000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007e54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1616] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e54
#   => CLAUSE write: sub-addr=0x650, data=0x00000000
# [MC W-FSM] In WDATA
# [47445000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007e58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1620] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e58
#   => CLAUSE write: sub-addr=0x654, data=0x00000000
# [MC W-FSM] state=2, time=            47455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47455000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007e5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1624] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e5c
#   => CLAUSE write: sub-addr=0x658, data=0x00000000
# [MC W-FSM] In WDATA
# [47465000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007e60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1628] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e60
#   => CLAUSE write: sub-addr=0x65c, data=0x00000000
# [MC W-FSM] state=2, time=            47475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47475000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007e64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1632] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e64
#   => CLAUSE write: sub-addr=0x660, data=0x00000000
# [MC W-FSM] In WDATA
# [47485000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007e68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1636] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47495000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e68
#   => CLAUSE write: sub-addr=0x664, data=0x00000000
# [MC W-FSM] state=2, time=            47495000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47495000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007e6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1640] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47505000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47505000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e6c
#   => CLAUSE write: sub-addr=0x668, data=0x00000000
# [MC W-FSM] In WDATA
# [47505000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007e70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1644] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47515000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e70
#   => CLAUSE write: sub-addr=0x66c, data=0x00000000
# [MC W-FSM] state=2, time=            47515000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47515000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007e74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1648] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47525000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47525000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e74
#   => CLAUSE write: sub-addr=0x670, data=0x00000000
# [MC W-FSM] In WDATA
# [47525000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007e78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1652] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e78
#   => CLAUSE write: sub-addr=0x674, data=0x00000000
# [MC W-FSM] state=2, time=            47535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [47535000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1656] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            47545000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47555000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            47575000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47575000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007e80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e80
#   => CLAUSE write: sub-addr=0x678, data=0x00000000
# [MC W-FSM] state=2, time=            47585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47585000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007e84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1664] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e84
#   => CLAUSE write: sub-addr=0x680, data=0x00000000
# [MC W-FSM] In WDATA
# [47595000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007e88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1668] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e88
#   => CLAUSE write: sub-addr=0x684, data=0x00000000
# [MC W-FSM] state=2, time=            47605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47605000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007e8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1672] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e8c
#   => CLAUSE write: sub-addr=0x688, data=0x00000000
# [MC W-FSM] In WDATA
# [47615000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007e90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1676] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e90
#   => CLAUSE write: sub-addr=0x68c, data=0x00000000
# [MC W-FSM] state=2, time=            47625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47625000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007e94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1680] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e94
#   => CLAUSE write: sub-addr=0x690, data=0x00000000
# [MC W-FSM] In WDATA
# [47635000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007e98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1684] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e98
#   => CLAUSE write: sub-addr=0x694, data=0x00000000
# [MC W-FSM] state=2, time=            47645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47645000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007e9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1688] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007e9c
#   => CLAUSE write: sub-addr=0x698, data=0x00000000
# [MC W-FSM] In WDATA
# [47655000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007ea0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1692] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ea0
#   => CLAUSE write: sub-addr=0x69c, data=0x00000000
# [MC W-FSM] state=2, time=            47665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47665000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007ea4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1696] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ea4
#   => CLAUSE write: sub-addr=0x6a0, data=0x00000000
# [MC W-FSM] In WDATA
# [47675000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007ea8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1700] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47685000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ea8
#   => CLAUSE write: sub-addr=0x6a4, data=0x00000000
# [MC W-FSM] state=2, time=            47685000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47685000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007eac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1704] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47695000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47695000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007eac
#   => CLAUSE write: sub-addr=0x6a8, data=0x00000000
# [MC W-FSM] In WDATA
# [47695000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007eb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1708] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47705000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007eb0
#   => CLAUSE write: sub-addr=0x6ac, data=0x00000000
# [MC W-FSM] state=2, time=            47705000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47705000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007eb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1712] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47715000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47715000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007eb4
#   => CLAUSE write: sub-addr=0x6b0, data=0x00000000
# [MC W-FSM] In WDATA
# [47715000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007eb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1716] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47725000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007eb8
#   => CLAUSE write: sub-addr=0x6b4, data=0x00000000
# [MC W-FSM] state=2, time=            47725000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [47725000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1720] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            47735000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47745000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            47765000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47765000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007ec0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47775000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ec0
#   => CLAUSE write: sub-addr=0x6b8, data=0x00000000
# [MC W-FSM] state=2, time=            47775000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47775000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007ec4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1728] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47785000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47785000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ec4
#   => CLAUSE write: sub-addr=0x6c0, data=0x00000000
# [MC W-FSM] In WDATA
# [47785000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007ec8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1732] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47795000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ec8
#   => CLAUSE write: sub-addr=0x6c4, data=0x00000000
# [MC W-FSM] state=2, time=            47795000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47795000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007ecc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1736] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47805000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47805000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ecc
#   => CLAUSE write: sub-addr=0x6c8, data=0x00000000
# [MC W-FSM] In WDATA
# [47805000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007ed0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1740] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47815000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ed0
#   => CLAUSE write: sub-addr=0x6cc, data=0x00000000
# [MC W-FSM] state=2, time=            47815000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47815000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007ed4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1744] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47825000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47825000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ed4
#   => CLAUSE write: sub-addr=0x6d0, data=0x00000000
# [MC W-FSM] In WDATA
# [47825000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007ed8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1748] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47835000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ed8
#   => CLAUSE write: sub-addr=0x6d4, data=0x00000000
# [MC W-FSM] state=2, time=            47835000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47835000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007edc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1752] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47845000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47845000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007edc
#   => CLAUSE write: sub-addr=0x6d8, data=0x00000000
# [MC W-FSM] In WDATA
# [47845000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007ee0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1756] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47855000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ee0
#   => CLAUSE write: sub-addr=0x6dc, data=0x00000000
# [MC W-FSM] state=2, time=            47855000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47855000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007ee4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1760] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47865000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47865000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ee4
#   => CLAUSE write: sub-addr=0x6e0, data=0x00000000
# [MC W-FSM] In WDATA
# [47865000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007ee8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1764] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47875000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ee8
#   => CLAUSE write: sub-addr=0x6e4, data=0x00000000
# [MC W-FSM] state=2, time=            47875000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47875000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007eec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1768] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47885000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47885000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007eec
#   => CLAUSE write: sub-addr=0x6e8, data=0x00000000
# [MC W-FSM] In WDATA
# [47885000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007ef0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1772] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47895000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ef0
#   => CLAUSE write: sub-addr=0x6ec, data=0x00000000
# [MC W-FSM] state=2, time=            47895000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47895000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007ef4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1776] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47905000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47905000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ef4
#   => CLAUSE write: sub-addr=0x6f0, data=0x00000000
# [MC W-FSM] In WDATA
# [47905000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007ef8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1780] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47915000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ef8
#   => CLAUSE write: sub-addr=0x6f4, data=0x00000000
# [MC W-FSM] state=2, time=            47915000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [47915000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1784] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            47925000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47935000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            47945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            47955000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47955000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007f00, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47965000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f00
#   => CLAUSE write: sub-addr=0x6f8, data=0x00000000
# [MC W-FSM] state=2, time=            47965000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47965000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007f04, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1792] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47975000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47975000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f04
#   => CLAUSE write: sub-addr=0x700, data=0x00000000
# [MC W-FSM] In WDATA
# [47975000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007f08, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1796] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [47985000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f08
#   => CLAUSE write: sub-addr=0x704, data=0x00000000
# [MC W-FSM] state=2, time=            47985000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [47985000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007f0c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1800] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            47995000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [47995000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f0c
#   => CLAUSE write: sub-addr=0x708, data=0x00000000
# [MC W-FSM] In WDATA
# [47995000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007f10, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1804] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48005000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f10
#   => CLAUSE write: sub-addr=0x70c, data=0x00000000
# [MC W-FSM] state=2, time=            48005000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48005000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007f14, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1808] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48015000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48015000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f14
#   => CLAUSE write: sub-addr=0x710, data=0x00000000
# [MC W-FSM] In WDATA
# [48015000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007f18, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1812] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48025000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f18
#   => CLAUSE write: sub-addr=0x714, data=0x00000000
# [MC W-FSM] state=2, time=            48025000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48025000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007f1c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1816] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48035000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48035000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f1c
#   => CLAUSE write: sub-addr=0x718, data=0x00000000
# [MC W-FSM] In WDATA
# [48035000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007f20, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1820] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48045000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f20
#   => CLAUSE write: sub-addr=0x71c, data=0x00000000
# [MC W-FSM] state=2, time=            48045000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48045000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007f24, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1824] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48055000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48055000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f24
#   => CLAUSE write: sub-addr=0x720, data=0x00000000
# [MC W-FSM] In WDATA
# [48055000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007f28, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1828] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48065000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f28
#   => CLAUSE write: sub-addr=0x724, data=0x00000000
# [MC W-FSM] state=2, time=            48065000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48065000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007f2c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1832] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48075000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48075000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f2c
#   => CLAUSE write: sub-addr=0x728, data=0x00000000
# [MC W-FSM] In WDATA
# [48075000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007f30, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1836] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48085000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f30
#   => CLAUSE write: sub-addr=0x72c, data=0x00000000
# [MC W-FSM] state=2, time=            48085000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48085000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007f34, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1840] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48095000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48095000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f34
#   => CLAUSE write: sub-addr=0x730, data=0x00000000
# [MC W-FSM] In WDATA
# [48095000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007f38, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1844] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48105000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f38
#   => CLAUSE write: sub-addr=0x734, data=0x00000000
# [MC W-FSM] state=2, time=            48105000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [48105000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1848] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            48115000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48125000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            48145000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48145000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007f40, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48155000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f40
#   => CLAUSE write: sub-addr=0x738, data=0x00000000
# [MC W-FSM] state=2, time=            48155000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48155000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007f44, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1856] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48165000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48165000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f44
#   => CLAUSE write: sub-addr=0x740, data=0x00000000
# [MC W-FSM] In WDATA
# [48165000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007f48, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1860] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48175000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f48
#   => CLAUSE write: sub-addr=0x744, data=0x00000000
# [MC W-FSM] state=2, time=            48175000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48175000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007f4c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1864] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48185000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48185000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f4c
#   => CLAUSE write: sub-addr=0x748, data=0x00000000
# [MC W-FSM] In WDATA
# [48185000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007f50, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1868] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48195000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f50
#   => CLAUSE write: sub-addr=0x74c, data=0x00000000
# [MC W-FSM] state=2, time=            48195000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48195000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007f54, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1872] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48205000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48205000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f54
#   => CLAUSE write: sub-addr=0x750, data=0x00000000
# [MC W-FSM] In WDATA
# [48205000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007f58, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1876] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48215000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f58
#   => CLAUSE write: sub-addr=0x754, data=0x00000000
# [MC W-FSM] state=2, time=            48215000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48215000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007f5c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1880] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48225000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48225000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f5c
#   => CLAUSE write: sub-addr=0x758, data=0x00000000
# [MC W-FSM] In WDATA
# [48225000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007f60, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1884] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48235000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f60
#   => CLAUSE write: sub-addr=0x75c, data=0x00000000
# [MC W-FSM] state=2, time=            48235000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48235000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007f64, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1888] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48245000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48245000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f64
#   => CLAUSE write: sub-addr=0x760, data=0x00000000
# [MC W-FSM] In WDATA
# [48245000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007f68, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1892] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48255000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f68
#   => CLAUSE write: sub-addr=0x764, data=0x00000000
# [MC W-FSM] state=2, time=            48255000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48255000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007f6c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1896] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48265000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48265000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f6c
#   => CLAUSE write: sub-addr=0x768, data=0x00000000
# [MC W-FSM] In WDATA
# [48265000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007f70, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1900] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48275000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f70
#   => CLAUSE write: sub-addr=0x76c, data=0x00000000
# [MC W-FSM] state=2, time=            48275000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48275000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007f74, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1904] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48285000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48285000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f74
#   => CLAUSE write: sub-addr=0x770, data=0x00000000
# [MC W-FSM] In WDATA
# [48285000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007f78, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1908] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48295000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f78
#   => CLAUSE write: sub-addr=0x774, data=0x00000000
# [MC W-FSM] state=2, time=            48295000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [48295000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1912] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            48305000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            48335000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48335000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007f80, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48345000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f80
#   => CLAUSE write: sub-addr=0x778, data=0x00000000
# [MC W-FSM] state=2, time=            48345000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48345000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007f84, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1920] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48355000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48355000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f84
#   => CLAUSE write: sub-addr=0x780, data=0x00000000
# [MC W-FSM] In WDATA
# [48355000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007f88, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1924] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48365000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f88
#   => CLAUSE write: sub-addr=0x784, data=0x00000000
# [MC W-FSM] state=2, time=            48365000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48365000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007f8c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1928] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48375000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48375000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f8c
#   => CLAUSE write: sub-addr=0x788, data=0x00000000
# [MC W-FSM] In WDATA
# [48375000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007f90, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1932] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48385000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f90
#   => CLAUSE write: sub-addr=0x78c, data=0x00000000
# [MC W-FSM] state=2, time=            48385000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48385000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007f94, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1936] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48395000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48395000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f94
#   => CLAUSE write: sub-addr=0x790, data=0x00000000
# [MC W-FSM] In WDATA
# [48395000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007f98, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1940] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48405000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f98
#   => CLAUSE write: sub-addr=0x794, data=0x00000000
# [MC W-FSM] state=2, time=            48405000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48405000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007f9c, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1944] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48415000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48415000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007f9c
#   => CLAUSE write: sub-addr=0x798, data=0x00000000
# [MC W-FSM] In WDATA
# [48415000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007fa0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1948] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48425000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fa0
#   => CLAUSE write: sub-addr=0x79c, data=0x00000000
# [MC W-FSM] state=2, time=            48425000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48425000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007fa4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1952] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48435000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48435000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fa4
#   => CLAUSE write: sub-addr=0x7a0, data=0x00000000
# [MC W-FSM] In WDATA
# [48435000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007fa8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1956] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48445000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fa8
#   => CLAUSE write: sub-addr=0x7a4, data=0x00000000
# [MC W-FSM] state=2, time=            48445000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48445000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007fac, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1960] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48455000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48455000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fac
#   => CLAUSE write: sub-addr=0x7a8, data=0x00000000
# [MC W-FSM] In WDATA
# [48455000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007fb0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1964] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48465000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fb0
#   => CLAUSE write: sub-addr=0x7ac, data=0x00000000
# [MC W-FSM] state=2, time=            48465000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48465000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007fb4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1968] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48475000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48475000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fb4
#   => CLAUSE write: sub-addr=0x7b0, data=0x00000000
# [MC W-FSM] In WDATA
# [48475000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007fb8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1972] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48485000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fb8
#   => CLAUSE write: sub-addr=0x7b4, data=0x00000000
# [MC W-FSM] state=2, time=            48485000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [48485000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1976] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            48495000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48505000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WADDR
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=1, time=            48525000, wburst_resp=00, wstate=01, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48525000] AXI4_Memory_Controller: WDATA handshake => beat_count=0, waddr_beat=0x00007fc0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48535000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fc0
#   => CLAUSE write: sub-addr=0x7b8, data=0x00000000
# [MC W-FSM] state=2, time=            48535000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48535000] AXI4_Memory_Controller: WDATA handshake => beat_count=1, waddr_beat=0x00007fc4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1984] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48545000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48545000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fc4
#   => CLAUSE write: sub-addr=0x7c0, data=0x00000000
# [MC W-FSM] In WDATA
# [48545000] AXI4_Memory_Controller: WDATA handshake => beat_count=2, waddr_beat=0x00007fc8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1988] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48555000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fc8
#   => CLAUSE write: sub-addr=0x7c4, data=0x00000000
# [MC W-FSM] state=2, time=            48555000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48555000] AXI4_Memory_Controller: WDATA handshake => beat_count=3, waddr_beat=0x00007fcc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1992] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48565000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48565000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fcc
#   => CLAUSE write: sub-addr=0x7c8, data=0x00000000
# [MC W-FSM] In WDATA
# [48565000] AXI4_Memory_Controller: WDATA handshake => beat_count=4, waddr_beat=0x00007fd0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[1996] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48575000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fd0
#   => CLAUSE write: sub-addr=0x7cc, data=0x00000000
# [MC W-FSM] state=2, time=            48575000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48575000] AXI4_Memory_Controller: WDATA handshake => beat_count=5, waddr_beat=0x00007fd4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2000] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48585000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48585000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fd4
#   => CLAUSE write: sub-addr=0x7d0, data=0x00000000
# [MC W-FSM] In WDATA
# [48585000] AXI4_Memory_Controller: WDATA handshake => beat_count=6, waddr_beat=0x00007fd8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2004] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48595000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fd8
#   => CLAUSE write: sub-addr=0x7d4, data=0x00000000
# [MC W-FSM] state=2, time=            48595000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48595000] AXI4_Memory_Controller: WDATA handshake => beat_count=7, waddr_beat=0x00007fdc, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2008] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48605000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48605000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fdc
#   => CLAUSE write: sub-addr=0x7d8, data=0x00000000
# [MC W-FSM] In WDATA
# [48605000] AXI4_Memory_Controller: WDATA handshake => beat_count=8, waddr_beat=0x00007fe0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2012] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48615000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fe0
#   => CLAUSE write: sub-addr=0x7dc, data=0x00000000
# [MC W-FSM] state=2, time=            48615000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48615000] AXI4_Memory_Controller: WDATA handshake => beat_count=9, waddr_beat=0x00007fe4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2016] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48625000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48625000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fe4
#   => CLAUSE write: sub-addr=0x7e0, data=0x00000000
# [MC W-FSM] In WDATA
# [48625000] AXI4_Memory_Controller: WDATA handshake => beat_count=10, waddr_beat=0x00007fe8, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2020] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48635000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fe8
#   => CLAUSE write: sub-addr=0x7e4, data=0x00000000
# [MC W-FSM] state=2, time=            48635000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48635000] AXI4_Memory_Controller: WDATA handshake => beat_count=11, waddr_beat=0x00007fec, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2024] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48645000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48645000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007fec
#   => CLAUSE write: sub-addr=0x7e8, data=0x00000000
# [MC W-FSM] In WDATA
# [48645000] AXI4_Memory_Controller: WDATA handshake => beat_count=12, waddr_beat=0x00007ff0, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2028] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48655000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ff0
#   => CLAUSE write: sub-addr=0x7ec, data=0x00000000
# [MC W-FSM] state=2, time=            48655000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WDATA
# [48655000] AXI4_Memory_Controller: WDATA handshake => beat_count=13, waddr_beat=0x00007ff4, wlast=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2032] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=2, time=            48665000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [48665000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ff4
#   => CLAUSE write: sub-addr=0x7f0, data=0x00000000
# [MC W-FSM] In WDATA
# [48665000] AXI4_Memory_Controller: WDATA handshake => beat_count=14, waddr_beat=0x00007ff8, wlast=1
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2036] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48675000] AXI4_Memory_Controller: submodule decode => waddr_beat=0x00007ff8
#   => CLAUSE write: sub-addr=0x7f4, data=0x00000000
# [MC W-FSM] state=2, time=            48675000, wburst_resp=00, wstate=10, s_axi_wvalid=1, s_axi_wready=1, s_axi_bvalid=0
# [MC W-FSM] In WRESP
# [48675000] AXI4_Memory_Controller: WRESP done => returning to WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Written mem[2040] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=3, time=            48685000, wburst_resp=00, wstate=11, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48695000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=1
# [MC W-FSM] In WIDLE
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48705000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48715000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48725000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00004000, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00004000
#   => CLAUSE read: addr=0xxxx => data=0x00000000
# [MC W-FSM] state=0, time=            48725000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48735000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [TB] ClauseTable[0] = 0x00000000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48745000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48755000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48765000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00004004, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00004004
#   => CLAUSE read: addr=0x000 => data=0x00000000
# [MC W-FSM] state=0, time=            48765000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48775000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [TB] ClauseTable[1] = 0x00000000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48785000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48795000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48805000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00004008, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00004008
#   => CLAUSE read: addr=0x004 => data=0x00000000
# [MC W-FSM] state=0, time=            48805000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48815000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [TB] ClauseTable[2] = 0x00000000
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48825000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48835000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [48845000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x0000400c, rlast=0, rresp=00
#   read_from_submodules: raddr=0x0000400c
#   => CLAUSE read: addr=0x008 => data=0x00000000
# [MC W-FSM] state=0, time=            48845000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48855000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [TB] ClauseTable[3] = 0x00000000
# [TB] Start solver...
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48865000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48875000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = 0, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48885000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = 0 (Addr_o = 0, Mask_o = 0)
# Clause_Table: Read mem[0] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48895000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
# [MC W-FSM] state=0, time=            48905000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48915000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48925000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48935000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48945000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48955000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48965000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# [TB] Solver done at time 48965000!
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48975000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            48985000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [48995000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022000, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022000
#     => VARCL1 read: addr=0x000 => data_bit=0
# [MC W-FSM] state=0, time=            48995000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49005000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x1 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49015000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49025000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49035000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022004, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022004
#     => VARCL1 read: addr=0x004 => data_bit=0
# [MC W-FSM] state=0, time=            49035000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49045000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x2 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49055000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49065000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49075000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022008, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022008
#     => VARCL1 read: addr=0x008 => data_bit=0
# [MC W-FSM] state=0, time=            49075000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49085000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x3 = 0 (expected 1)
# [TB] Mismatch! x3 was 0 but expected 1
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49095000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49105000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49115000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x0002200c, rlast=0, rresp=00
#   read_from_submodules: raddr=0x0002200c
#     => VARCL1 read: addr=0x00c => data_bit=0
# [MC W-FSM] state=0, time=            49115000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49125000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x4 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49135000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49145000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49155000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022010, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022010
#     => VARCL1 read: addr=0x010 => data_bit=0
# [MC W-FSM] state=0, time=            49155000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49165000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x5 = 0 (expected 1)
# [TB] Mismatch! x5 was 0 but expected 1
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49175000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49185000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49195000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022014, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022014
#     => VARCL1 read: addr=0x014 => data_bit=0
# [MC W-FSM] state=0, time=            49195000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49205000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x6 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49215000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49225000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49235000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022018, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022018
#     => VARCL1 read: addr=0x018 => data_bit=0
# [MC W-FSM] state=0, time=            49235000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49245000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x7 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49255000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49265000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49275000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x0002201c, rlast=0, rresp=00
#   read_from_submodules: raddr=0x0002201c
#     => VARCL1 read: addr=0x01c => data_bit=0
# [MC W-FSM] state=0, time=            49275000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49285000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x8 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49295000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49305000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49315000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022020, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022020
#     => VARCL1 read: addr=0x020 => data_bit=0
# [MC W-FSM] state=0, time=            49315000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49325000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x9 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49335000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49345000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49355000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022024, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022024
#     => VARCL1 read: addr=0x024 => data_bit=0
# [MC W-FSM] state=0, time=            49355000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49365000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x10 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49375000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49385000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49395000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022028, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022028
#     => VARCL1 read: addr=0x028 => data_bit=0
# [MC W-FSM] state=0, time=            49395000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49405000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x11 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49415000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49425000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49435000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x0002202c, rlast=0, rresp=00
#   read_from_submodules: raddr=0x0002202c
#     => VARCL1 read: addr=0x02c => data_bit=0
# [MC W-FSM] state=0, time=            49435000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49445000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x12 = 0 (expected 1)
# [TB] Mismatch! x12 was 0 but expected 1
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49455000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49465000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49475000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022030, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022030
#     => VARCL1 read: addr=0x030 => data_bit=0
# [MC W-FSM] state=0, time=            49475000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49485000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x13 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49495000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49505000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49515000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022034, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022034
#     => VARCL1 read: addr=0x034 => data_bit=0
# [MC W-FSM] state=0, time=            49515000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49525000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x14 = 0 (expected 1)
# [TB] Mismatch! x14 was 0 but expected 1
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49535000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49545000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49555000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x00022038, rlast=0, rresp=00
#   read_from_submodules: raddr=0x00022038
#     => VARCL1 read: addr=0x038 => data_bit=0
# [MC W-FSM] state=0, time=            49555000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49565000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x15 = 0 (expected 0)
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49575000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49585000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [49595000] AXI4_Memory_Controller: RDATA => beat_count=0, raddr_beat=0x0002203c, rlast=0, rresp=00
#   read_from_submodules: raddr=0x0002203c
#     => VARCL1 read: addr=0x03c => data_bit=0
# [MC W-FSM] state=0, time=            49595000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49605000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
#   x16 = 0 (expected 0)
# [TB] Some mismatches found - solution differs from expected!
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49615000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49625000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49635000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49645000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49655000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49665000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49675000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49685000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# Read operation: Address = x, Data = x (Addr_o = x, Mask_o = x)
# Clause_Table: Read mem[x] = 0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# [MC W-FSM] state=0, time=            49695000, wburst_resp=00, wstate=00, s_axi_wvalid=0, s_axi_wready=0, s_axi_bvalid=0
# ** Note: $finish    : december_top_file_tb.v(361)
#    Time: 49705 ns  Iteration: 0  Instance: /december_top_file_tb
# End time: 16:51:29 on Jan 21,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
