
L433RC_INTEGRATED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08006488  08006488  00007488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006640  08006640  0000812c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006640  08006640  00007640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006648  08006648  0000812c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006648  08006648  00007648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800664c  0800664c  0000764c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000012c  20000000  08006650  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2000012c  0800677c  0000812c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  0800677c  00008464  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000812c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ee4  00000000  00000000  0000815c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e27  00000000  00000000  0001b040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  0001de68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc2  00000000  00000000  0001f070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025061  00000000  00000000  0001fe32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000150b0  00000000  00000000  00044e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df23f  00000000  00000000  00059f43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00139182  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050a8  00000000  00000000  001391c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013e270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000012c 	.word	0x2000012c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006470 	.word	0x08006470

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000130 	.word	0x20000130
 80001cc:	08006470 	.word	0x08006470

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <app_init>:
#define ONE_POINT_TWO_VOLTS 1489
#define POINT_ONE_VOLTS 125


void app_init(ADC_HandleTypeDef* adc, CAN_HandleTypeDef* can, SPI_HandleTypeDef* spi) 
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	60f8      	str	r0, [r7, #12]
 80002a8:	60b9      	str	r1, [r7, #8]
 80002aa:	607a      	str	r2, [r7, #4]
	h_adc = adc;
 80002ac:	4a0a      	ldr	r2, [pc, #40]	@ (80002d8 <app_init+0x38>)
 80002ae:	68fb      	ldr	r3, [r7, #12]
 80002b0:	6013      	str	r3, [r2, #0]
	h_can = can;
 80002b2:	4a0a      	ldr	r2, [pc, #40]	@ (80002dc <app_init+0x3c>)
 80002b4:	68bb      	ldr	r3, [r7, #8]
 80002b6:	6013      	str	r3, [r2, #0]
	h_spi = spi;
 80002b8:	4a09      	ldr	r2, [pc, #36]	@ (80002e0 <app_init+0x40>)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	6013      	str	r3, [r2, #0]
	HAL_ADCEx_Calibration_Start(h_adc, ADC_SINGLE_ENDED);
 80002be:	4b06      	ldr	r3, [pc, #24]	@ (80002d8 <app_init+0x38>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	217f      	movs	r1, #127	@ 0x7f
 80002c4:	4618      	mov	r0, r3
 80002c6:	f002 fc19 	bl	8002afc <HAL_ADCEx_Calibration_Start>
	startup();
 80002ca:	f000 f839 	bl	8000340 <startup>
}
 80002ce:	bf00      	nop
 80002d0:	3710      	adds	r7, #16
 80002d2:	46bd      	mov	sp, r7
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000148 	.word	0x20000148
 80002dc:	2000014c 	.word	0x2000014c
 80002e0:	20000150 	.word	0x20000150

080002e4 <adc_read_channel_blocking>:
	POINT_ONE_VOLTS,
	POINT_ONE_VOLTS
};

uint32_t adc_read_channel_blocking(uint32_t channel) 
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b088      	sub	sp, #32
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef ADC_CH_Cfg = {0};
 80002ec:	f107 0308 	add.w	r3, r7, #8
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]
 80002f8:	60da      	str	r2, [r3, #12]
 80002fa:	611a      	str	r2, [r3, #16]
 80002fc:	615a      	str	r2, [r3, #20]
	ADC_CH_Cfg.Channel = channel;
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	60bb      	str	r3, [r7, #8]
	HAL_ADC_ConfigChannel(h_adc, &ADC_CH_Cfg);
 8000302:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <adc_read_channel_blocking+0x58>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f107 0208 	add.w	r2, r7, #8
 800030a:	4611      	mov	r1, r2
 800030c:	4618      	mov	r0, r3
 800030e:	f001 ff01 	bl	8002114 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(h_adc);
 8000312:	4b0a      	ldr	r3, [pc, #40]	@ (800033c <adc_read_channel_blocking+0x58>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	4618      	mov	r0, r3
 8000318:	f001 fdfc 	bl	8001f14 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(h_adc, 10);
 800031c:	4b07      	ldr	r3, [pc, #28]	@ (800033c <adc_read_channel_blocking+0x58>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	210a      	movs	r1, #10
 8000322:	4618      	mov	r0, r3
 8000324:	f001 fe59 	bl	8001fda <HAL_ADC_PollForConversion>
	return HAL_ADC_GetValue(h_adc);
 8000328:	4b04      	ldr	r3, [pc, #16]	@ (800033c <adc_read_channel_blocking+0x58>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4618      	mov	r0, r3
 800032e:	f001 fee3 	bl	80020f8 <HAL_ADC_GetValue>
 8000332:	4603      	mov	r3, r0
}
 8000334:	4618      	mov	r0, r3
 8000336:	3720      	adds	r7, #32
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	20000148 	.word	0x20000148

08000340 <startup>:


void startup() 
{
 8000340:	b580      	push	{r7, lr}
 8000342:	af00      	add	r7, sp, #0
	esc_set_1v2_source(FLOATING);
 8000344:	2000      	movs	r0, #0
 8000346:	f000 fa4b 	bl	80007e0 <esc_set_1v2_source>
	esc_set_pwr(FLOATING);
 800034a:	2000      	movs	r0, #0
 800034c:	f000 fb02 	bl	8000954 <esc_set_pwr>

	if (!rpi_is_awake()) {
 8000350:	f000 fdda 	bl	8000f08 <rpi_is_awake>
 8000354:	4603      	mov	r3, r0
 8000356:	f083 0301 	eor.w	r3, r3, #1
 800035a:	b2db      	uxtb	r3, r3
 800035c:	2b00      	cmp	r3, #0
 800035e:	d00a      	beq.n	8000376 <startup+0x36>
		// TODO: wait for single button press
		rpi_wake();
 8000360:	f000 fdf2 	bl	8000f48 <rpi_wake>
		while (!rpi_is_awake()) {}
 8000364:	bf00      	nop
 8000366:	f000 fdcf 	bl	8000f08 <rpi_is_awake>
 800036a:	4603      	mov	r3, r0
 800036c:	f083 0301 	eor.w	r3, r3, #1
 8000370:	b2db      	uxtb	r3, r3
 8000372:	2b00      	cmp	r3, #0
 8000374:	d1f7      	bne.n	8000366 <startup+0x26>
	}
	
	if (!esc_is_connected()) 
 8000376:	f000 fa23 	bl	80007c0 <esc_is_connected>
 800037a:	4603      	mov	r3, r0
 800037c:	f083 0301 	eor.w	r3, r3, #1
 8000380:	b2db      	uxtb	r3, r3
 8000382:	2b00      	cmp	r3, #0
 8000384:	d00b      	beq.n	800039e <startup+0x5e>
	{
		rpi_printf("connect esc\n");
 8000386:	4808      	ldr	r0, [pc, #32]	@ (80003a8 <startup+0x68>)
 8000388:	f000 fd9e 	bl	8000ec8 <rpi_printf>
		while (!esc_is_connected()) {}
 800038c:	bf00      	nop
 800038e:	f000 fa17 	bl	80007c0 <esc_is_connected>
 8000392:	4603      	mov	r3, r0
 8000394:	f083 0301 	eor.w	r3, r3, #1
 8000398:	b2db      	uxtb	r3, r3
 800039a:	2b00      	cmp	r3, #0
 800039c:	d1f7      	bne.n	800038e <startup+0x4e>
	}

	// run resistance tests
	resistance_tests();
 800039e:	f000 f83b 	bl	8000418 <resistance_tests>
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	080064e0 	.word	0x080064e0

080003ac <error>:

void error(const char* msg, ...)
{
 80003ac:	b40f      	push	{r0, r1, r2, r3}
 80003ae:	b580      	push	{r7, lr}
 80003b0:	b0c2      	sub	sp, #264	@ 0x108
 80003b2:	af00      	add	r7, sp, #0
		esc_set_1v2_source(FLOATING);
 80003b4:	2000      	movs	r0, #0
 80003b6:	f000 fa13 	bl	80007e0 <esc_set_1v2_source>
		esc_set_pwr(FLOATING);
 80003ba:	2000      	movs	r0, #0
 80003bc:	f000 faca 	bl	8000954 <esc_set_pwr>
		char error_string[256];
		va_list args;
		va_start(args, msg);
 80003c0:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80003c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80003c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80003cc:	601a      	str	r2, [r3, #0]
		vsnprintf(error_string, sizeof(error_string), msg, args);
 80003ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80003d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80003d6:	f107 0008 	add.w	r0, r7, #8
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80003e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003e4:	f005 fba6 	bl	8005b34 <vsniprintf>
		va_end(args);
		rpi_printf("error: %s\n", error_string);
 80003e8:	f107 0308 	add.w	r3, r7, #8
 80003ec:	4619      	mov	r1, r3
 80003ee:	4809      	ldr	r0, [pc, #36]	@ (8000414 <error+0x68>)
 80003f0:	f000 fd6a 	bl	8000ec8 <rpi_printf>

		// wait for esc disconnect
		while (esc_is_connected()) {}
 80003f4:	bf00      	nop
 80003f6:	f000 f9e3 	bl	80007c0 <esc_is_connected>
 80003fa:	4603      	mov	r3, r0
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d1fa      	bne.n	80003f6 <error+0x4a>
		startup();
 8000400:	f7ff ff9e 	bl	8000340 <startup>
}
 8000404:	bf00      	nop
 8000406:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800040a:	46bd      	mov	sp, r7
 800040c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000410:	b004      	add	sp, #16
 8000412:	4770      	bx	lr
 8000414:	080064f0 	.word	0x080064f0

08000418 <resistance_tests>:

void resistance_tests() 
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
	esc_set_pwr(FLOATING);
 800041e:	2000      	movs	r0, #0
 8000420:	f000 fa98 	bl	8000954 <esc_set_pwr>
	esc_set_1v2_source(CONNECTED);
 8000424:	2001      	movs	r0, #1
 8000426:	f000 f9db 	bl	80007e0 <esc_set_1v2_source>
	esc_set_swd_mode(MEASURING);
 800042a:	2000      	movs	r0, #0
 800042c:	f000 fa40 	bl	80008b0 <esc_set_swd_mode>
	esc_set_can_mode(MEASURING);
 8000430:	2000      	movs	r0, #0
 8000432:	f000 fa65 	bl	8000900 <esc_set_can_mode>
	esc_set_all_voltage_nets_mode(RESISTANCE);
 8000436:	2001      	movs	r0, #1
 8000438:	f000 fa20 	bl	800087c <esc_set_all_voltage_nets_mode>

	for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) 
 800043c:	2300      	movs	r3, #0
 800043e:	607b      	str	r3, [r7, #4]
 8000440:	e016      	b.n	8000470 <resistance_tests+0x58>
	{
		uint32_t val = adc_read_channel_blocking(adc_channels_resistance[net]);
 8000442:	4a10      	ldr	r2, [pc, #64]	@ (8000484 <resistance_tests+0x6c>)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800044a:	4618      	mov	r0, r3
 800044c:	f7ff ff4a 	bl	80002e4 <adc_read_channel_blocking>
 8000450:	6038      	str	r0, [r7, #0]
		if (val < POINT_SIX_VOLTS) 
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	f5b3 7f3a 	cmp.w	r3, #744	@ 0x2e8
 8000458:	d807      	bhi.n	800046a <resistance_tests+0x52>
		{
			error("resistance on net %s too low", net_names[net]);
 800045a:	4a0b      	ldr	r2, [pc, #44]	@ (8000488 <resistance_tests+0x70>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000462:	4619      	mov	r1, r3
 8000464:	4809      	ldr	r0, [pc, #36]	@ (800048c <resistance_tests+0x74>)
 8000466:	f7ff ffa1 	bl	80003ac <error>
	for (int net = 0; net < NUM_RESISTANCE_CHANNELS; net++) 
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	3301      	adds	r3, #1
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2209      	movs	r2, #9
 8000474:	4293      	cmp	r3, r2
 8000476:	d3e4      	bcc.n	8000442 <resistance_tests+0x2a>
		}
	}

	voltage_tests();
 8000478:	f000 f80a 	bl	8000490 <voltage_tests>
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	20000000 	.word	0x20000000
 8000488:	20000040 	.word	0x20000040
 800048c:	080064fc 	.word	0x080064fc

08000490 <voltage_tests>:

void voltage_tests() 
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
	esc_set_1v2_source(FLOATING);
 8000496:	2000      	movs	r0, #0
 8000498:	f000 f9a2 	bl	80007e0 <esc_set_1v2_source>
	esc_set_pwr(CONNECTED);
 800049c:	2001      	movs	r0, #1
 800049e:	f000 fa59 	bl	8000954 <esc_set_pwr>
	esc_set_all_voltage_nets_mode(VOLTAGE);
 80004a2:	2000      	movs	r0, #0
 80004a4:	f000 f9ea 	bl	800087c <esc_set_all_voltage_nets_mode>

	for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) 
 80004a8:	2300      	movs	r3, #0
 80004aa:	607b      	str	r3, [r7, #4]
 80004ac:	e02a      	b.n	8000504 <voltage_tests+0x74>
	{
		uint32_t val = adc_read_channel_blocking(adc_channels_voltage[net]);
 80004ae:	4a1a      	ldr	r2, [pc, #104]	@ (8000518 <voltage_tests+0x88>)
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004b6:	4618      	mov	r0, r3
 80004b8:	f7ff ff14 	bl	80002e4 <adc_read_channel_blocking>
 80004bc:	6038      	str	r0, [r7, #0]
		if (val < (expected_voltages[net] - tolerances[net]) || val > (expected_voltages[net] + tolerances[net])) 
 80004be:	4a17      	ldr	r2, [pc, #92]	@ (800051c <voltage_tests+0x8c>)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004c6:	4916      	ldr	r1, [pc, #88]	@ (8000520 <voltage_tests+0x90>)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004ce:	1ad3      	subs	r3, r2, r3
 80004d0:	683a      	ldr	r2, [r7, #0]
 80004d2:	429a      	cmp	r2, r3
 80004d4:	d30b      	bcc.n	80004ee <voltage_tests+0x5e>
 80004d6:	4a11      	ldr	r2, [pc, #68]	@ (800051c <voltage_tests+0x8c>)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004de:	4910      	ldr	r1, [pc, #64]	@ (8000520 <voltage_tests+0x90>)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80004e6:	4413      	add	r3, r2
 80004e8:	683a      	ldr	r2, [r7, #0]
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <voltage_tests+0x6e>
		{
			error("voltage on net %s out of range", net_names[net]);
 80004ee:	4a0d      	ldr	r2, [pc, #52]	@ (8000524 <voltage_tests+0x94>)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004f6:	4619      	mov	r1, r3
 80004f8:	480b      	ldr	r0, [pc, #44]	@ (8000528 <voltage_tests+0x98>)
 80004fa:	f7ff ff57 	bl	80003ac <error>
	for (int net = 0; net < NUM_VOLTAGE_CHANNELS; net++) 
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	3301      	adds	r3, #1
 8000502:	607b      	str	r3, [r7, #4]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2207      	movs	r2, #7
 8000508:	4293      	cmp	r3, r2
 800050a:	d3d0      	bcc.n	80004ae <voltage_tests+0x1e>
		}
	}

	flashing();
 800050c:	f000 f80e 	bl	800052c <flashing>
}
 8000510:	bf00      	nop
 8000512:	3708      	adds	r7, #8
 8000514:	46bd      	mov	sp, r7
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000024 	.word	0x20000024
 800051c:	20000064 	.word	0x20000064
 8000520:	20000080 	.word	0x20000080
 8000524:	20000040 	.word	0x20000040
 8000528:	0800651c 	.word	0x0800651c

0800052c <flashing>:

void flashing() 
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
	esc_set_swd_mode(COMMUNICATING);
 8000532:	2001      	movs	r0, #1
 8000534:	f000 f9bc 	bl	80008b0 <esc_set_swd_mode>

	rpi_printf("start flashing\n");
 8000538:	4813      	ldr	r0, [pc, #76]	@ (8000588 <flashing+0x5c>)
 800053a:	f000 fcc5 	bl	8000ec8 <rpi_printf>

	uint8_t rx_msg[16];
	while (1) 
	{
		rpi_receive(rx_msg, 16);
 800053e:	463b      	mov	r3, r7
 8000540:	2110      	movs	r1, #16
 8000542:	4618      	mov	r0, r3
 8000544:	f000 fcac 	bl	8000ea0 <rpi_receive>
		if (strncmp(rx_msg, "done", 4) == 0) 
 8000548:	463b      	mov	r3, r7
 800054a:	2204      	movs	r2, #4
 800054c:	490f      	ldr	r1, [pc, #60]	@ (800058c <flashing+0x60>)
 800054e:	4618      	mov	r0, r3
 8000550:	f005 fb06 	bl	8005b60 <strncmp>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d00e      	beq.n	8000578 <flashing+0x4c>
		{
			break;
		} else if (strncmp(rx_msg, "flashing failed", 16) == 0) 
 800055a:	463b      	mov	r3, r7
 800055c:	490c      	ldr	r1, [pc, #48]	@ (8000590 <flashing+0x64>)
 800055e:	4618      	mov	r0, r3
 8000560:	f7ff fe36 	bl	80001d0 <strcmp>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d102      	bne.n	8000570 <flashing+0x44>
		{
			error("flashing failed");
 800056a:	4809      	ldr	r0, [pc, #36]	@ (8000590 <flashing+0x64>)
 800056c:	f7ff ff1e 	bl	80003ac <error>
		}
		HAL_Delay(10);
 8000570:	200a      	movs	r0, #10
 8000572:	f001 f97b 	bl	800186c <HAL_Delay>
		rpi_receive(rx_msg, 16);
 8000576:	e7e2      	b.n	800053e <flashing+0x12>
			break;
 8000578:	bf00      	nop
	}

	spin();
 800057a:	f000 f889 	bl	8000690 <spin>
}
 800057e:	bf00      	nop
 8000580:	3710      	adds	r7, #16
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}
 8000586:	bf00      	nop
 8000588:	0800653c 	.word	0x0800653c
 800058c:	0800654c 	.word	0x0800654c
 8000590:	08006554 	.word	0x08006554

08000594 <esc_setup>:

void esc_setup() 
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af00      	add	r7, sp, #0
	tm_init(h_can);
 800059a:	4b36      	ldr	r3, [pc, #216]	@ (8000674 <esc_setup+0xe0>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 ff22 	bl	80013e8 <tm_init>
	tm_set_gains(POS_GAIN, VEL_GAIN);
 80005a4:	eddf 0a34 	vldr	s1, [pc, #208]	@ 8000678 <esc_setup+0xe4>
 80005a8:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 80005ac:	f000 ff98 	bl	80014e0 <tm_set_gains>
	tm_set_vel_inc(VEL_INC);
 80005b0:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 800067c <esc_setup+0xe8>
 80005b4:	f000 ffb2 	bl	800151c <tm_set_vel_inc>
	tm_set_limits(VEL_LIMIT * TICKS_PER_TURN / 60, CURRENT_LIMIT);
 80005b8:	eef2 0a06 	vmov.f32	s1, #38	@ 0x41300000  11.0
 80005bc:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8000680 <esc_setup+0xec>
 80005c0:	f000 ffc0 	bl	8001544 <tm_set_limits>
	tm_set_encoder_config((tinymovr_encoder_config_t){.type = 0, .bandwidth = ENCODER_BANDWIDTH});
 80005c4:	2300      	movs	r3, #0
 80005c6:	753b      	strb	r3, [r7, #20]
 80005c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000684 <esc_setup+0xf0>)
 80005ca:	61bb      	str	r3, [r7, #24]
 80005cc:	f107 0314 	add.w	r3, r7, #20
 80005d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005d4:	f000 ffd4 	bl	8001580 <tm_set_encoder_config>
	tm_set_motor_config((tinymovr_motor_config_t){.flags = 0, .pole_pairs = 7, .calibration_constant = CALIBRATION_CURRENT});
 80005d8:	4a2b      	ldr	r2, [pc, #172]	@ (8000688 <esc_setup+0xf4>)
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005e2:	e883 0003 	stmia.w	r3, {r0, r1}
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005ee:	f000 ffe3 	bl	80015b8 <tm_set_motor_config>
	tm_set_state((tinymovr_state_config_t){.state = CALIBRATE, .mode = 0, .errors = 0});
 80005f2:	2301      	movs	r3, #1
 80005f4:	723b      	strb	r3, [r7, #8]
 80005f6:	2300      	movs	r3, #0
 80005f8:	727b      	strb	r3, [r7, #9]
 80005fa:	2300      	movs	r3, #0
 80005fc:	72bb      	strb	r3, [r7, #10]
 80005fe:	68b8      	ldr	r0, [r7, #8]
 8000600:	f000 fffa 	bl	80015f8 <tm_set_state>

	//TODO: this is a long time!
	for (int idx = 0; idx < 1000; idx++) 
 8000604:	2300      	movs	r3, #0
 8000606:	61fb      	str	r3, [r7, #28]
 8000608:	e013      	b.n	8000632 <esc_setup+0x9e>
	{
		tinymovr_state_config_t state = tm_get_state();
 800060a:	f001 f809 	bl	8001620 <tm_get_state>
 800060e:	4603      	mov	r3, r0
 8000610:	461a      	mov	r2, r3
 8000612:	703a      	strb	r2, [r7, #0]
 8000614:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000618:	707a      	strb	r2, [r7, #1]
 800061a:	f3c3 4307 	ubfx	r3, r3, #16, #8
 800061e:	70bb      	strb	r3, [r7, #2]
		if (state.state == IDLE) 
 8000620:	783b      	ldrb	r3, [r7, #0]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d00a      	beq.n	800063c <esc_setup+0xa8>
		{
			break;
		}
		HAL_Delay(50);
 8000626:	2032      	movs	r0, #50	@ 0x32
 8000628:	f001 f920 	bl	800186c <HAL_Delay>
	for (int idx = 0; idx < 1000; idx++) 
 800062c:	69fb      	ldr	r3, [r7, #28]
 800062e:	3301      	adds	r3, #1
 8000630:	61fb      	str	r3, [r7, #28]
 8000632:	69fb      	ldr	r3, [r7, #28]
 8000634:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000638:	dbe7      	blt.n	800060a <esc_setup+0x76>
 800063a:	e000      	b.n	800063e <esc_setup+0xaa>
			break;
 800063c:	bf00      	nop
	}
	tinymovr_state_config_t state = tm_get_state();
 800063e:	f000 ffef 	bl	8001620 <tm_get_state>
 8000642:	4603      	mov	r3, r0
 8000644:	461a      	mov	r2, r3
 8000646:	713a      	strb	r2, [r7, #4]
 8000648:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800064c:	717a      	strb	r2, [r7, #5]
 800064e:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8000652:	71bb      	strb	r3, [r7, #6]
	if (state.state != IDLE && state.errors != 0) 
 8000654:	793b      	ldrb	r3, [r7, #4]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d005      	beq.n	8000666 <esc_setup+0xd2>
 800065a:	79bb      	ldrb	r3, [r7, #6]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d002      	beq.n	8000666 <esc_setup+0xd2>
	{
		error("calibration failed");
 8000660:	480a      	ldr	r0, [pc, #40]	@ (800068c <esc_setup+0xf8>)
 8000662:	f7ff fea3 	bl	80003ac <error>
	}
	tm_save_config();
 8000666:	f001 f811 	bl	800168c <tm_save_config>

}
 800066a:	bf00      	nop
 800066c:	3720      	adds	r7, #32
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	2000014c 	.word	0x2000014c
 8000678:	38d1b717 	.word	0x38d1b717
 800067c:	43fa0000 	.word	0x43fa0000
 8000680:	47855500 	.word	0x47855500
 8000684:	44bb8000 	.word	0x44bb8000
 8000688:	08006578 	.word	0x08006578
 800068c:	08006564 	.word	0x08006564

08000690 <spin>:

void spin() 
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b084      	sub	sp, #16
 8000694:	af00      	add	r7, sp, #0
	esc_set_can_mode(COMMUNICATING);
 8000696:	2001      	movs	r0, #1
 8000698:	f000 f932 	bl	8000900 <esc_set_can_mode>
	
	rpi_printf("starting spin test\n");
 800069c:	4837      	ldr	r0, [pc, #220]	@ (800077c <spin+0xec>)
 800069e:	f000 fc13 	bl	8000ec8 <rpi_printf>

	esc_setup();
 80006a2:	f7ff ff77 	bl	8000594 <esc_setup>

	tm_set_state((tinymovr_state_config_t){.state = CONTROL, .mode = VELOCITY, .errors = 0});
 80006a6:	4a36      	ldr	r2, [pc, #216]	@ (8000780 <spin+0xf0>)
 80006a8:	f107 0308 	add.w	r3, r7, #8
 80006ac:	6812      	ldr	r2, [r2, #0]
 80006ae:	4611      	mov	r1, r2
 80006b0:	8019      	strh	r1, [r3, #0]
 80006b2:	3302      	adds	r3, #2
 80006b4:	0c12      	lsrs	r2, r2, #16
 80006b6:	701a      	strb	r2, [r3, #0]
 80006b8:	68b8      	ldr	r0, [r7, #8]
 80006ba:	f000 ff9d 	bl	80015f8 <tm_set_state>
	tm_set_vel_setpoint(SPIN_TEST_VEL_SETPOINT);
 80006be:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8000784 <spin+0xf4>
 80006c2:	f000 ffeb 	bl	800169c <tm_set_vel_setpoint>

	float est_vel = tm_get_encoder_estimates();
 80006c6:	f001 f807 	bl	80016d8 <tm_get_encoder_estimates>
 80006ca:	ed87 0a03 	vstr	s0, [r7, #12]
	if (est_vel + THRESHOLD < SPIN_TEST_VEL_SETPOINT || est_vel - THRESHOLD > SPIN_TEST_VEL_SETPOINT)
 80006ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80006d2:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8000788 <spin+0xf8>
 80006d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006da:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8000784 <spin+0xf4>
 80006de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006e6:	d40c      	bmi.n	8000702 <spin+0x72>
 80006e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80006ec:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8000788 <spin+0xf8>
 80006f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80006f4:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8000784 <spin+0xf4>
 80006f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000700:	dd02      	ble.n	8000708 <spin+0x78>
	{
		error("spin test failed");
 8000702:	4822      	ldr	r0, [pc, #136]	@ (800078c <spin+0xfc>)
 8000704:	f7ff fe52 	bl	80003ac <error>
	}

	tm_set_vel_setpoint(-1*SPIN_TEST_VEL_SETPOINT);
 8000708:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8000790 <spin+0x100>
 800070c:	f000 ffc6 	bl	800169c <tm_set_vel_setpoint>

	est_vel = tm_get_encoder_estimates();
 8000710:	f000 ffe2 	bl	80016d8 <tm_get_encoder_estimates>
 8000714:	ed87 0a03 	vstr	s0, [r7, #12]
	if (est_vel + THRESHOLD < -1*SPIN_TEST_VEL_SETPOINT || est_vel - THRESHOLD > -1*SPIN_TEST_VEL_SETPOINT)
 8000718:	edd7 7a03 	vldr	s15, [r7, #12]
 800071c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000788 <spin+0xf8>
 8000720:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000724:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000790 <spin+0x100>
 8000728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800072c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000730:	d40c      	bmi.n	800074c <spin+0xbc>
 8000732:	edd7 7a03 	vldr	s15, [r7, #12]
 8000736:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000788 <spin+0xf8>
 800073a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800073e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000790 <spin+0x100>
 8000742:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	dd02      	ble.n	8000752 <spin+0xc2>
	{
		error("spin test failed");
 800074c:	480f      	ldr	r0, [pc, #60]	@ (800078c <spin+0xfc>)
 800074e:	f7ff fe2d 	bl	80003ac <error>
	}

	tm_set_vel_setpoint(0);
 8000752:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8000794 <spin+0x104>
 8000756:	f000 ffa1 	bl	800169c <tm_set_vel_setpoint>
	tm_set_state((tinymovr_state_config_t){.state = IDLE, .mode = 0, .errors = 0});
 800075a:	2300      	movs	r3, #0
 800075c:	713b      	strb	r3, [r7, #4]
 800075e:	2300      	movs	r3, #0
 8000760:	717b      	strb	r3, [r7, #5]
 8000762:	2300      	movs	r3, #0
 8000764:	71bb      	strb	r3, [r7, #6]
 8000766:	6878      	ldr	r0, [r7, #4]
 8000768:	f000 ff46 	bl	80015f8 <tm_set_state>

	error("success");
 800076c:	480a      	ldr	r0, [pc, #40]	@ (8000798 <spin+0x108>)
 800076e:	f7ff fe1d 	bl	80003ac <error>
}
 8000772:	bf00      	nop
 8000774:	3710      	adds	r7, #16
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	08006580 	.word	0x08006580
 8000780:	080065b0 	.word	0x080065b0
 8000784:	47c35000 	.word	0x47c35000
 8000788:	447a0000 	.word	0x447a0000
 800078c:	08006594 	.word	0x08006594
 8000790:	c7c35000 	.word	0xc7c35000
 8000794:	00000000 	.word	0x00000000
 8000798:	080065a8 	.word	0x080065a8

0800079c <invert>:
    ESC_P10V_SEL_GPIO_Port,
    ESC_PVMAIN_SEL_GPIO_Port
};

GPIO_PinState invert(GPIO_PinState state) 
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
	if (state == GPIO_PIN_RESET) 
 80007a6:	79fb      	ldrb	r3, [r7, #7]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d101      	bne.n	80007b0 <invert+0x14>
    {
		return GPIO_PIN_SET;
 80007ac:	2301      	movs	r3, #1
 80007ae:	e000      	b.n	80007b2 <invert+0x16>
	} else {
		return GPIO_PIN_RESET;
 80007b0:	2300      	movs	r3, #0
	}
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	370c      	adds	r7, #12
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
	...

080007c0 <esc_is_connected>:

bool esc_is_connected() 
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(ESC_DET_GPIO_Port, ESC_DET_Pin) == GPIO_PIN_RESET);
 80007c4:	2110      	movs	r1, #16
 80007c6:	4805      	ldr	r0, [pc, #20]	@ (80007dc <esc_is_connected+0x1c>)
 80007c8:	f002 ff40 	bl	800364c <HAL_GPIO_ReadPin>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	bf0c      	ite	eq
 80007d2:	2301      	moveq	r3, #1
 80007d4:	2300      	movne	r3, #0
 80007d6:	b2db      	uxtb	r3, r3
}
 80007d8:	4618      	mov	r0, r3
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	48000400 	.word	0x48000400

080007e0 <esc_set_1v2_source>:

void esc_set_1v2_source(esc_power_mode_t mode) 
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b082      	sub	sp, #8
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	4603      	mov	r3, r0
 80007e8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ESC_P1V2_SEL_GPIO_Port, ESC_P1V2_SEL_Pin, mode);
 80007ea:	79fb      	ldrb	r3, [r7, #7]
 80007ec:	461a      	mov	r2, r3
 80007ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007f2:	4803      	ldr	r0, [pc, #12]	@ (8000800 <esc_set_1v2_source+0x20>)
 80007f4:	f002 ff42 	bl	800367c <HAL_GPIO_WritePin>
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	48000400 	.word	0x48000400

08000804 <esc_set_voltage_net_mode>:

void esc_set_voltage_net_mode(esc_voltage_net_t net, esc_voltage_net_mode_t mode) 
{
 8000804:	b5b0      	push	{r4, r5, r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	460a      	mov	r2, r1
 800080e:	71fb      	strb	r3, [r7, #7]
 8000810:	4613      	mov	r3, r2
 8000812:	71bb      	strb	r3, [r7, #6]
    if (mode == VOLTAGE) 
 8000814:	79bb      	ldrb	r3, [r7, #6]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d10e      	bne.n	8000838 <esc_set_voltage_net_mode+0x34>
    {
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], voltage_nets_modes[net]);
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	4a14      	ldr	r2, [pc, #80]	@ (8000870 <esc_set_voltage_net_mode+0x6c>)
 800081e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	4a13      	ldr	r2, [pc, #76]	@ (8000874 <esc_set_voltage_net_mode+0x70>)
 8000826:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	4a12      	ldr	r2, [pc, #72]	@ (8000878 <esc_set_voltage_net_mode+0x74>)
 800082e:	5cd3      	ldrb	r3, [r2, r3]
 8000830:	461a      	mov	r2, r3
 8000832:	f002 ff23 	bl	800367c <HAL_GPIO_WritePin>
	} else if (mode == RESISTANCE) 
    {
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], invert(voltage_nets_modes[net]));
	}
}
 8000836:	e016      	b.n	8000866 <esc_set_voltage_net_mode+0x62>
	} else if (mode == RESISTANCE) 
 8000838:	79bb      	ldrb	r3, [r7, #6]
 800083a:	2b01      	cmp	r3, #1
 800083c:	d113      	bne.n	8000866 <esc_set_voltage_net_mode+0x62>
		HAL_GPIO_WritePin(voltage_net_ports[net], voltage_net_pins[net], invert(voltage_nets_modes[net]));
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	4a0b      	ldr	r2, [pc, #44]	@ (8000870 <esc_set_voltage_net_mode+0x6c>)
 8000842:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	4a0a      	ldr	r2, [pc, #40]	@ (8000874 <esc_set_voltage_net_mode+0x70>)
 800084a:	f832 5013 	ldrh.w	r5, [r2, r3, lsl #1]
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	4a09      	ldr	r2, [pc, #36]	@ (8000878 <esc_set_voltage_net_mode+0x74>)
 8000852:	5cd3      	ldrb	r3, [r2, r3]
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ffa1 	bl	800079c <invert>
 800085a:	4603      	mov	r3, r0
 800085c:	461a      	mov	r2, r3
 800085e:	4629      	mov	r1, r5
 8000860:	4620      	mov	r0, r4
 8000862:	f002 ff0b 	bl	800367c <HAL_GPIO_WritePin>
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bdb0      	pop	{r4, r5, r7, pc}
 800086e:	bf00      	nop
 8000870:	200000b4 	.word	0x200000b4
 8000874:	200000a4 	.word	0x200000a4
 8000878:	2000009c 	.word	0x2000009c

0800087c <esc_set_all_voltage_nets_mode>:
void esc_set_all_voltage_nets_mode(esc_voltage_net_mode_t mode) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
	for (esc_voltage_net_t net = 0; net < ESC_VOLTAGE_NET_COUNT; net++) 
 8000886:	2300      	movs	r3, #0
 8000888:	73fb      	strb	r3, [r7, #15]
 800088a:	e008      	b.n	800089e <esc_set_all_voltage_nets_mode+0x22>
    {
		esc_set_voltage_net_mode(net, mode);
 800088c:	79fa      	ldrb	r2, [r7, #7]
 800088e:	7bfb      	ldrb	r3, [r7, #15]
 8000890:	4611      	mov	r1, r2
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ffb6 	bl	8000804 <esc_set_voltage_net_mode>
	for (esc_voltage_net_t net = 0; net < ESC_VOLTAGE_NET_COUNT; net++) 
 8000898:	7bfb      	ldrb	r3, [r7, #15]
 800089a:	3301      	adds	r3, #1
 800089c:	73fb      	strb	r3, [r7, #15]
 800089e:	7bfb      	ldrb	r3, [r7, #15]
 80008a0:	2b06      	cmp	r3, #6
 80008a2:	d9f3      	bls.n	800088c <esc_set_all_voltage_nets_mode+0x10>
	}
}
 80008a4:	bf00      	nop
 80008a6:	bf00      	nop
 80008a8:	3710      	adds	r7, #16
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <esc_set_swd_mode>:

void esc_set_swd_mode(esc_comms_mode_t mode) 
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
    if (mode == MEASURING) 
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d10b      	bne.n	80008d8 <esc_set_swd_mode+0x28>
    {
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_SET);
 80008c0:	2201      	movs	r2, #1
 80008c2:	2104      	movs	r1, #4
 80008c4:	480d      	ldr	r0, [pc, #52]	@ (80008fc <esc_set_swd_mode+0x4c>)
 80008c6:	f002 fed9 	bl	800367c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008d0:	480a      	ldr	r0, [pc, #40]	@ (80008fc <esc_set_swd_mode+0x4c>)
 80008d2:	f002 fed3 	bl	800367c <HAL_GPIO_WritePin>
    } else if (mode == COMMUNICATING) 
    {
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_SET);
    }
}
 80008d6:	e00d      	b.n	80008f4 <esc_set_swd_mode+0x44>
    } else if (mode == COMMUNICATING) 
 80008d8:	79fb      	ldrb	r3, [r7, #7]
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d10a      	bne.n	80008f4 <esc_set_swd_mode+0x44>
        HAL_GPIO_WritePin(ESC_SWDIO_SEL_GPIO_Port, ESC_SWDIO_SEL_Pin, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	2104      	movs	r1, #4
 80008e2:	4806      	ldr	r0, [pc, #24]	@ (80008fc <esc_set_swd_mode+0x4c>)
 80008e4:	f002 feca 	bl	800367c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_SWCLK_SEL_GPIO_Port, ESC_SWCLK_SEL_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008ee:	4803      	ldr	r0, [pc, #12]	@ (80008fc <esc_set_swd_mode+0x4c>)
 80008f0:	f002 fec4 	bl	800367c <HAL_GPIO_WritePin>
}
 80008f4:	bf00      	nop
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	48000400 	.word	0x48000400

08000900 <esc_set_can_mode>:

void esc_set_can_mode(esc_comms_mode_t mode)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
    if (mode == MEASURING) 
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d10c      	bne.n	800092a <esc_set_can_mode+0x2a>
    {
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000916:	480e      	ldr	r0, [pc, #56]	@ (8000950 <esc_set_can_mode+0x50>)
 8000918:	f002 feb0 	bl	800367c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000922:	480b      	ldr	r0, [pc, #44]	@ (8000950 <esc_set_can_mode+0x50>)
 8000924:	f002 feaa 	bl	800367c <HAL_GPIO_WritePin>
    } else if (mode == COMMUNICATING) 
    {
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_SET);
    }
}
 8000928:	e00e      	b.n	8000948 <esc_set_can_mode+0x48>
    } else if (mode == COMMUNICATING) 
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	2b01      	cmp	r3, #1
 800092e:	d10b      	bne.n	8000948 <esc_set_can_mode+0x48>
        HAL_GPIO_WritePin(ESC_CAN_P_SEL_GPIO_Port, ESC_CAN_P_SEL_Pin, GPIO_PIN_RESET);
 8000930:	2200      	movs	r2, #0
 8000932:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000936:	4806      	ldr	r0, [pc, #24]	@ (8000950 <esc_set_can_mode+0x50>)
 8000938:	f002 fea0 	bl	800367c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(ESC_CAN_N_SEL_GPIO_Port, ESC_CAN_N_SEL_Pin, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000942:	4803      	ldr	r0, [pc, #12]	@ (8000950 <esc_set_can_mode+0x50>)
 8000944:	f002 fe9a 	bl	800367c <HAL_GPIO_WritePin>
}
 8000948:	bf00      	nop
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	48000400 	.word	0x48000400

08000954 <esc_set_pwr>:

void esc_set_pwr(esc_power_mode_t mode) 
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, mode);
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	461a      	mov	r2, r3
 8000962:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000966:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800096a:	f002 fe87 	bl	800367c <HAL_GPIO_WritePin>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
	...

08000978 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097c:	f000 ff01 	bl	8001782 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000980:	f000 f818 	bl	80009b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000984:	f000 f96c 	bl	8000c60 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000988:	f000 f85a 	bl	8000a40 <MX_ADC1_Init>
  MX_CAN1_Init();
 800098c:	f000 f8bc 	bl	8000b08 <MX_CAN1_Init>
  MX_SPI1_Init();
 8000990:	f000 f92e 	bl	8000bf0 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000994:	f000 f8ec 	bl	8000b70 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  app_init(&hadc1, &hcan1, &hspi1);
 8000998:	4a03      	ldr	r2, [pc, #12]	@ (80009a8 <main+0x30>)
 800099a:	4904      	ldr	r1, [pc, #16]	@ (80009ac <main+0x34>)
 800099c:	4804      	ldr	r0, [pc, #16]	@ (80009b0 <main+0x38>)
 800099e:	f7ff fc7f 	bl	80002a0 <app_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009a2:	bf00      	nop
 80009a4:	e7fd      	b.n	80009a2 <main+0x2a>
 80009a6:	bf00      	nop
 80009a8:	20000234 	.word	0x20000234
 80009ac:	200001b8 	.word	0x200001b8
 80009b0:	20000154 	.word	0x20000154

080009b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b096      	sub	sp, #88	@ 0x58
 80009b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ba:	f107 0314 	add.w	r3, r7, #20
 80009be:	2244      	movs	r2, #68	@ 0x44
 80009c0:	2100      	movs	r1, #0
 80009c2:	4618      	mov	r0, r3
 80009c4:	f005 f8c4 	bl	8005b50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c8:	463b      	mov	r3, r7
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
 80009d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80009d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80009da:	f002 ffbf 	bl	800395c <HAL_PWREx_ControlVoltageScaling>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80009e4:	f000 fa31 	bl	8000e4a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009e8:	2310      	movs	r3, #16
 80009ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009ec:	2301      	movs	r3, #1
 80009ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009f4:	2360      	movs	r3, #96	@ 0x60
 80009f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	4618      	mov	r0, r3
 8000a02:	f003 f801 	bl	8003a08 <HAL_RCC_OscConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000a0c:	f000 fa1d 	bl	8000e4a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a10:	230f      	movs	r3, #15
 8000a12:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a24:	463b      	mov	r3, r7
 8000a26:	2100      	movs	r1, #0
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f003 fc01 	bl	8004230 <HAL_RCC_ClockConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a34:	f000 fa09 	bl	8000e4a <Error_Handler>
  }
}
 8000a38:	bf00      	nop
 8000a3a:	3758      	adds	r7, #88	@ 0x58
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a46:	463b      	mov	r3, r7
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
 8000a54:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a56:	4b29      	ldr	r3, [pc, #164]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a58:	4a29      	ldr	r2, [pc, #164]	@ (8000b00 <MX_ADC1_Init+0xc0>)
 8000a5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a5c:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a62:	4b26      	ldr	r3, [pc, #152]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a68:	4b24      	ldr	r3, [pc, #144]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a6e:	4b23      	ldr	r3, [pc, #140]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a74:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a76:	2204      	movs	r2, #4
 8000a78:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a7a:	4b20      	ldr	r3, [pc, #128]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a80:	4b1e      	ldr	r3, [pc, #120]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000a86:	4b1d      	ldr	r3, [pc, #116]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a88:	2201      	movs	r2, #1
 8000a8a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a94:	4b19      	ldr	r3, [pc, #100]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000aa0:	4b16      	ldr	r3, [pc, #88]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000aae:	4b13      	ldr	r3, [pc, #76]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ab6:	4811      	ldr	r0, [pc, #68]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000ab8:	f001 f8ea 	bl	8001c90 <HAL_ADC_Init>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000ac2:	f000 f9c2 	bl	8000e4a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <MX_ADC1_Init+0xc4>)
 8000ac8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aca:	2306      	movs	r3, #6
 8000acc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ad2:	237f      	movs	r3, #127	@ 0x7f
 8000ad4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ade:	463b      	mov	r3, r7
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4806      	ldr	r0, [pc, #24]	@ (8000afc <MX_ADC1_Init+0xbc>)
 8000ae4:	f001 fb16 	bl	8002114 <HAL_ADC_ConfigChannel>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000aee:	f000 f9ac 	bl	8000e4a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	3718      	adds	r7, #24
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000154 	.word	0x20000154
 8000b00:	50040000 	.word	0x50040000
 8000b04:	04300002 	.word	0x04300002

08000b08 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000b0c:	4b16      	ldr	r3, [pc, #88]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b0e:	4a17      	ldr	r2, [pc, #92]	@ (8000b6c <MX_CAN1_Init+0x64>)
 8000b10:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000b12:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b14:	2210      	movs	r2, #16
 8000b16:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000b18:	4b13      	ldr	r3, [pc, #76]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b1e:	4b12      	ldr	r3, [pc, #72]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000b24:	4b10      	ldr	r3, [pc, #64]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000b30:	4b0d      	ldr	r3, [pc, #52]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b36:	4b0c      	ldr	r3, [pc, #48]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b42:	4b09      	ldr	r3, [pc, #36]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b48:	4b07      	ldr	r3, [pc, #28]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b4e:	4b06      	ldr	r3, [pc, #24]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b54:	4804      	ldr	r0, [pc, #16]	@ (8000b68 <MX_CAN1_Init+0x60>)
 8000b56:	f002 f831 	bl	8002bbc <HAL_CAN_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000b60:	f000 f973 	bl	8000e4a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	200001b8 	.word	0x200001b8
 8000b6c:	40006400 	.word	0x40006400

08000b70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b76:	4a1c      	ldr	r2, [pc, #112]	@ (8000be8 <MX_I2C1_Init+0x78>)
 8000b78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00100D14;
 8000b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000bec <MX_I2C1_Init+0x7c>)
 8000b7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b80:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b86:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b8c:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b92:	4b14      	ldr	r3, [pc, #80]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b98:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b9e:	4b11      	ldr	r3, [pc, #68]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000baa:	480e      	ldr	r0, [pc, #56]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000bac:	f002 fd96 	bl	80036dc <HAL_I2C_Init>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000bb6:	f000 f948 	bl	8000e4a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000bbe:	f002 fe28 	bl	8003812 <HAL_I2CEx_ConfigAnalogFilter>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bc8:	f000 f93f 	bl	8000e4a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4805      	ldr	r0, [pc, #20]	@ (8000be4 <MX_I2C1_Init+0x74>)
 8000bd0:	f002 fe6a 	bl	80038a8 <HAL_I2CEx_ConfigDigitalFilter>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000bda:	f000 f936 	bl	8000e4a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200001e0 	.word	0x200001e0
 8000be8:	40005400 	.word	0x40005400
 8000bec:	00100d14 	.word	0x00100d14

08000bf0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000bf6:	4a19      	ldr	r2, [pc, #100]	@ (8000c5c <MX_SPI1_Init+0x6c>)
 8000bf8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000bfa:	4b17      	ldr	r3, [pc, #92]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c00:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c06:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c08:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c0c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c0e:	4b12      	ldr	r3, [pc, #72]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c14:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c20:	4b0d      	ldr	r3, [pc, #52]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c26:	4b0c      	ldr	r3, [pc, #48]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c32:	4b09      	ldr	r3, [pc, #36]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c34:	2207      	movs	r2, #7
 8000c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c38:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c3e:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c44:	4804      	ldr	r0, [pc, #16]	@ (8000c58 <MX_SPI1_Init+0x68>)
 8000c46:	f004 f81b 	bl	8004c80 <HAL_SPI_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8000c50:	f000 f8fb 	bl	8000e4a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000234 	.word	0x20000234
 8000c5c:	40013000 	.word	0x40013000

08000c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b08a      	sub	sp, #40	@ 0x28
 8000c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c66:	f107 0314 	add.w	r3, r7, #20
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
 8000c74:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c76:	4b6a      	ldr	r3, [pc, #424]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7a:	4a69      	ldr	r2, [pc, #420]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000c7c:	f043 0304 	orr.w	r3, r3, #4
 8000c80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c82:	4b67      	ldr	r3, [pc, #412]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c86:	f003 0304 	and.w	r3, r3, #4
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c8e:	4b64      	ldr	r3, [pc, #400]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c92:	4a63      	ldr	r2, [pc, #396]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000c94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c9a:	4b61      	ldr	r3, [pc, #388]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca6:	4b5e      	ldr	r3, [pc, #376]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000caa:	4a5d      	ldr	r2, [pc, #372]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cbe:	4b58      	ldr	r3, [pc, #352]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	4a57      	ldr	r2, [pc, #348]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000cc4:	f043 0302 	orr.w	r3, r3, #2
 8000cc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cca:	4b55      	ldr	r3, [pc, #340]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cd6:	4b52      	ldr	r3, [pc, #328]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cda:	4a51      	ldr	r2, [pc, #324]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000cdc:	f043 0308 	orr.w	r3, r3, #8
 8000ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ce2:	4b4f      	ldr	r3, [pc, #316]	@ (8000e20 <MX_GPIO_Init+0x1c0>)
 8000ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ce6:	f003 0308 	and.w	r3, r3, #8
 8000cea:	603b      	str	r3, [r7, #0]
 8000cec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 4176 	mov.w	r1, #62976	@ 0xf600
 8000cf4:	484b      	ldr	r0, [pc, #300]	@ (8000e24 <MX_GPIO_Init+0x1c4>)
 8000cf6:	f002 fcc1 	bl	800367c <HAL_GPIO_WritePin>
                          |USER_LED_Pin|SHUTDOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2103      	movs	r1, #3
 8000cfe:	484a      	ldr	r0, [pc, #296]	@ (8000e28 <MX_GPIO_Init+0x1c8>)
 8000d00:	f002 fcbc 	bl	800367c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8000d04:	2200      	movs	r2, #0
 8000d06:	f24f 4184 	movw	r1, #62596	@ 0xf484
 8000d0a:	4848      	ldr	r0, [pc, #288]	@ (8000e2c <MX_GPIO_Init+0x1cc>)
 8000d0c:	f002 fcb6 	bl	800367c <HAL_GPIO_WritePin>
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESC_PWR_SEL_GPIO_Port, ESC_PWR_SEL_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1a:	f002 fcaf 	bl	800367c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	2104      	movs	r1, #4
 8000d22:	4843      	ldr	r0, [pc, #268]	@ (8000e30 <MX_GPIO_Init+0x1d0>)
 8000d24:	f002 fcaa 	bl	800367c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ESC_P3V3_IO_SEL_Pin ESC_P5V_SEL_Pin ESC_P3V3_A_SEL_Pin USER_BTN_Pin
                           USER_LED_Pin SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = ESC_P3V3_IO_SEL_Pin|ESC_P5V_SEL_Pin|ESC_P3V3_A_SEL_Pin|USER_BTN_Pin
 8000d28:	f44f 4376 	mov.w	r3, #62976	@ 0xf600
 8000d2c:	617b      	str	r3, [r7, #20]
                          |USER_LED_Pin|SHUTDOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4838      	ldr	r0, [pc, #224]	@ (8000e24 <MX_GPIO_Init+0x1c4>)
 8000d42:	f002 fb09 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_PVMAIN_SEL_Pin ESC_P10V_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PVMAIN_SEL_Pin|ESC_P10V_SEL_Pin;
 8000d46:	2303      	movs	r3, #3
 8000d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4832      	ldr	r0, [pc, #200]	@ (8000e28 <MX_GPIO_Init+0x1c8>)
 8000d5e:	f002 fafb 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : ESC_SWDIO_SEL_Pin ESC_P1V2_SEL_Pin ESC_SWCLK_SEL_Pin ESC_CAN_N_SEL_Pin
                           ESC_CAN_P_SEL_Pin EN_1V2_Pin ESC_P1V8_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_SWDIO_SEL_Pin|ESC_P1V2_SEL_Pin|ESC_SWCLK_SEL_Pin|ESC_CAN_N_SEL_Pin
 8000d62:	f24f 4384 	movw	r3, #62596	@ 0xf484
 8000d66:	617b      	str	r3, [r7, #20]
                          |ESC_CAN_P_SEL_Pin|EN_1V2_Pin|ESC_P1V8_SEL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4619      	mov	r1, r3
 8000d7a:	482c      	ldr	r0, [pc, #176]	@ (8000e2c <MX_GPIO_Init+0x1cc>)
 8000d7c:	f002 faec 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_PWR_SEL_Pin */
  GPIO_InitStruct.Pin = ESC_PWR_SEL_Pin;
 8000d80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d86:	2301      	movs	r3, #1
 8000d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESC_PWR_SEL_GPIO_Port, &GPIO_InitStruct);
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	4619      	mov	r1, r3
 8000d98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9c:	f002 fadc 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8000da0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000dae:	f107 0314 	add.w	r3, r7, #20
 8000db2:	4619      	mov	r1, r3
 8000db4:	481b      	ldr	r0, [pc, #108]	@ (8000e24 <MX_GPIO_Init+0x1c4>)
 8000db6:	f002 facf 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_INT_Pin */
  GPIO_InitStruct.Pin = SPI_INT_Pin;
 8000dba:	2304      	movs	r3, #4
 8000dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_INT_GPIO_Port, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4817      	ldr	r0, [pc, #92]	@ (8000e30 <MX_GPIO_Init+0x1d0>)
 8000dd2:	f002 fac1 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESC_DET_Pin */
  GPIO_InitStruct.Pin = ESC_DET_Pin;
 8000dd6:	2310      	movs	r3, #16
 8000dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dde:	2300      	movs	r3, #0
 8000de0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESC_DET_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4810      	ldr	r0, [pc, #64]	@ (8000e2c <MX_GPIO_Init+0x1cc>)
 8000dea:	f002 fab5 	bl	8003358 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVER_TEMP_Pin OVER_CURRENT_Pin */
  GPIO_InitStruct.Pin = OVER_TEMP_Pin|OVER_CURRENT_Pin;
 8000dee:	2360      	movs	r3, #96	@ 0x60
 8000df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000df2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	4619      	mov	r1, r3
 8000e02:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <MX_GPIO_Init+0x1cc>)
 8000e04:	f002 faa8 	bl	8003358 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	2017      	movs	r0, #23
 8000e0e:	f002 fa6c 	bl	80032ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e12:	2017      	movs	r0, #23
 8000e14:	f002 fa85 	bl	8003322 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e18:	bf00      	nop
 8000e1a:	3728      	adds	r7, #40	@ 0x28
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40021000 	.word	0x40021000
 8000e24:	48000800 	.word	0x48000800
 8000e28:	48001c00 	.word	0x48001c00
 8000e2c:	48000400 	.word	0x48000400
 8000e30:	48000c00 	.word	0x48000c00

08000e34 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	80fb      	strh	r3, [r7, #6]
	//gpio_interrupt_cb(GPIO_Pin);
}
 8000e3e:	bf00      	nop
 8000e40:	370c      	adds	r7, #12
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4a:	b480      	push	{r7}
 8000e4c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e4e:	b672      	cpsid	i
}
 8000e50:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e52:	bf00      	nop
 8000e54:	e7fd      	b.n	8000e52 <Error_Handler+0x8>
	...

08000e58 <rpi_transmit>:

    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
}

void rpi_transmit(uint8_t* data, uint16_t size) 
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	460b      	mov	r3, r1
 8000e62:	807b      	strh	r3, [r7, #2]
    // toggle pin to signal pi
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2104      	movs	r1, #4
 8000e68:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <rpi_transmit+0x40>)
 8000e6a:	f002 fc07 	bl	800367c <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000e6e:	200a      	movs	r0, #10
 8000e70:	f000 fcfc 	bl	800186c <HAL_Delay>
    HAL_GPIO_WritePin(SPI_INT_GPIO_Port, SPI_INT_Pin, GPIO_PIN_RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2104      	movs	r1, #4
 8000e78:	4807      	ldr	r0, [pc, #28]	@ (8000e98 <rpi_transmit+0x40>)
 8000e7a:	f002 fbff 	bl	800367c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(h_spi, data, size, 1000);
 8000e7e:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <rpi_transmit+0x44>)
 8000e80:	6818      	ldr	r0, [r3, #0]
 8000e82:	887a      	ldrh	r2, [r7, #2]
 8000e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e88:	6879      	ldr	r1, [r7, #4]
 8000e8a:	f003 ff9c 	bl	8004dc6 <HAL_SPI_Transmit>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	48000c00 	.word	0x48000c00
 8000e9c:	20000298 	.word	0x20000298

08000ea0 <rpi_receive>:

void rpi_receive(uint8_t* data, uint16_t size)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(h_spi, data, size, 1000);
 8000eac:	4b05      	ldr	r3, [pc, #20]	@ (8000ec4 <rpi_receive+0x24>)
 8000eae:	6818      	ldr	r0, [r3, #0]
 8000eb0:	887a      	ldrh	r2, [r7, #2]
 8000eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	f004 f8fb 	bl	80050b2 <HAL_SPI_Receive>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000298 	.word	0x20000298

08000ec8 <rpi_printf>:

void rpi_printf(const char* fmt, ...)
{
 8000ec8:	b40f      	push	{r0, r1, r2, r3}
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b09a      	sub	sp, #104	@ 0x68
 8000ece:	af00      	add	r7, sp, #0
    char buffer[100];
    va_list args;
    va_start(args, fmt);
 8000ed0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000ed4:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000ed6:	1d38      	adds	r0, r7, #4
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8000edc:	2164      	movs	r1, #100	@ 0x64
 8000ede:	f004 fe29 	bl	8005b34 <vsniprintf>
    va_end(args);
    rpi_transmit((uint8_t*)buffer, strlen(buffer));
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff f97d 	bl	80001e4 <strlen>
 8000eea:	4603      	mov	r3, r0
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	1d3b      	adds	r3, r7, #4
 8000ef0:	4611      	mov	r1, r2
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ffb0 	bl	8000e58 <rpi_transmit>
}
 8000ef8:	bf00      	nop
 8000efa:	3768      	adds	r7, #104	@ 0x68
 8000efc:	46bd      	mov	sp, r7
 8000efe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f02:	b004      	add	sp, #16
 8000f04:	4770      	bx	lr
	...

08000f08 <rpi_is_awake>:

bool rpi_is_awake() 
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
    uint8_t resp[4];
    rpi_transmit((uint8_t*)"ping", 5);
 8000f0e:	2105      	movs	r1, #5
 8000f10:	480b      	ldr	r0, [pc, #44]	@ (8000f40 <rpi_is_awake+0x38>)
 8000f12:	f7ff ffa1 	bl	8000e58 <rpi_transmit>
    rpi_receive(resp, sizeof(resp));
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2104      	movs	r1, #4
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ffc0 	bl	8000ea0 <rpi_receive>
    return (strncmp((char*)resp, "pong", 4) == 0);
 8000f20:	1d3b      	adds	r3, r7, #4
 8000f22:	2204      	movs	r2, #4
 8000f24:	4907      	ldr	r1, [pc, #28]	@ (8000f44 <rpi_is_awake+0x3c>)
 8000f26:	4618      	mov	r0, r3
 8000f28:	f004 fe1a 	bl	8005b60 <strncmp>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	bf0c      	ite	eq
 8000f32:	2301      	moveq	r3, #1
 8000f34:	2300      	movne	r3, #0
 8000f36:	b2db      	uxtb	r3, r3
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	080065b4 	.word	0x080065b4
 8000f44:	080065bc 	.word	0x080065bc

08000f48 <rpi_wake>:

void rpi_wake()
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SHUTDOWN_GPIO_Port, SHUTDOWN_Pin, GPIO_PIN_SET); 
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f52:	4802      	ldr	r0, [pc, #8]	@ (8000f5c <rpi_wake+0x14>)
 8000f54:	f002 fb92 	bl	800367c <HAL_GPIO_WritePin>
}
 8000f58:	bf00      	nop
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	48000800 	.word	0x48000800

08000f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f66:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa4 <HAL_MspInit+0x44>)
 8000f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fa4 <HAL_MspInit+0x44>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f72:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <HAL_MspInit+0x44>)
 8000f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <HAL_MspInit+0x44>)
 8000f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f82:	4a08      	ldr	r2, [pc, #32]	@ (8000fa4 <HAL_MspInit+0x44>)
 8000f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f88:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <HAL_MspInit+0x44>)
 8000f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b0a4      	sub	sp, #144	@ 0x90
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	2260      	movs	r2, #96	@ 0x60
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f004 fdc1 	bl	8005b50 <memset>
  if(hadc->Instance==ADC1)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a40      	ldr	r2, [pc, #256]	@ (80010d4 <HAL_ADC_MspInit+0x12c>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d179      	bne.n	80010cc <HAL_ADC_MspInit+0x124>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fd8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fdc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fde:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fe2:	673b      	str	r3, [r7, #112]	@ 0x70
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000fec:	2310      	movs	r3, #16
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ff0:	2307      	movs	r3, #7
 8000ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000ffc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001000:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	4618      	mov	r0, r3
 8001008:	f003 fafe 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001012:	f7ff ff1a 	bl	8000e4a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001016:	4b30      	ldr	r3, [pc, #192]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101a:	4a2f      	ldr	r2, [pc, #188]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 800101c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001022:	4b2d      	ldr	r3, [pc, #180]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800102a:	61bb      	str	r3, [r7, #24]
 800102c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800102e:	4b2a      	ldr	r3, [pc, #168]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001032:	4a29      	ldr	r2, [pc, #164]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001034:	f043 0304 	orr.w	r3, r3, #4
 8001038:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800103a:	4b27      	ldr	r3, [pc, #156]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103e:	f003 0304 	and.w	r3, r3, #4
 8001042:	617b      	str	r3, [r7, #20]
 8001044:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104a:	4a23      	ldr	r2, [pc, #140]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 800104c:	f043 0301 	orr.w	r3, r3, #1
 8001050:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001052:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001054:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001056:	f003 0301 	and.w	r3, r3, #1
 800105a:	613b      	str	r3, [r7, #16]
 800105c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105e:	4b1e      	ldr	r3, [pc, #120]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001062:	4a1d      	ldr	r2, [pc, #116]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 8001064:	f043 0302 	orr.w	r3, r3, #2
 8001068:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800106a:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <HAL_ADC_MspInit+0x130>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001076:	233f      	movs	r3, #63	@ 0x3f
 8001078:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800107a:	230b      	movs	r3, #11
 800107c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001086:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800108a:	4619      	mov	r1, r3
 800108c:	4813      	ldr	r0, [pc, #76]	@ (80010dc <HAL_ADC_MspInit+0x134>)
 800108e:	f002 f963 	bl	8003358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001092:	23ff      	movs	r3, #255	@ 0xff
 8001094:	67fb      	str	r3, [r7, #124]	@ 0x7c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001096:	230b      	movs	r3, #11
 8001098:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80010a6:	4619      	mov	r1, r3
 80010a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ac:	f002 f954 	bl	8003358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010b0:	2303      	movs	r3, #3
 80010b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010b4:	230b      	movs	r3, #11
 80010b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c0:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80010c4:	4619      	mov	r1, r3
 80010c6:	4806      	ldr	r0, [pc, #24]	@ (80010e0 <HAL_ADC_MspInit+0x138>)
 80010c8:	f002 f946 	bl	8003358 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80010cc:	bf00      	nop
 80010ce:	3790      	adds	r7, #144	@ 0x90
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	50040000 	.word	0x50040000
 80010d8:	40021000 	.word	0x40021000
 80010dc:	48000800 	.word	0x48000800
 80010e0:	48000400 	.word	0x48000400

080010e4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b08a      	sub	sp, #40	@ 0x28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a17      	ldr	r2, [pc, #92]	@ (8001160 <HAL_CAN_MspInit+0x7c>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d128      	bne.n	8001158 <HAL_CAN_MspInit+0x74>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001106:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <HAL_CAN_MspInit+0x80>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	4a16      	ldr	r2, [pc, #88]	@ (8001164 <HAL_CAN_MspInit+0x80>)
 800110c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001110:	6593      	str	r3, [r2, #88]	@ 0x58
 8001112:	4b14      	ldr	r3, [pc, #80]	@ (8001164 <HAL_CAN_MspInit+0x80>)
 8001114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <HAL_CAN_MspInit+0x80>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	4a10      	ldr	r2, [pc, #64]	@ (8001164 <HAL_CAN_MspInit+0x80>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <HAL_CAN_MspInit+0x80>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001136:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800113a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001148:	2309      	movs	r3, #9
 800114a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114c:	f107 0314 	add.w	r3, r7, #20
 8001150:	4619      	mov	r1, r3
 8001152:	4805      	ldr	r0, [pc, #20]	@ (8001168 <HAL_CAN_MspInit+0x84>)
 8001154:	f002 f900 	bl	8003358 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001158:	bf00      	nop
 800115a:	3728      	adds	r7, #40	@ 0x28
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40006400 	.word	0x40006400
 8001164:	40021000 	.word	0x40021000
 8001168:	48000400 	.word	0x48000400

0800116c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b0a2      	sub	sp, #136	@ 0x88
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001184:	f107 0314 	add.w	r3, r7, #20
 8001188:	2260      	movs	r2, #96	@ 0x60
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f004 fcdf 	bl	8005b50 <memset>
  if(hi2c->Instance==I2C1)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	4a20      	ldr	r2, [pc, #128]	@ (8001218 <HAL_I2C_MspInit+0xac>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d139      	bne.n	8001210 <HAL_I2C_MspInit+0xa4>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800119c:	2340      	movs	r3, #64	@ 0x40
 800119e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a4:	f107 0314 	add.w	r3, r7, #20
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 fa2d 	bl	8004608 <HAL_RCCEx_PeriphCLKConfig>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011b4:	f7ff fe49 	bl	8000e4a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_I2C_MspInit+0xb0>)
 80011ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011bc:	4a17      	ldr	r2, [pc, #92]	@ (800121c <HAL_I2C_MspInit+0xb0>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <HAL_I2C_MspInit+0xb0>)
 80011c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80011d0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80011d4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d6:	2312      	movs	r3, #18
 80011d8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011de:	2303      	movs	r3, #3
 80011e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011e4:	2304      	movs	r3, #4
 80011e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011ee:	4619      	mov	r1, r3
 80011f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f4:	f002 f8b0 	bl	8003358 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f8:	4b08      	ldr	r3, [pc, #32]	@ (800121c <HAL_I2C_MspInit+0xb0>)
 80011fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fc:	4a07      	ldr	r2, [pc, #28]	@ (800121c <HAL_I2C_MspInit+0xb0>)
 80011fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001202:	6593      	str	r3, [r2, #88]	@ 0x58
 8001204:	4b05      	ldr	r3, [pc, #20]	@ (800121c <HAL_I2C_MspInit+0xb0>)
 8001206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001210:	bf00      	nop
 8001212:	3788      	adds	r7, #136	@ 0x88
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40005400 	.word	0x40005400
 800121c:	40021000 	.word	0x40021000

08001220 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	@ 0x28
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	f107 0314 	add.w	r3, r7, #20
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a26      	ldr	r2, [pc, #152]	@ (80012d8 <HAL_SPI_MspInit+0xb8>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d145      	bne.n	80012ce <HAL_SPI_MspInit+0xae>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001242:	4b26      	ldr	r3, [pc, #152]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001246:	4a25      	ldr	r2, [pc, #148]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001248:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800124c:	6613      	str	r3, [r2, #96]	@ 0x60
 800124e:	4b23      	ldr	r3, [pc, #140]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001252:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	4b20      	ldr	r3, [pc, #128]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	4a1f      	ldr	r2, [pc, #124]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001266:	4b1d      	ldr	r3, [pc, #116]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b1a      	ldr	r3, [pc, #104]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	4a19      	ldr	r2, [pc, #100]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127e:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <HAL_SPI_MspInit+0xbc>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    PA15 (JTDI)     ------> SPI1_NSS
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 800128a:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 800128e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800129c:	2305      	movs	r3, #5
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012aa:	f002 f855 	bl	8003358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80012ae:	2308      	movs	r3, #8
 80012b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ba:	2303      	movs	r3, #3
 80012bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012be:	2305      	movs	r3, #5
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	4619      	mov	r1, r3
 80012c8:	4805      	ldr	r0, [pc, #20]	@ (80012e0 <HAL_SPI_MspInit+0xc0>)
 80012ca:	f002 f845 	bl	8003358 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80012ce:	bf00      	nop
 80012d0:	3728      	adds	r7, #40	@ 0x28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40013000 	.word	0x40013000
 80012dc:	40021000 	.word	0x40021000
 80012e0:	48000400 	.word	0x48000400

080012e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <NMI_Handler+0x4>

080012ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f0:	bf00      	nop
 80012f2:	e7fd      	b.n	80012f0 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <MemManage_Handler+0x4>

080012fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <BusFault_Handler+0x4>

08001304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <UsageFault_Handler+0x4>

0800130c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr

0800131a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800131a:	b480      	push	{r7}
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800133a:	f000 fa77 	bl	800182c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}

08001342 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OVER_TEMP_Pin);
 8001346:	2020      	movs	r0, #32
 8001348:	f002 f9b0 	bl	80036ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(OVER_CURRENT_Pin);
 800134c:	2040      	movs	r0, #64	@ 0x40
 800134e:	f002 f9ad 	bl	80036ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001360:	4a14      	ldr	r2, [pc, #80]	@ (80013b4 <_sbrk+0x5c>)
 8001362:	4b15      	ldr	r3, [pc, #84]	@ (80013b8 <_sbrk+0x60>)
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800136c:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <_sbrk+0x64>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d102      	bne.n	800137a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001374:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <_sbrk+0x64>)
 8001376:	4a12      	ldr	r2, [pc, #72]	@ (80013c0 <_sbrk+0x68>)
 8001378:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137a:	4b10      	ldr	r3, [pc, #64]	@ (80013bc <_sbrk+0x64>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4413      	add	r3, r2
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	429a      	cmp	r2, r3
 8001386:	d207      	bcs.n	8001398 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001388:	f004 fbfc 	bl	8005b84 <__errno>
 800138c:	4603      	mov	r3, r0
 800138e:	220c      	movs	r2, #12
 8001390:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	e009      	b.n	80013ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <_sbrk+0x64>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800139e:	4b07      	ldr	r3, [pc, #28]	@ (80013bc <_sbrk+0x64>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	4a05      	ldr	r2, [pc, #20]	@ (80013bc <_sbrk+0x64>)
 80013a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013aa:	68fb      	ldr	r3, [r7, #12]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	3718      	adds	r7, #24
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	2000c000 	.word	0x2000c000
 80013b8:	00000400 	.word	0x00000400
 80013bc:	2000029c 	.word	0x2000029c
 80013c0:	20000468 	.word	0x20000468

080013c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013c8:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <SystemInit+0x20>)
 80013ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ce:	4a05      	ldr	r2, [pc, #20]	@ (80013e4 <SystemInit+0x20>)
 80013d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000ed00 	.word	0xe000ed00

080013e8 <tm_init>:

tinymovr_can_tx_t g_can_tx;
tinymovr_can_rx_t g_can_rx; 

void tm_init(CAN_HandleTypeDef* h_can) 
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_ActivateNotification(h_can, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) 
 80013f0:	2102      	movs	r1, #2
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f001 fe77 	bl	80030e6 <HAL_CAN_ActivateNotification>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <tm_init+0x1a>
    {
	  Error_Handler();
 80013fe:	f7ff fd24 	bl	8000e4a <Error_Handler>
	}

    g_can_tx.h_can = h_can;
 8001402:	4a1d      	ldr	r2, [pc, #116]	@ (8001478 <tm_init+0x90>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6253      	str	r3, [r2, #36]	@ 0x24
    g_can_rx.h_can = h_can;
 8001408:	4a1c      	ldr	r2, [pc, #112]	@ (800147c <tm_init+0x94>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    memset(g_can_tx.tx_data,0,8);
 800140e:	2208      	movs	r2, #8
 8001410:	2100      	movs	r1, #0
 8001412:	481b      	ldr	r0, [pc, #108]	@ (8001480 <tm_init+0x98>)
 8001414:	f004 fb9c 	bl	8005b50 <memset>
    memset(g_can_rx.rx_data,0,8);
 8001418:	2208      	movs	r2, #8
 800141a:	2100      	movs	r1, #0
 800141c:	4819      	ldr	r0, [pc, #100]	@ (8001484 <tm_init+0x9c>)
 800141e:	f004 fb97 	bl	8005b50 <memset>

    g_can_rx.canfil.FilterBank = 0;
 8001422:	4b16      	ldr	r3, [pc, #88]	@ (800147c <tm_init+0x94>)
 8001424:	2200      	movs	r2, #0
 8001426:	639a      	str	r2, [r3, #56]	@ 0x38
    g_can_rx.canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8001428:	4b14      	ldr	r3, [pc, #80]	@ (800147c <tm_init+0x94>)
 800142a:	2200      	movs	r2, #0
 800142c:	63da      	str	r2, [r3, #60]	@ 0x3c
    g_can_rx.canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 800142e:	4b13      	ldr	r3, [pc, #76]	@ (800147c <tm_init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	635a      	str	r2, [r3, #52]	@ 0x34
    g_can_rx.canfil.FilterIdHigh = 0;
 8001434:	4b11      	ldr	r3, [pc, #68]	@ (800147c <tm_init+0x94>)
 8001436:	2200      	movs	r2, #0
 8001438:	625a      	str	r2, [r3, #36]	@ 0x24
    g_can_rx.canfil.FilterIdLow = 0;
 800143a:	4b10      	ldr	r3, [pc, #64]	@ (800147c <tm_init+0x94>)
 800143c:	2200      	movs	r2, #0
 800143e:	629a      	str	r2, [r3, #40]	@ 0x28
    g_can_rx.canfil.FilterMaskIdHigh = 0;
 8001440:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <tm_init+0x94>)
 8001442:	2200      	movs	r2, #0
 8001444:	62da      	str	r2, [r3, #44]	@ 0x2c
    g_can_rx.canfil.FilterMaskIdLow = 0;
 8001446:	4b0d      	ldr	r3, [pc, #52]	@ (800147c <tm_init+0x94>)
 8001448:	2200      	movs	r2, #0
 800144a:	631a      	str	r2, [r3, #48]	@ 0x30
    g_can_rx.canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 800144c:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <tm_init+0x94>)
 800144e:	2201      	movs	r2, #1
 8001450:	641a      	str	r2, [r3, #64]	@ 0x40
    g_can_rx.canfil.FilterActivation = ENABLE;
 8001452:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <tm_init+0x94>)
 8001454:	2201      	movs	r2, #1
 8001456:	645a      	str	r2, [r3, #68]	@ 0x44
    g_can_rx.canfil.SlaveStartFilterBank = 14;
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <tm_init+0x94>)
 800145a:	220e      	movs	r2, #14
 800145c:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_CAN_ConfigFilter(h_can,&g_can_rx.canfil) != HAL_OK)
 800145e:	490a      	ldr	r1, [pc, #40]	@ (8001488 <tm_init+0xa0>)
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f001 fca6 	bl	8002db2 <HAL_CAN_ConfigFilter>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <tm_init+0x88>
    {
        Error_Handler();
 800146c:	f7ff fced 	bl	8000e4a <Error_Handler>
    }
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200002a0 	.word	0x200002a0
 800147c:	200002c8 	.word	0x200002c8
 8001480:	200002b8 	.word	0x200002b8
 8001484:	200002e4 	.word	0x200002e4
 8001488:	200002ec 	.word	0x200002ec

0800148c <can_send_frame>:
		return;
	}
}

void can_send_frame(uint32_t num_bytes, uint8_t endpoint) 
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
	  g_can_tx.tx_header.IDE = CAN_ID_STD;
 8001498:	4b0e      	ldr	r3, [pc, #56]	@ (80014d4 <can_send_frame+0x48>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
	  g_can_tx.tx_header.StdId = CAN_ID << 6 | endpoint;
 800149e:	78fb      	ldrb	r3, [r7, #3]
 80014a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	461a      	mov	r2, r3
 80014a8:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <can_send_frame+0x48>)
 80014aa:	601a      	str	r2, [r3, #0]
	  g_can_tx.tx_header.ExtId = 0;
 80014ac:	4b09      	ldr	r3, [pc, #36]	@ (80014d4 <can_send_frame+0x48>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	605a      	str	r2, [r3, #4]
	  g_can_tx.tx_header.RTR = CAN_RTR_DATA;
 80014b2:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <can_send_frame+0x48>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	60da      	str	r2, [r3, #12]
	  g_can_tx.tx_header.DLC = num_bytes;
 80014b8:	4a06      	ldr	r2, [pc, #24]	@ (80014d4 <can_send_frame+0x48>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6113      	str	r3, [r2, #16]

	  HAL_CAN_AddTxMessage(g_can_tx.h_can, &g_can_tx.tx_header, g_can_tx.tx_data, &g_can_tx.mailbox);
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <can_send_frame+0x48>)
 80014c0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80014c2:	4b05      	ldr	r3, [pc, #20]	@ (80014d8 <can_send_frame+0x4c>)
 80014c4:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <can_send_frame+0x50>)
 80014c6:	4903      	ldr	r1, [pc, #12]	@ (80014d4 <can_send_frame+0x48>)
 80014c8:	f001 fd3d 	bl	8002f46 <HAL_CAN_AddTxMessage>
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	200002a0 	.word	0x200002a0
 80014d8:	200002c0 	.word	0x200002c0
 80014dc:	200002b8 	.word	0x200002b8

080014e0 <tm_set_gains>:

void tm_set_gains(float position, float velocity)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80014ea:	edc7 0a00 	vstr	s1, [r7]
    float32_to_4_byte_array(position, &g_can_tx.tx_data[0]);
 80014ee:	4809      	ldr	r0, [pc, #36]	@ (8001514 <tm_set_gains+0x34>)
 80014f0:	ed97 0a01 	vldr	s0, [r7, #4]
 80014f4:	f000 f90c 	bl	8001710 <float32_to_4_byte_array>
    float32_to_4_byte_array(velocity, &g_can_tx.tx_data[4]);
 80014f8:	4807      	ldr	r0, [pc, #28]	@ (8001518 <tm_set_gains+0x38>)
 80014fa:	ed97 0a00 	vldr	s0, [r7]
 80014fe:	f000 f907 	bl	8001710 <float32_to_4_byte_array>
    can_send_frame(8, TM_SET_GAINS);
 8001502:	2119      	movs	r1, #25
 8001504:	2008      	movs	r0, #8
 8001506:	f7ff ffc1 	bl	800148c <can_send_frame>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	200002b8 	.word	0x200002b8
 8001518:	200002bc 	.word	0x200002bc

0800151c <tm_set_vel_inc>:

void tm_set_vel_inc(float increment)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	ed87 0a01 	vstr	s0, [r7, #4]
    float32_to_4_byte_array(increment, &g_can_tx.tx_data[0]);
 8001526:	4806      	ldr	r0, [pc, #24]	@ (8001540 <tm_set_vel_inc+0x24>)
 8001528:	ed97 0a01 	vldr	s0, [r7, #4]
 800152c:	f000 f8f0 	bl	8001710 <float32_to_4_byte_array>
    can_send_frame(4, TM_SET_VEL_INC);
 8001530:	212b      	movs	r1, #43	@ 0x2b
 8001532:	2004      	movs	r0, #4
 8001534:	f7ff ffaa 	bl	800148c <can_send_frame>
}
 8001538:	bf00      	nop
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200002b8 	.word	0x200002b8

08001544 <tm_set_limits>:

void tm_set_limits(float velocity, float current)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	ed87 0a01 	vstr	s0, [r7, #4]
 800154e:	edc7 0a00 	vstr	s1, [r7]
	float32_to_4_byte_array(velocity, &g_can_tx.tx_data[0]);
 8001552:	4809      	ldr	r0, [pc, #36]	@ (8001578 <tm_set_limits+0x34>)
 8001554:	ed97 0a01 	vldr	s0, [r7, #4]
 8001558:	f000 f8da 	bl	8001710 <float32_to_4_byte_array>
	float32_to_4_byte_array(current, &g_can_tx.tx_data[4]);
 800155c:	4807      	ldr	r0, [pc, #28]	@ (800157c <tm_set_limits+0x38>)
 800155e:	ed97 0a00 	vldr	s0, [r7]
 8001562:	f000 f8d5 	bl	8001710 <float32_to_4_byte_array>
    can_send_frame(8, TM_SET_LIMITS);
 8001566:	210f      	movs	r1, #15
 8001568:	2008      	movs	r0, #8
 800156a:	f7ff ff8f 	bl	800148c <can_send_frame>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200002b8 	.word	0x200002b8
 800157c:	200002bc 	.word	0x200002bc

08001580 <tm_set_encoder_config>:
    memcpy(&config, &g_can_rx.rx_data, sizeof(tinymovr_encoder_config_t));
    return config;
}

void tm_set_encoder_config(tinymovr_encoder_config_t config)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	463b      	mov	r3, r7
 8001588:	e883 0003 	stmia.w	r3, {r0, r1}
    g_can_tx.tx_data[0] = config.type;
 800158c:	783a      	ldrb	r2, [r7, #0]
 800158e:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <tm_set_encoder_config+0x30>)
 8001590:	761a      	strb	r2, [r3, #24]
    float32_to_4_byte_array(config.bandwidth, &g_can_tx.tx_data[1]);
 8001592:	edd7 7a01 	vldr	s15, [r7, #4]
 8001596:	4807      	ldr	r0, [pc, #28]	@ (80015b4 <tm_set_encoder_config+0x34>)
 8001598:	eeb0 0a67 	vmov.f32	s0, s15
 800159c:	f000 f8b8 	bl	8001710 <float32_to_4_byte_array>
    can_send_frame(5, TM_SET_ENCODER_CONFIG);
 80015a0:	2111      	movs	r1, #17
 80015a2:	2005      	movs	r0, #5
 80015a4:	f7ff ff72 	bl	800148c <can_send_frame>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200002a0 	.word	0x200002a0
 80015b4:	200002b9 	.word	0x200002b9

080015b8 <tm_set_motor_config>:

void tm_set_motor_config(tinymovr_motor_config_t config)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	463b      	mov	r3, r7
 80015c0:	e883 0003 	stmia.w	r3, {r0, r1}
    g_can_tx.tx_data[0] = config.flags;
 80015c4:	783a      	ldrb	r2, [r7, #0]
 80015c6:	4b0a      	ldr	r3, [pc, #40]	@ (80015f0 <tm_set_motor_config+0x38>)
 80015c8:	761a      	strb	r2, [r3, #24]
    g_can_tx.tx_data[1] = config.pole_pairs;
 80015ca:	787a      	ldrb	r2, [r7, #1]
 80015cc:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <tm_set_motor_config+0x38>)
 80015ce:	765a      	strb	r2, [r3, #25]
    float32_to_4_byte_array(config.calibration_constant, &g_can_tx.tx_data[2]);
 80015d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80015d4:	4807      	ldr	r0, [pc, #28]	@ (80015f4 <tm_set_motor_config+0x3c>)
 80015d6:	eeb0 0a67 	vmov.f32	s0, s15
 80015da:	f000 f899 	bl	8001710 <float32_to_4_byte_array>
    can_send_frame(6, TM_SET_MOTOR_CONFIG);
 80015de:	211f      	movs	r1, #31
 80015e0:	2006      	movs	r0, #6
 80015e2:	f7ff ff53 	bl	800148c <can_send_frame>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	200002a0 	.word	0x200002a0
 80015f4:	200002ba 	.word	0x200002ba

080015f8 <tm_set_state>:

void tm_set_state(tinymovr_state_config_t config)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
    g_can_tx.tx_data[0] = config.state;
 8001600:	793a      	ldrb	r2, [r7, #4]
 8001602:	4b06      	ldr	r3, [pc, #24]	@ (800161c <tm_set_state+0x24>)
 8001604:	761a      	strb	r2, [r3, #24]
    g_can_tx.tx_data[1] = config.mode;
 8001606:	797a      	ldrb	r2, [r7, #5]
 8001608:	4b04      	ldr	r3, [pc, #16]	@ (800161c <tm_set_state+0x24>)
 800160a:	765a      	strb	r2, [r3, #25]
    can_send_frame(2, TM_SET_STATE);
 800160c:	2107      	movs	r1, #7
 800160e:	2002      	movs	r0, #2
 8001610:	f7ff ff3c 	bl	800148c <can_send_frame>
}
 8001614:	bf00      	nop
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200002a0 	.word	0x200002a0

08001620 <tm_get_state>:

tinymovr_state_config_t tm_get_state(void) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
	tinymovr_state_config_t config;
    memset(&config, 0, sizeof(tinymovr_state_config_t));
 8001626:	463b      	mov	r3, r7
 8001628:	2203      	movs	r2, #3
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f004 fa8f 	bl	8005b50 <memset>
    can_send_frame(2, TM_GET_STATE);
 8001632:	2103      	movs	r1, #3
 8001634:	2002      	movs	r0, #2
 8001636:	f7ff ff29 	bl	800148c <can_send_frame>
    // endpoint is lower 6 bits of can id
    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_STATE) {}
 800163a:	bf00      	nop
 800163c:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <tm_get_state+0x68>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001644:	2b03      	cmp	r3, #3
 8001646:	d1f9      	bne.n	800163c <tm_get_state+0x1c>
    memcpy(&config, &g_can_rx.rx_data, sizeof(tinymovr_state_config_t));
 8001648:	4a0f      	ldr	r2, [pc, #60]	@ (8001688 <tm_get_state+0x68>)
 800164a:	463b      	mov	r3, r7
 800164c:	321c      	adds	r2, #28
 800164e:	6812      	ldr	r2, [r2, #0]
 8001650:	4611      	mov	r1, r2
 8001652:	8019      	strh	r1, [r3, #0]
 8001654:	3302      	adds	r3, #2
 8001656:	0c12      	lsrs	r2, r2, #16
 8001658:	701a      	strb	r2, [r3, #0]
    return config;
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	463a      	mov	r2, r7
 800165e:	6812      	ldr	r2, [r2, #0]
 8001660:	4611      	mov	r1, r2
 8001662:	8019      	strh	r1, [r3, #0]
 8001664:	3302      	adds	r3, #2
 8001666:	0c12      	lsrs	r2, r2, #16
 8001668:	701a      	strb	r2, [r3, #0]
 800166a:	2300      	movs	r3, #0
 800166c:	793a      	ldrb	r2, [r7, #4]
 800166e:	f362 0307 	bfi	r3, r2, #0, #8
 8001672:	797a      	ldrb	r2, [r7, #5]
 8001674:	f362 230f 	bfi	r3, r2, #8, #8
 8001678:	79ba      	ldrb	r2, [r7, #6]
 800167a:	f362 4317 	bfi	r3, r2, #16, #8
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	200002c8 	.word	0x200002c8

0800168c <tm_save_config>:

void tm_save_config(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
     //TODO: 0 byte can tranfer?
    can_send_frame(0, TM_SAVE_CONFIG);
 8001690:	211c      	movs	r1, #28
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff fefa 	bl	800148c <can_send_frame>
}
 8001698:	bf00      	nop
 800169a:	bd80      	pop	{r7, pc}

0800169c <tm_set_vel_setpoint>:

void tm_set_vel_setpoint(float velocity) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	ed87 0a01 	vstr	s0, [r7, #4]
    float32_to_4_byte_array(velocity, &g_can_tx.tx_data[0]);
 80016a6:	4809      	ldr	r0, [pc, #36]	@ (80016cc <tm_set_vel_setpoint+0x30>)
 80016a8:	ed97 0a01 	vldr	s0, [r7, #4]
 80016ac:	f000 f830 	bl	8001710 <float32_to_4_byte_array>
    //TODO: double check this endpoint, need to set current to ...?
    float32_to_4_byte_array(0, &g_can_tx.tx_data[4]);
 80016b0:	4807      	ldr	r0, [pc, #28]	@ (80016d0 <tm_set_vel_setpoint+0x34>)
 80016b2:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80016d4 <tm_set_vel_setpoint+0x38>
 80016b6:	f000 f82b 	bl	8001710 <float32_to_4_byte_array>
    can_send_frame(8, TM_SET_VEL_SETPOINT);
 80016ba:	210d      	movs	r1, #13
 80016bc:	2008      	movs	r0, #8
 80016be:	f7ff fee5 	bl	800148c <can_send_frame>
}
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200002b8 	.word	0x200002b8
 80016d0:	200002bc 	.word	0x200002bc
 80016d4:	00000000 	.word	0x00000000

080016d8 <tm_get_encoder_estimates>:

float tm_get_encoder_estimates(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
    float estimates;
    can_send_frame(0, TM_GET_ENCODER_ESTIMATES);
 80016de:	2109      	movs	r1, #9
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff fed3 	bl	800148c <can_send_frame>
    // endpoint is lower 6 bits of can id
    while ((g_can_rx.rx_header.StdId & 0x3F) != TM_GET_ENCODER_ESTIMATES) {}
 80016e6:	bf00      	nop
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <tm_get_encoder_estimates+0x34>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016f0:	2b09      	cmp	r3, #9
 80016f2:	d1f9      	bne.n	80016e8 <tm_get_encoder_estimates+0x10>
    memcpy(&estimates, &g_can_rx.rx_data, sizeof(float));
 80016f4:	4b05      	ldr	r3, [pc, #20]	@ (800170c <tm_get_encoder_estimates+0x34>)
 80016f6:	69db      	ldr	r3, [r3, #28]
 80016f8:	607b      	str	r3, [r7, #4]
    return estimates;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	ee07 3a90 	vmov	s15, r3
}
 8001700:	eeb0 0a67 	vmov.f32	s0, s15
 8001704:	3708      	adds	r7, #8
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	200002c8 	.word	0x200002c8

08001710 <float32_to_4_byte_array>:

void float32_to_4_byte_array(float value, uint8_t* array) {
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	ed87 0a01 	vstr	s0, [r7, #4]
 800171a:	6038      	str	r0, [r7, #0]
    memcpy(array, &value, sizeof(float));
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	601a      	str	r2, [r3, #0]
}  
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
	...

08001730 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001730:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001768 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001734:	f7ff fe46 	bl	80013c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001738:	480c      	ldr	r0, [pc, #48]	@ (800176c <LoopForever+0x6>)
  ldr r1, =_edata
 800173a:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LoopForever+0xa>)
  ldr r2, =_sidata
 800173c:	4a0d      	ldr	r2, [pc, #52]	@ (8001774 <LoopForever+0xe>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001750:	4c0a      	ldr	r4, [pc, #40]	@ (800177c <LoopForever+0x16>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800175e:	f004 fa17 	bl	8005b90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001762:	f7ff f909 	bl	8000978 <main>

08001766 <LoopForever>:

LoopForever:
    b LoopForever
 8001766:	e7fe      	b.n	8001766 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001768:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800176c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001770:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8001774:	08006650 	.word	0x08006650
  ldr r2, =_sbss
 8001778:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 800177c:	20000464 	.word	0x20000464

08001780 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001780:	e7fe      	b.n	8001780 <ADC1_IRQHandler>

08001782 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001788:	2300      	movs	r3, #0
 800178a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800178c:	2003      	movs	r0, #3
 800178e:	f001 fda1 	bl	80032d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001792:	200f      	movs	r0, #15
 8001794:	f000 f80e 	bl	80017b4 <HAL_InitTick>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d002      	beq.n	80017a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	71fb      	strb	r3, [r7, #7]
 80017a2:	e001      	b.n	80017a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017a4:	f7ff fbdc 	bl	8000f60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017a8:	79fb      	ldrb	r3, [r7, #7]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017bc:	2300      	movs	r3, #0
 80017be:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80017c0:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <HAL_InitTick+0x6c>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d023      	beq.n	8001810 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80017c8:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_InitTick+0x70>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b14      	ldr	r3, [pc, #80]	@ (8001820 <HAL_InitTick+0x6c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	4618      	mov	r0, r3
 80017e0:	f001 fdad 	bl	800333e <HAL_SYSTICK_Config>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d10f      	bne.n	800180a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b0f      	cmp	r3, #15
 80017ee:	d809      	bhi.n	8001804 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017f0:	2200      	movs	r2, #0
 80017f2:	6879      	ldr	r1, [r7, #4]
 80017f4:	f04f 30ff 	mov.w	r0, #4294967295
 80017f8:	f001 fd77 	bl	80032ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <HAL_InitTick+0x74>)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6013      	str	r3, [r2, #0]
 8001802:	e007      	b.n	8001814 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	73fb      	strb	r3, [r7, #15]
 8001808:	e004      	b.n	8001814 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	73fb      	strb	r3, [r7, #15]
 800180e:	e001      	b.n	8001814 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200000d8 	.word	0x200000d8
 8001824:	200000d0 	.word	0x200000d0
 8001828:	200000d4 	.word	0x200000d4

0800182c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001830:	4b06      	ldr	r3, [pc, #24]	@ (800184c <HAL_IncTick+0x20>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <HAL_IncTick+0x24>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4413      	add	r3, r2
 800183c:	4a04      	ldr	r2, [pc, #16]	@ (8001850 <HAL_IncTick+0x24>)
 800183e:	6013      	str	r3, [r2, #0]
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	200000d8 	.word	0x200000d8
 8001850:	20000318 	.word	0x20000318

08001854 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return uwTick;
 8001858:	4b03      	ldr	r3, [pc, #12]	@ (8001868 <HAL_GetTick+0x14>)
 800185a:	681b      	ldr	r3, [r3, #0]
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000318 	.word	0x20000318

0800186c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001874:	f7ff ffee 	bl	8001854 <HAL_GetTick>
 8001878:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001884:	d005      	beq.n	8001892 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001886:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <HAL_Delay+0x44>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	461a      	mov	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	4413      	add	r3, r2
 8001890:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001892:	bf00      	nop
 8001894:	f7ff ffde 	bl	8001854 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d8f7      	bhi.n	8001894 <HAL_Delay+0x28>
  {
  }
}
 80018a4:	bf00      	nop
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	200000d8 	.word	0x200000d8

080018b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	431a      	orrs	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	609a      	str	r2, [r3, #8]
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
 80018e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	609a      	str	r2, [r3, #8]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001910:	4618      	mov	r0, r3
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800191c:	b480      	push	{r7}
 800191e:	b087      	sub	sp, #28
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
 8001928:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	3360      	adds	r3, #96	@ 0x60
 800192e:	461a      	mov	r2, r3
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4413      	add	r3, r2
 8001936:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <LL_ADC_SetOffset+0x44>)
 800193e:	4013      	ands	r3, r2
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	430a      	orrs	r2, r1
 800194a:	4313      	orrs	r3, r2
 800194c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001954:	bf00      	nop
 8001956:	371c      	adds	r7, #28
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	03fff000 	.word	0x03fff000

08001964 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	3360      	adds	r3, #96	@ 0x60
 8001972:	461a      	mov	r2, r3
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001984:	4618      	mov	r0, r3
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001990:	b480      	push	{r7}
 8001992:	b087      	sub	sp, #28
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	3360      	adds	r3, #96	@ 0x60
 80019a0:	461a      	mov	r2, r3
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	431a      	orrs	r2, r3
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80019ba:	bf00      	nop
 80019bc:	371c      	adds	r7, #28
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019da:	2301      	movs	r3, #1
 80019dc:	e000      	b.n	80019e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	3330      	adds	r3, #48	@ 0x30
 80019fc:	461a      	mov	r2, r3
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	0a1b      	lsrs	r3, r3, #8
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	f003 030c 	and.w	r3, r3, #12
 8001a08:	4413      	add	r3, r2
 8001a0a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	f003 031f 	and.w	r3, r3, #31
 8001a16:	211f      	movs	r1, #31
 8001a18:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	401a      	ands	r2, r3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	0e9b      	lsrs	r3, r3, #26
 8001a24:	f003 011f 	and.w	r1, r3, #31
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	f003 031f 	and.w	r3, r3, #31
 8001a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a32:	431a      	orrs	r2, r3
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a38:	bf00      	nop
 8001a3a:	371c      	adds	r7, #28
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b087      	sub	sp, #28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	60b9      	str	r1, [r7, #8]
 8001a4e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	3314      	adds	r3, #20
 8001a54:	461a      	mov	r2, r3
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	0e5b      	lsrs	r3, r3, #25
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	4413      	add	r3, r2
 8001a62:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	0d1b      	lsrs	r3, r3, #20
 8001a6c:	f003 031f 	and.w	r3, r3, #31
 8001a70:	2107      	movs	r1, #7
 8001a72:	fa01 f303 	lsl.w	r3, r1, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	401a      	ands	r2, r3
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	0d1b      	lsrs	r3, r3, #20
 8001a7e:	f003 031f 	and.w	r3, r3, #31
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	fa01 f303 	lsl.w	r3, r1, r3
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a8e:	bf00      	nop
 8001a90:	371c      	adds	r7, #28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
	...

08001a9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0318 	and.w	r3, r3, #24
 8001abe:	4908      	ldr	r1, [pc, #32]	@ (8001ae0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001ac0:	40d9      	lsrs	r1, r3
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	400b      	ands	r3, r1
 8001ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aca:	431a      	orrs	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	0007ffff 	.word	0x0007ffff

08001ae4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001af4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	6093      	str	r3, [r2, #8]
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b1c:	d101      	bne.n	8001b22 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e000      	b.n	8001b24 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b44:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b6c:	d101      	bne.n	8001b72 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b94:	f043 0201 	orr.w	r2, r3, #1
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b9c:	bf00      	nop
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bbc:	f043 0202 	orr.w	r2, r3, #2
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f003 0301 	and.w	r3, r3, #1
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	d101      	bne.n	8001be8 <LL_ADC_IsEnabled+0x18>
 8001be4:	2301      	movs	r3, #1
 8001be6:	e000      	b.n	8001bea <LL_ADC_IsEnabled+0x1a>
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	370c      	adds	r7, #12
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d101      	bne.n	8001c0e <LL_ADC_IsDisableOngoing+0x18>
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e000      	b.n	8001c10 <LL_ADC_IsDisableOngoing+0x1a>
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c30:	f043 0204 	orr.w	r2, r3, #4
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d101      	bne.n	8001c5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e000      	b.n	8001c5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b083      	sub	sp, #12
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 0308 	and.w	r3, r3, #8
 8001c7a:	2b08      	cmp	r3, #8
 8001c7c:	d101      	bne.n	8001c82 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e000      	b.n	8001c84 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b088      	sub	sp, #32
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e126      	b.n	8001ef8 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d109      	bne.n	8001ccc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f7ff f975 	bl	8000fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff ff19 	bl	8001b08 <LL_ADC_IsDeepPowerDownEnabled>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d004      	beq.n	8001ce6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff feff 	bl	8001ae4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ff34 	bl	8001b58 <LL_ADC_IsInternalRegulatorEnabled>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d115      	bne.n	8001d22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff ff18 	bl	8001b30 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d00:	4b7f      	ldr	r3, [pc, #508]	@ (8001f00 <HAL_ADC_Init+0x270>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	099b      	lsrs	r3, r3, #6
 8001d06:	4a7f      	ldr	r2, [pc, #508]	@ (8001f04 <HAL_ADC_Init+0x274>)
 8001d08:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0c:	099b      	lsrs	r3, r3, #6
 8001d0e:	3301      	adds	r3, #1
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d14:	e002      	b.n	8001d1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	3b01      	subs	r3, #1
 8001d1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1f9      	bne.n	8001d16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff16 	bl	8001b58 <LL_ADC_IsInternalRegulatorEnabled>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d10d      	bne.n	8001d4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d36:	f043 0210 	orr.w	r2, r3, #16
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d42:	f043 0201 	orr.w	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff ff76 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8001d58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d5e:	f003 0310 	and.w	r3, r3, #16
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f040 80bf 	bne.w	8001ee6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f040 80bb 	bne.w	8001ee6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d74:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d78:	f043 0202 	orr.w	r2, r3, #2
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ff23 	bl	8001bd0 <LL_ADC_IsEnabled>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d10b      	bne.n	8001da8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d90:	485d      	ldr	r0, [pc, #372]	@ (8001f08 <HAL_ADC_Init+0x278>)
 8001d92:	f7ff ff1d 	bl	8001bd0 <LL_ADC_IsEnabled>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d105      	bne.n	8001da8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	4619      	mov	r1, r3
 8001da2:	485a      	ldr	r0, [pc, #360]	@ (8001f0c <HAL_ADC_Init+0x27c>)
 8001da4:	f7ff fd86 	bl	80018b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	7e5b      	ldrb	r3, [r3, #25]
 8001dac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001db2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001db8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001dbe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dc6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d106      	bne.n	8001de4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	045b      	lsls	r3, r3, #17
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d009      	beq.n	8001e00 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dfa:	69ba      	ldr	r2, [r7, #24]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68da      	ldr	r2, [r3, #12]
 8001e06:	4b42      	ldr	r3, [pc, #264]	@ (8001f10 <HAL_ADC_Init+0x280>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6812      	ldr	r2, [r2, #0]
 8001e0e:	69b9      	ldr	r1, [r7, #24]
 8001e10:	430b      	orrs	r3, r1
 8001e12:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff26 	bl	8001c6a <LL_ADC_INJ_IsConversionOngoing>
 8001e1e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d13d      	bne.n	8001ea2 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d13a      	bne.n	8001ea2 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e30:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e38:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e48:	f023 0302 	bic.w	r3, r3, #2
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6812      	ldr	r2, [r2, #0]
 8001e50:	69b9      	ldr	r1, [r7, #24]
 8001e52:	430b      	orrs	r3, r1
 8001e54:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d118      	bne.n	8001e92 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001e76:	4311      	orrs	r1, r2
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001e7c:	4311      	orrs	r1, r2
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e82:	430a      	orrs	r2, r1
 8001e84:	431a      	orrs	r2, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f042 0201 	orr.w	r2, r2, #1
 8001e8e:	611a      	str	r2, [r3, #16]
 8001e90:	e007      	b.n	8001ea2 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	691a      	ldr	r2, [r3, #16]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0201 	bic.w	r2, r2, #1
 8001ea0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d10c      	bne.n	8001ec4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb0:	f023 010f 	bic.w	r1, r3, #15
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	69db      	ldr	r3, [r3, #28]
 8001eb8:	1e5a      	subs	r2, r3, #1
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ec2:	e007      	b.n	8001ed4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f022 020f 	bic.w	r2, r2, #15
 8001ed2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed8:	f023 0303 	bic.w	r3, r3, #3
 8001edc:	f043 0201 	orr.w	r2, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ee4:	e007      	b.n	8001ef6 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eea:	f043 0210 	orr.w	r2, r3, #16
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ef6:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3720      	adds	r7, #32
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	200000d0 	.word	0x200000d0
 8001f04:	053e2d63 	.word	0x053e2d63
 8001f08:	50040000 	.word	0x50040000
 8001f0c:	50040300 	.word	0x50040300
 8001f10:	fff0c007 	.word	0xfff0c007

08001f14 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fe8f 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d14f      	bne.n	8001fcc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_ADC_Start+0x26>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e04b      	b.n	8001fd2 <HAL_ADC_Start+0xbe>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 fcc8 	bl	80028d8 <ADC_Enable>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d137      	bne.n	8001fc2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f56:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f5a:	f023 0301 	bic.w	r3, r3, #1
 8001f5e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f72:	d106      	bne.n	8001f82 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f78:	f023 0206 	bic.w	r2, r3, #6
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f80:	e002      	b.n	8001f88 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	221c      	movs	r2, #28
 8001f8e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d007      	beq.n	8001fb6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001faa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fe2e 	bl	8001c1c <LL_ADC_REG_StartConversion>
 8001fc0:	e006      	b.n	8001fd0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001fca:	e001      	b.n	8001fd0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001fcc:	2302      	movs	r3, #2
 8001fce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d102      	bne.n	8001ff2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001fec:	2308      	movs	r3, #8
 8001fee:	617b      	str	r3, [r7, #20]
 8001ff0:	e010      	b.n	8002014 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002004:	f043 0220 	orr.w	r2, r3, #32
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e06f      	b.n	80020f0 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002010:	2304      	movs	r3, #4
 8002012:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002014:	f7ff fc1e 	bl	8001854 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800201a:	e021      	b.n	8002060 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002022:	d01d      	beq.n	8002060 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002024:	f7ff fc16 	bl	8001854 <HAL_GetTick>
 8002028:	4602      	mov	r2, r0
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d302      	bcc.n	800203a <HAL_ADC_PollForConversion+0x60>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d112      	bne.n	8002060 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	4013      	ands	r3, r2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d10b      	bne.n	8002060 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800204c:	f043 0204 	orr.w	r2, r3, #4
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800205c:	2303      	movs	r3, #3
 800205e:	e047      	b.n	80020f0 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	4013      	ands	r3, r2
 800206a:	2b00      	cmp	r3, #0
 800206c:	d0d6      	beq.n	800201c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002072:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fca1 	bl	80019c6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d01c      	beq.n	80020c4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	7e5b      	ldrb	r3, [r3, #25]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d118      	bne.n	80020c4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b08      	cmp	r3, #8
 800209e:	d111      	bne.n	80020c4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d105      	bne.n	80020c4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020bc:	f043 0201 	orr.w	r2, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b08      	cmp	r3, #8
 80020d0:	d104      	bne.n	80020dc <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2208      	movs	r2, #8
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	e008      	b.n	80020ee <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d103      	bne.n	80020ee <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	220c      	movs	r2, #12
 80020ec:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b0b6      	sub	sp, #216	@ 0xd8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800212e:	2b01      	cmp	r3, #1
 8002130:	d101      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x22>
 8002132:	2302      	movs	r3, #2
 8002134:	e3bb      	b.n	80028ae <HAL_ADC_ConfigChannel+0x79a>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f7ff fd7e 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	f040 83a0 	bne.w	8002890 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b05      	cmp	r3, #5
 800215e:	d824      	bhi.n	80021aa <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	3b02      	subs	r3, #2
 8002166:	2b03      	cmp	r3, #3
 8002168:	d81b      	bhi.n	80021a2 <HAL_ADC_ConfigChannel+0x8e>
 800216a:	a201      	add	r2, pc, #4	@ (adr r2, 8002170 <HAL_ADC_ConfigChannel+0x5c>)
 800216c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002170:	08002181 	.word	0x08002181
 8002174:	08002189 	.word	0x08002189
 8002178:	08002191 	.word	0x08002191
 800217c:	08002199 	.word	0x08002199
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002180:	230c      	movs	r3, #12
 8002182:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002186:	e010      	b.n	80021aa <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002188:	2312      	movs	r3, #18
 800218a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800218e:	e00c      	b.n	80021aa <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002190:	2318      	movs	r3, #24
 8002192:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002196:	e008      	b.n	80021aa <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002198:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800219c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021a0:	e003      	b.n	80021aa <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80021a2:	2306      	movs	r3, #6
 80021a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80021a8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6818      	ldr	r0, [r3, #0]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	461a      	mov	r2, r3
 80021b4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80021b8:	f7ff fc18 	bl	80019ec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff fd3f 	bl	8001c44 <LL_ADC_REG_IsConversionOngoing>
 80021c6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff fd4b 	bl	8001c6a <LL_ADC_INJ_IsConversionOngoing>
 80021d4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f040 81a4 	bne.w	800252a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021e2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f040 819f 	bne.w	800252a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6818      	ldr	r0, [r3, #0]
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	6819      	ldr	r1, [r3, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	461a      	mov	r2, r3
 80021fa:	f7ff fc23 	bl	8001a44 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	08db      	lsrs	r3, r3, #3
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	fa02 f303 	lsl.w	r3, r2, r3
 8002214:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	2b04      	cmp	r3, #4
 800221e:	d00a      	beq.n	8002236 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	6919      	ldr	r1, [r3, #16]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002230:	f7ff fb74 	bl	800191c <LL_ADC_SetOffset>
 8002234:	e179      	b.n	800252a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff fb91 	bl	8001964 <LL_ADC_GetOffsetChannel>
 8002242:	4603      	mov	r3, r0
 8002244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002248:	2b00      	cmp	r3, #0
 800224a:	d10a      	bne.n	8002262 <HAL_ADC_ConfigChannel+0x14e>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff fb86 	bl	8001964 <LL_ADC_GetOffsetChannel>
 8002258:	4603      	mov	r3, r0
 800225a:	0e9b      	lsrs	r3, r3, #26
 800225c:	f003 021f 	and.w	r2, r3, #31
 8002260:	e01e      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x18c>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2100      	movs	r1, #0
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fb7b 	bl	8001964 <LL_ADC_GetOffsetChannel>
 800226e:	4603      	mov	r3, r0
 8002270:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002278:	fa93 f3a3 	rbit	r3, r3
 800227c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002280:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002284:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002288:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002290:	2320      	movs	r3, #32
 8002292:	e004      	b.n	800229e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002294:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002298:	fab3 f383 	clz	r3, r3
 800229c:	b2db      	uxtb	r3, r3
 800229e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d105      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x1a4>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	0e9b      	lsrs	r3, r3, #26
 80022b2:	f003 031f 	and.w	r3, r3, #31
 80022b6:	e018      	b.n	80022ea <HAL_ADC_ConfigChannel+0x1d6>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022c4:	fa93 f3a3 	rbit	r3, r3
 80022c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80022cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80022d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d101      	bne.n	80022e0 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80022dc:	2320      	movs	r3, #32
 80022de:	e004      	b.n	80022ea <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80022e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80022e4:	fab3 f383 	clz	r3, r3
 80022e8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d106      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2200      	movs	r2, #0
 80022f4:	2100      	movs	r1, #0
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7ff fb4a 	bl	8001990 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2101      	movs	r1, #1
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff fb2e 	bl	8001964 <LL_ADC_GetOffsetChannel>
 8002308:	4603      	mov	r3, r0
 800230a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10a      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x214>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2101      	movs	r1, #1
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fb23 	bl	8001964 <LL_ADC_GetOffsetChannel>
 800231e:	4603      	mov	r3, r0
 8002320:	0e9b      	lsrs	r3, r3, #26
 8002322:	f003 021f 	and.w	r2, r3, #31
 8002326:	e01e      	b.n	8002366 <HAL_ADC_ConfigChannel+0x252>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff fb18 	bl	8001964 <LL_ADC_GetOffsetChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002346:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800234a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800234e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002356:	2320      	movs	r3, #32
 8002358:	e004      	b.n	8002364 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800235a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800235e:	fab3 f383 	clz	r3, r3
 8002362:	b2db      	uxtb	r3, r3
 8002364:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800236e:	2b00      	cmp	r3, #0
 8002370:	d105      	bne.n	800237e <HAL_ADC_ConfigChannel+0x26a>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	0e9b      	lsrs	r3, r3, #26
 8002378:	f003 031f 	and.w	r3, r3, #31
 800237c:	e018      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x29c>
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800238a:	fa93 f3a3 	rbit	r3, r3
 800238e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002392:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002396:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800239a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80023a2:	2320      	movs	r3, #32
 80023a4:	e004      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80023a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023aa:	fab3 f383 	clz	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d106      	bne.n	80023c2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2200      	movs	r2, #0
 80023ba:	2101      	movs	r1, #1
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fae7 	bl	8001990 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2102      	movs	r1, #2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff facb 	bl	8001964 <LL_ADC_GetOffsetChannel>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d10a      	bne.n	80023ee <HAL_ADC_ConfigChannel+0x2da>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2102      	movs	r1, #2
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff fac0 	bl	8001964 <LL_ADC_GetOffsetChannel>
 80023e4:	4603      	mov	r3, r0
 80023e6:	0e9b      	lsrs	r3, r3, #26
 80023e8:	f003 021f 	and.w	r2, r3, #31
 80023ec:	e01e      	b.n	800242c <HAL_ADC_ConfigChannel+0x318>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2102      	movs	r1, #2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff fab5 	bl	8001964 <LL_ADC_GetOffsetChannel>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002404:	fa93 f3a3 	rbit	r3, r3
 8002408:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800240c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002410:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002414:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d101      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800241c:	2320      	movs	r3, #32
 800241e:	e004      	b.n	800242a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002420:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002424:	fab3 f383 	clz	r3, r3
 8002428:	b2db      	uxtb	r3, r3
 800242a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002434:	2b00      	cmp	r3, #0
 8002436:	d105      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x330>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	0e9b      	lsrs	r3, r3, #26
 800243e:	f003 031f 	and.w	r3, r3, #31
 8002442:	e014      	b.n	800246e <HAL_ADC_ConfigChannel+0x35a>
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800244c:	fa93 f3a3 	rbit	r3, r3
 8002450:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002452:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002454:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002458:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800245c:	2b00      	cmp	r3, #0
 800245e:	d101      	bne.n	8002464 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002460:	2320      	movs	r3, #32
 8002462:	e004      	b.n	800246e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002464:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800246e:	429a      	cmp	r2, r3
 8002470:	d106      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2200      	movs	r2, #0
 8002478:	2102      	movs	r1, #2
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fa88 	bl	8001990 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2103      	movs	r1, #3
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fa6c 	bl	8001964 <LL_ADC_GetOffsetChannel>
 800248c:	4603      	mov	r3, r0
 800248e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10a      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x398>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2103      	movs	r1, #3
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fa61 	bl	8001964 <LL_ADC_GetOffsetChannel>
 80024a2:	4603      	mov	r3, r0
 80024a4:	0e9b      	lsrs	r3, r3, #26
 80024a6:	f003 021f 	and.w	r2, r3, #31
 80024aa:	e017      	b.n	80024dc <HAL_ADC_ConfigChannel+0x3c8>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2103      	movs	r1, #3
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff fa56 	bl	8001964 <LL_ADC_GetOffsetChannel>
 80024b8:	4603      	mov	r3, r0
 80024ba:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80024c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024c6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80024c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d101      	bne.n	80024d2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80024ce:	2320      	movs	r3, #32
 80024d0:	e003      	b.n	80024da <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80024d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024d4:	fab3 f383 	clz	r3, r3
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d105      	bne.n	80024f4 <HAL_ADC_ConfigChannel+0x3e0>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	0e9b      	lsrs	r3, r3, #26
 80024ee:	f003 031f 	and.w	r3, r3, #31
 80024f2:	e011      	b.n	8002518 <HAL_ADC_ConfigChannel+0x404>
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024fc:	fa93 f3a3 	rbit	r3, r3
 8002500:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002502:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002504:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002508:	2b00      	cmp	r3, #0
 800250a:	d101      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800250c:	2320      	movs	r3, #32
 800250e:	e003      	b.n	8002518 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002510:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002512:	fab3 f383 	clz	r3, r3
 8002516:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002518:	429a      	cmp	r2, r3
 800251a:	d106      	bne.n	800252a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2200      	movs	r2, #0
 8002522:	2103      	movs	r1, #3
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff fa33 	bl	8001990 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff fb4e 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	f040 8140 	bne.w	80027bc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6818      	ldr	r0, [r3, #0]
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6819      	ldr	r1, [r3, #0]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	461a      	mov	r2, r3
 800254a:	f7ff faa7 	bl	8001a9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	4a8f      	ldr	r2, [pc, #572]	@ (8002790 <HAL_ADC_ConfigChannel+0x67c>)
 8002554:	4293      	cmp	r3, r2
 8002556:	f040 8131 	bne.w	80027bc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10b      	bne.n	8002582 <HAL_ADC_ConfigChannel+0x46e>
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	0e9b      	lsrs	r3, r3, #26
 8002570:	3301      	adds	r3, #1
 8002572:	f003 031f 	and.w	r3, r3, #31
 8002576:	2b09      	cmp	r3, #9
 8002578:	bf94      	ite	ls
 800257a:	2301      	movls	r3, #1
 800257c:	2300      	movhi	r3, #0
 800257e:	b2db      	uxtb	r3, r3
 8002580:	e019      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x4a2>
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002588:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800258a:	fa93 f3a3 	rbit	r3, r3
 800258e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002590:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002592:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002594:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800259a:	2320      	movs	r3, #32
 800259c:	e003      	b.n	80025a6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800259e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025a0:	fab3 f383 	clz	r3, r3
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	3301      	adds	r3, #1
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	2b09      	cmp	r3, #9
 80025ae:	bf94      	ite	ls
 80025b0:	2301      	movls	r3, #1
 80025b2:	2300      	movhi	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d079      	beq.n	80026ae <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d107      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x4c2>
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	0e9b      	lsrs	r3, r3, #26
 80025cc:	3301      	adds	r3, #1
 80025ce:	069b      	lsls	r3, r3, #26
 80025d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80025d4:	e015      	b.n	8002602 <HAL_ADC_ConfigChannel+0x4ee>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80025e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025e6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80025e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80025ee:	2320      	movs	r3, #32
 80025f0:	e003      	b.n	80025fa <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80025f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3301      	adds	r3, #1
 80025fc:	069b      	lsls	r3, r3, #26
 80025fe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260a:	2b00      	cmp	r3, #0
 800260c:	d109      	bne.n	8002622 <HAL_ADC_ConfigChannel+0x50e>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	0e9b      	lsrs	r3, r3, #26
 8002614:	3301      	adds	r3, #1
 8002616:	f003 031f 	and.w	r3, r3, #31
 800261a:	2101      	movs	r1, #1
 800261c:	fa01 f303 	lsl.w	r3, r1, r3
 8002620:	e017      	b.n	8002652 <HAL_ADC_ConfigChannel+0x53e>
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800262a:	fa93 f3a3 	rbit	r3, r3
 800262e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002632:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800263a:	2320      	movs	r3, #32
 800263c:	e003      	b.n	8002646 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800263e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	b2db      	uxtb	r3, r3
 8002646:	3301      	adds	r3, #1
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	2101      	movs	r1, #1
 800264e:	fa01 f303 	lsl.w	r3, r1, r3
 8002652:	ea42 0103 	orr.w	r1, r2, r3
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10a      	bne.n	8002678 <HAL_ADC_ConfigChannel+0x564>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	0e9b      	lsrs	r3, r3, #26
 8002668:	3301      	adds	r3, #1
 800266a:	f003 021f 	and.w	r2, r3, #31
 800266e:	4613      	mov	r3, r2
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	4413      	add	r3, r2
 8002674:	051b      	lsls	r3, r3, #20
 8002676:	e018      	b.n	80026aa <HAL_ADC_ConfigChannel+0x596>
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002680:	fa93 f3a3 	rbit	r3, r3
 8002684:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002688:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800268a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002690:	2320      	movs	r3, #32
 8002692:	e003      	b.n	800269c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002696:	fab3 f383 	clz	r3, r3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	3301      	adds	r3, #1
 800269e:	f003 021f 	and.w	r2, r3, #31
 80026a2:	4613      	mov	r3, r2
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	4413      	add	r3, r2
 80026a8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026aa:	430b      	orrs	r3, r1
 80026ac:	e081      	b.n	80027b2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d107      	bne.n	80026ca <HAL_ADC_ConfigChannel+0x5b6>
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	0e9b      	lsrs	r3, r3, #26
 80026c0:	3301      	adds	r3, #1
 80026c2:	069b      	lsls	r3, r3, #26
 80026c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026c8:	e015      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x5e2>
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026d2:	fa93 f3a3 	rbit	r3, r3
 80026d6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80026d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80026dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80026e2:	2320      	movs	r3, #32
 80026e4:	e003      	b.n	80026ee <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80026e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e8:	fab3 f383 	clz	r3, r3
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	3301      	adds	r3, #1
 80026f0:	069b      	lsls	r3, r3, #26
 80026f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d109      	bne.n	8002716 <HAL_ADC_ConfigChannel+0x602>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	0e9b      	lsrs	r3, r3, #26
 8002708:	3301      	adds	r3, #1
 800270a:	f003 031f 	and.w	r3, r3, #31
 800270e:	2101      	movs	r1, #1
 8002710:	fa01 f303 	lsl.w	r3, r1, r3
 8002714:	e017      	b.n	8002746 <HAL_ADC_ConfigChannel+0x632>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271c:	69fb      	ldr	r3, [r7, #28]
 800271e:	fa93 f3a3 	rbit	r3, r3
 8002722:	61bb      	str	r3, [r7, #24]
  return result;
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800272e:	2320      	movs	r3, #32
 8002730:	e003      	b.n	800273a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002732:	6a3b      	ldr	r3, [r7, #32]
 8002734:	fab3 f383 	clz	r3, r3
 8002738:	b2db      	uxtb	r3, r3
 800273a:	3301      	adds	r3, #1
 800273c:	f003 031f 	and.w	r3, r3, #31
 8002740:	2101      	movs	r1, #1
 8002742:	fa01 f303 	lsl.w	r3, r1, r3
 8002746:	ea42 0103 	orr.w	r1, r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002752:	2b00      	cmp	r3, #0
 8002754:	d10d      	bne.n	8002772 <HAL_ADC_ConfigChannel+0x65e>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	0e9b      	lsrs	r3, r3, #26
 800275c:	3301      	adds	r3, #1
 800275e:	f003 021f 	and.w	r2, r3, #31
 8002762:	4613      	mov	r3, r2
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4413      	add	r3, r2
 8002768:	3b1e      	subs	r3, #30
 800276a:	051b      	lsls	r3, r3, #20
 800276c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002770:	e01e      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x69c>
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	fa93 f3a3 	rbit	r3, r3
 800277e:	60fb      	str	r3, [r7, #12]
  return result;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d104      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800278a:	2320      	movs	r3, #32
 800278c:	e006      	b.n	800279c <HAL_ADC_ConfigChannel+0x688>
 800278e:	bf00      	nop
 8002790:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	fab3 f383 	clz	r3, r3
 800279a:	b2db      	uxtb	r3, r3
 800279c:	3301      	adds	r3, #1
 800279e:	f003 021f 	and.w	r2, r3, #31
 80027a2:	4613      	mov	r3, r2
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	4413      	add	r3, r2
 80027a8:	3b1e      	subs	r3, #30
 80027aa:	051b      	lsls	r3, r3, #20
 80027ac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027b0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027b6:	4619      	mov	r1, r3
 80027b8:	f7ff f944 	bl	8001a44 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b3d      	ldr	r3, [pc, #244]	@ (80028b8 <HAL_ADC_ConfigChannel+0x7a4>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d06c      	beq.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027c8:	483c      	ldr	r0, [pc, #240]	@ (80028bc <HAL_ADC_ConfigChannel+0x7a8>)
 80027ca:	f7ff f899 	bl	8001900 <LL_ADC_GetCommonPathInternalCh>
 80027ce:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a3a      	ldr	r2, [pc, #232]	@ (80028c0 <HAL_ADC_ConfigChannel+0x7ac>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d127      	bne.n	800282c <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80027dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80027e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d121      	bne.n	800282c <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a35      	ldr	r2, [pc, #212]	@ (80028c4 <HAL_ADC_ConfigChannel+0x7b0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d157      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80027f2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80027f6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80027fa:	4619      	mov	r1, r3
 80027fc:	482f      	ldr	r0, [pc, #188]	@ (80028bc <HAL_ADC_ConfigChannel+0x7a8>)
 80027fe:	f7ff f86c 	bl	80018da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002802:	4b31      	ldr	r3, [pc, #196]	@ (80028c8 <HAL_ADC_ConfigChannel+0x7b4>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	099b      	lsrs	r3, r3, #6
 8002808:	4a30      	ldr	r2, [pc, #192]	@ (80028cc <HAL_ADC_ConfigChannel+0x7b8>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	099b      	lsrs	r3, r3, #6
 8002810:	1c5a      	adds	r2, r3, #1
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	009b      	lsls	r3, r3, #2
 800281a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800281c:	e002      	b.n	8002824 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	3b01      	subs	r3, #1
 8002822:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d1f9      	bne.n	800281e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800282a:	e03a      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a27      	ldr	r2, [pc, #156]	@ (80028d0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d113      	bne.n	800285e <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002836:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800283a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10d      	bne.n	800285e <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a1f      	ldr	r2, [pc, #124]	@ (80028c4 <HAL_ADC_ConfigChannel+0x7b0>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d12a      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800284c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002850:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002854:	4619      	mov	r1, r3
 8002856:	4819      	ldr	r0, [pc, #100]	@ (80028bc <HAL_ADC_ConfigChannel+0x7a8>)
 8002858:	f7ff f83f 	bl	80018da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800285c:	e021      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a1c      	ldr	r2, [pc, #112]	@ (80028d4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d11c      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002868:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800286c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d116      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a12      	ldr	r2, [pc, #72]	@ (80028c4 <HAL_ADC_ConfigChannel+0x7b0>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d111      	bne.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800287e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002882:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002886:	4619      	mov	r1, r3
 8002888:	480c      	ldr	r0, [pc, #48]	@ (80028bc <HAL_ADC_ConfigChannel+0x7a8>)
 800288a:	f7ff f826 	bl	80018da <LL_ADC_SetCommonPathInternalCh>
 800288e:	e008      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002894:	f043 0220 	orr.w	r2, r3, #32
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80028aa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	37d8      	adds	r7, #216	@ 0xd8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	80080000 	.word	0x80080000
 80028bc:	50040300 	.word	0x50040300
 80028c0:	c7520000 	.word	0xc7520000
 80028c4:	50040000 	.word	0x50040000
 80028c8:	200000d0 	.word	0x200000d0
 80028cc:	053e2d63 	.word	0x053e2d63
 80028d0:	cb840000 	.word	0xcb840000
 80028d4:	80000001 	.word	0x80000001

080028d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff f971 	bl	8001bd0 <LL_ADC_IsEnabled>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d169      	bne.n	80029c8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689a      	ldr	r2, [r3, #8]
 80028fa:	4b36      	ldr	r3, [pc, #216]	@ (80029d4 <ADC_Enable+0xfc>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00d      	beq.n	800291e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002906:	f043 0210 	orr.w	r2, r3, #16
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002912:	f043 0201 	orr.w	r2, r3, #1
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e055      	b.n	80029ca <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff f92c 	bl	8001b80 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002928:	482b      	ldr	r0, [pc, #172]	@ (80029d8 <ADC_Enable+0x100>)
 800292a:	f7fe ffe9 	bl	8001900 <LL_ADC_GetCommonPathInternalCh>
 800292e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002930:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002934:	2b00      	cmp	r3, #0
 8002936:	d013      	beq.n	8002960 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002938:	4b28      	ldr	r3, [pc, #160]	@ (80029dc <ADC_Enable+0x104>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	099b      	lsrs	r3, r3, #6
 800293e:	4a28      	ldr	r2, [pc, #160]	@ (80029e0 <ADC_Enable+0x108>)
 8002940:	fba2 2303 	umull	r2, r3, r2, r3
 8002944:	099b      	lsrs	r3, r3, #6
 8002946:	1c5a      	adds	r2, r3, #1
 8002948:	4613      	mov	r3, r2
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002952:	e002      	b.n	800295a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	3b01      	subs	r3, #1
 8002958:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f9      	bne.n	8002954 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002960:	f7fe ff78 	bl	8001854 <HAL_GetTick>
 8002964:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002966:	e028      	b.n	80029ba <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	f7ff f92f 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d104      	bne.n	8002982 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff f8ff 	bl	8001b80 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002982:	f7fe ff67 	bl	8001854 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d914      	bls.n	80029ba <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b01      	cmp	r3, #1
 800299c:	d00d      	beq.n	80029ba <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a2:	f043 0210 	orr.w	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ae:	f043 0201 	orr.w	r2, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e007      	b.n	80029ca <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d1cf      	bne.n	8002968 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	8000003f 	.word	0x8000003f
 80029d8:	50040300 	.word	0x50040300
 80029dc:	200000d0 	.word	0x200000d0
 80029e0:	053e2d63 	.word	0x053e2d63

080029e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff f900 	bl	8001bf6 <LL_ADC_IsDisableOngoing>
 80029f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff f8e7 	bl	8001bd0 <LL_ADC_IsEnabled>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d047      	beq.n	8002a98 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d144      	bne.n	8002a98 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 030d 	and.w	r3, r3, #13
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d10c      	bne.n	8002a36 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff f8c1 	bl	8001ba8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a2e:	f7fe ff11 	bl	8001854 <HAL_GetTick>
 8002a32:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a34:	e029      	b.n	8002a8a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	f043 0210 	orr.w	r2, r3, #16
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a46:	f043 0201 	orr.w	r2, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e023      	b.n	8002a9a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a52:	f7fe feff 	bl	8001854 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d914      	bls.n	8002a8a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 0301 	and.w	r3, r3, #1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00d      	beq.n	8002a8a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a72:	f043 0210 	orr.w	r2, r3, #16
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7e:	f043 0201 	orr.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e007      	b.n	8002a9a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 0301 	and.w	r3, r3, #1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1dc      	bne.n	8002a52 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a98:	2300      	movs	r3, #0
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <LL_ADC_StartCalibration>:
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
 8002aaa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002ab4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	609a      	str	r2, [r3, #8]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <LL_ADC_IsCalibrationOnGoing>:
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ae8:	d101      	bne.n	8002aee <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002b06:	2300      	movs	r3, #0
 8002b08:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_ADCEx_Calibration_Start+0x1c>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e04d      	b.n	8002bb4 <HAL_ADCEx_Calibration_Start+0xb8>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002b20:	6878      	ldr	r0, [r7, #4]
 8002b22:	f7ff ff5f 	bl	80029e4 <ADC_Disable>
 8002b26:	4603      	mov	r3, r0
 8002b28:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d136      	bne.n	8002b9e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b34:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b38:	f023 0302 	bic.w	r3, r3, #2
 8002b3c:	f043 0202 	orr.w	r2, r3, #2
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6839      	ldr	r1, [r7, #0]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff ffa9 	bl	8002aa2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002b50:	e014      	b.n	8002b7c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	3301      	adds	r3, #1
 8002b56:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002b5e:	d30d      	bcc.n	8002b7c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b64:	f023 0312 	bic.w	r3, r3, #18
 8002b68:	f043 0210 	orr.w	r2, r3, #16
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e01b      	b.n	8002bb4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ffa7 	bl	8002ad4 <LL_ADC_IsCalibrationOnGoing>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d1e2      	bne.n	8002b52 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b90:	f023 0303 	bic.w	r3, r3, #3
 8002b94:	f043 0201 	orr.w	r2, r3, #1
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b9c:	e005      	b.n	8002baa <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	f043 0210 	orr.w	r2, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e0ed      	b.n	8002daa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d102      	bne.n	8002be0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f7fe fa82 	bl	80010e4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f042 0201 	orr.w	r2, r2, #1
 8002bee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bf0:	f7fe fe30 	bl	8001854 <HAL_GetTick>
 8002bf4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bf6:	e012      	b.n	8002c1e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bf8:	f7fe fe2c 	bl	8001854 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b0a      	cmp	r3, #10
 8002c04:	d90b      	bls.n	8002c1e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2205      	movs	r2, #5
 8002c16:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e0c5      	b.n	8002daa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0e5      	beq.n	8002bf8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0202 	bic.w	r2, r2, #2
 8002c3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c3c:	f7fe fe0a 	bl	8001854 <HAL_GetTick>
 8002c40:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c42:	e012      	b.n	8002c6a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c44:	f7fe fe06 	bl	8001854 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b0a      	cmp	r3, #10
 8002c50:	d90b      	bls.n	8002c6a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c56:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2205      	movs	r2, #5
 8002c62:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e09f      	b.n	8002daa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f003 0302 	and.w	r3, r3, #2
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1e5      	bne.n	8002c44 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	7e1b      	ldrb	r3, [r3, #24]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d108      	bne.n	8002c92 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	e007      	b.n	8002ca2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ca0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	7e5b      	ldrb	r3, [r3, #25]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d108      	bne.n	8002cbc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	e007      	b.n	8002ccc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	7e9b      	ldrb	r3, [r3, #26]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d108      	bne.n	8002ce6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0220 	orr.w	r2, r2, #32
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	e007      	b.n	8002cf6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 0220 	bic.w	r2, r2, #32
 8002cf4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	7edb      	ldrb	r3, [r3, #27]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d108      	bne.n	8002d10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0210 	bic.w	r2, r2, #16
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	e007      	b.n	8002d20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0210 	orr.w	r2, r2, #16
 8002d1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	7f1b      	ldrb	r3, [r3, #28]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d108      	bne.n	8002d3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0208 	orr.w	r2, r2, #8
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	e007      	b.n	8002d4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0208 	bic.w	r2, r2, #8
 8002d48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	7f5b      	ldrb	r3, [r3, #29]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d108      	bne.n	8002d64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f042 0204 	orr.w	r2, r2, #4
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	e007      	b.n	8002d74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0204 	bic.w	r2, r2, #4
 8002d72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	ea42 0103 	orr.w	r1, r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	1e5a      	subs	r2, r3, #1
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b087      	sub	sp, #28
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dc8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002dca:	7cfb      	ldrb	r3, [r7, #19]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d003      	beq.n	8002dd8 <HAL_CAN_ConfigFilter+0x26>
 8002dd0:	7cfb      	ldrb	r3, [r7, #19]
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	f040 80aa 	bne.w	8002f2c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002dde:	f043 0201 	orr.w	r2, r3, #1
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	f003 031f 	and.w	r3, r3, #31
 8002df0:	2201      	movs	r2, #1
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	401a      	ands	r2, r3
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d123      	bne.n	8002e5a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	401a      	ands	r2, r3
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002e34:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	3248      	adds	r2, #72	@ 0x48
 8002e3a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e4e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e50:	6979      	ldr	r1, [r7, #20]
 8002e52:	3348      	adds	r3, #72	@ 0x48
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	440b      	add	r3, r1
 8002e58:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d122      	bne.n	8002ea8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e82:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	3248      	adds	r2, #72	@ 0x48
 8002e88:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e9c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e9e:	6979      	ldr	r1, [r7, #20]
 8002ea0:	3348      	adds	r3, #72	@ 0x48
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	440b      	add	r3, r1
 8002ea6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d109      	bne.n	8002ec4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	401a      	ands	r2, r3
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002ec2:	e007      	b.n	8002ed4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d109      	bne.n	8002ef0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	43db      	mvns	r3, r3
 8002ee6:	401a      	ands	r2, r3
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002eee:	e007      	b.n	8002f00 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d107      	bne.n	8002f18 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	431a      	orrs	r2, r3
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002f1e:	f023 0201 	bic.w	r2, r3, #1
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	e006      	b.n	8002f3a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
  }
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	371c      	adds	r7, #28
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr

08002f46 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b089      	sub	sp, #36	@ 0x24
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	60f8      	str	r0, [r7, #12]
 8002f4e:	60b9      	str	r1, [r7, #8]
 8002f50:	607a      	str	r2, [r7, #4]
 8002f52:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f64:	7ffb      	ldrb	r3, [r7, #31]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d003      	beq.n	8002f72 <HAL_CAN_AddTxMessage+0x2c>
 8002f6a:	7ffb      	ldrb	r3, [r7, #31]
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	f040 80ad 	bne.w	80030cc <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10a      	bne.n	8002f92 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d105      	bne.n	8002f92 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8095 	beq.w	80030bc <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	0e1b      	lsrs	r3, r3, #24
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10d      	bne.n	8002fca <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002fb8:	68f9      	ldr	r1, [r7, #12]
 8002fba:	6809      	ldr	r1, [r1, #0]
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	3318      	adds	r3, #24
 8002fc2:	011b      	lsls	r3, r3, #4
 8002fc4:	440b      	add	r3, r1
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	e00f      	b.n	8002fea <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fd4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fda:	68f9      	ldr	r1, [r7, #12]
 8002fdc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002fde:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	3318      	adds	r3, #24
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	440b      	add	r3, r1
 8002fe8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6819      	ldr	r1, [r3, #0]
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	3318      	adds	r3, #24
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	7d1b      	ldrb	r3, [r3, #20]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d111      	bne.n	800302a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	3318      	adds	r3, #24
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	4413      	add	r3, r2
 8003012:	3304      	adds	r3, #4
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	6811      	ldr	r1, [r2, #0]
 800301a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	3318      	adds	r3, #24
 8003022:	011b      	lsls	r3, r3, #4
 8003024:	440b      	add	r3, r1
 8003026:	3304      	adds	r3, #4
 8003028:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	3307      	adds	r3, #7
 800302e:	781b      	ldrb	r3, [r3, #0]
 8003030:	061a      	lsls	r2, r3, #24
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	3306      	adds	r3, #6
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	041b      	lsls	r3, r3, #16
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	3305      	adds	r3, #5
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	021b      	lsls	r3, r3, #8
 8003044:	4313      	orrs	r3, r2
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	3204      	adds	r2, #4
 800304a:	7812      	ldrb	r2, [r2, #0]
 800304c:	4610      	mov	r0, r2
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	6811      	ldr	r1, [r2, #0]
 8003052:	ea43 0200 	orr.w	r2, r3, r0
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	440b      	add	r3, r1
 800305c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003060:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	3303      	adds	r3, #3
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	061a      	lsls	r2, r3, #24
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3302      	adds	r3, #2
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	041b      	lsls	r3, r3, #16
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3301      	adds	r3, #1
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	021b      	lsls	r3, r3, #8
 800307c:	4313      	orrs	r3, r2
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	7812      	ldrb	r2, [r2, #0]
 8003082:	4610      	mov	r0, r2
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	6811      	ldr	r1, [r2, #0]
 8003088:	ea43 0200 	orr.w	r2, r3, r0
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	440b      	add	r3, r1
 8003092:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003096:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3318      	adds	r3, #24
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	4413      	add	r3, r2
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	6811      	ldr	r1, [r2, #0]
 80030aa:	f043 0201 	orr.w	r2, r3, #1
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	3318      	adds	r3, #24
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	440b      	add	r3, r1
 80030b6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80030b8:	2300      	movs	r3, #0
 80030ba:	e00e      	b.n	80030da <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e006      	b.n	80030da <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
  }
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3724      	adds	r7, #36	@ 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr

080030e6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b085      	sub	sp, #20
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
 80030ee:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030f6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d002      	beq.n	8003104 <HAL_CAN_ActivateNotification+0x1e>
 80030fe:	7bfb      	ldrb	r3, [r7, #15]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d109      	bne.n	8003118 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6959      	ldr	r1, [r3, #20]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003114:	2300      	movs	r3, #0
 8003116:	e006      	b.n	8003126 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
  }
}
 8003126:	4618      	mov	r0, r3
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003144:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <__NVIC_SetPriorityGrouping+0x44>)
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003150:	4013      	ands	r3, r2
 8003152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800315c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003166:	4a04      	ldr	r2, [pc, #16]	@ (8003178 <__NVIC_SetPriorityGrouping+0x44>)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	60d3      	str	r3, [r2, #12]
}
 800316c:	bf00      	nop
 800316e:	3714      	adds	r7, #20
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003180:	4b04      	ldr	r3, [pc, #16]	@ (8003194 <__NVIC_GetPriorityGrouping+0x18>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	f003 0307 	and.w	r3, r3, #7
}
 800318a:	4618      	mov	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	e000ed00 	.word	0xe000ed00

08003198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	4603      	mov	r3, r0
 80031a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	db0b      	blt.n	80031c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031aa:	79fb      	ldrb	r3, [r7, #7]
 80031ac:	f003 021f 	and.w	r2, r3, #31
 80031b0:	4907      	ldr	r1, [pc, #28]	@ (80031d0 <__NVIC_EnableIRQ+0x38>)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	095b      	lsrs	r3, r3, #5
 80031b8:	2001      	movs	r0, #1
 80031ba:	fa00 f202 	lsl.w	r2, r0, r2
 80031be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	e000e100 	.word	0xe000e100

080031d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	6039      	str	r1, [r7, #0]
 80031de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	db0a      	blt.n	80031fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	490c      	ldr	r1, [pc, #48]	@ (8003220 <__NVIC_SetPriority+0x4c>)
 80031ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f2:	0112      	lsls	r2, r2, #4
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	440b      	add	r3, r1
 80031f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031fc:	e00a      	b.n	8003214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	b2da      	uxtb	r2, r3
 8003202:	4908      	ldr	r1, [pc, #32]	@ (8003224 <__NVIC_SetPriority+0x50>)
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	f003 030f 	and.w	r3, r3, #15
 800320a:	3b04      	subs	r3, #4
 800320c:	0112      	lsls	r2, r2, #4
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	440b      	add	r3, r1
 8003212:	761a      	strb	r2, [r3, #24]
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000e100 	.word	0xe000e100
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003228:	b480      	push	{r7}
 800322a:	b089      	sub	sp, #36	@ 0x24
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 0307 	and.w	r3, r3, #7
 800323a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f1c3 0307 	rsb	r3, r3, #7
 8003242:	2b04      	cmp	r3, #4
 8003244:	bf28      	it	cs
 8003246:	2304      	movcs	r3, #4
 8003248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	3304      	adds	r3, #4
 800324e:	2b06      	cmp	r3, #6
 8003250:	d902      	bls.n	8003258 <NVIC_EncodePriority+0x30>
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	3b03      	subs	r3, #3
 8003256:	e000      	b.n	800325a <NVIC_EncodePriority+0x32>
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800325c:	f04f 32ff 	mov.w	r2, #4294967295
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	43da      	mvns	r2, r3
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	401a      	ands	r2, r3
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003270:	f04f 31ff 	mov.w	r1, #4294967295
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	fa01 f303 	lsl.w	r3, r1, r3
 800327a:	43d9      	mvns	r1, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003280:	4313      	orrs	r3, r2
         );
}
 8003282:	4618      	mov	r0, r3
 8003284:	3724      	adds	r7, #36	@ 0x24
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b082      	sub	sp, #8
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3b01      	subs	r3, #1
 800329c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80032a0:	d301      	bcc.n	80032a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032a2:	2301      	movs	r3, #1
 80032a4:	e00f      	b.n	80032c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032a6:	4a0a      	ldr	r2, [pc, #40]	@ (80032d0 <SysTick_Config+0x40>)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	3b01      	subs	r3, #1
 80032ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032ae:	210f      	movs	r1, #15
 80032b0:	f04f 30ff 	mov.w	r0, #4294967295
 80032b4:	f7ff ff8e 	bl	80031d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032b8:	4b05      	ldr	r3, [pc, #20]	@ (80032d0 <SysTick_Config+0x40>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032be:	4b04      	ldr	r3, [pc, #16]	@ (80032d0 <SysTick_Config+0x40>)
 80032c0:	2207      	movs	r2, #7
 80032c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	e000e010 	.word	0xe000e010

080032d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff ff29 	bl	8003134 <__NVIC_SetPriorityGrouping>
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b086      	sub	sp, #24
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	4603      	mov	r3, r0
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
 80032f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032f8:	2300      	movs	r3, #0
 80032fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80032fc:	f7ff ff3e 	bl	800317c <__NVIC_GetPriorityGrouping>
 8003300:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	68b9      	ldr	r1, [r7, #8]
 8003306:	6978      	ldr	r0, [r7, #20]
 8003308:	f7ff ff8e 	bl	8003228 <NVIC_EncodePriority>
 800330c:	4602      	mov	r2, r0
 800330e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003312:	4611      	mov	r1, r2
 8003314:	4618      	mov	r0, r3
 8003316:	f7ff ff5d 	bl	80031d4 <__NVIC_SetPriority>
}
 800331a:	bf00      	nop
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b082      	sub	sp, #8
 8003326:	af00      	add	r7, sp, #0
 8003328:	4603      	mov	r3, r0
 800332a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800332c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff ff31 	bl	8003198 <__NVIC_EnableIRQ>
}
 8003336:	bf00      	nop
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800333e:	b580      	push	{r7, lr}
 8003340:	b082      	sub	sp, #8
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f7ff ffa2 	bl	8003290 <SysTick_Config>
 800334c:	4603      	mov	r3, r0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003366:	e154      	b.n	8003612 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	2101      	movs	r1, #1
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	4013      	ands	r3, r2
 8003376:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 8146 	beq.w	800360c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d005      	beq.n	8003398 <HAL_GPIO_Init+0x40>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d130      	bne.n	80033fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	2203      	movs	r2, #3
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4013      	ands	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	4313      	orrs	r3, r2
 80033c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ce:	2201      	movs	r2, #1
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	4013      	ands	r3, r2
 80033dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	091b      	lsrs	r3, r3, #4
 80033e4:	f003 0201 	and.w	r2, r3, #1
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f003 0303 	and.w	r3, r3, #3
 8003402:	2b03      	cmp	r3, #3
 8003404:	d017      	beq.n	8003436 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	005b      	lsls	r3, r3, #1
 8003410:	2203      	movs	r2, #3
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43db      	mvns	r3, r3
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f003 0303 	and.w	r3, r3, #3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d123      	bne.n	800348a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	08da      	lsrs	r2, r3, #3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	3208      	adds	r2, #8
 800344a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800344e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	220f      	movs	r2, #15
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	4013      	ands	r3, r2
 8003464:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	f003 0307 	and.w	r3, r3, #7
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	08da      	lsrs	r2, r3, #3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	3208      	adds	r2, #8
 8003484:	6939      	ldr	r1, [r7, #16]
 8003486:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	2203      	movs	r2, #3
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43db      	mvns	r3, r3
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f003 0203 	and.w	r2, r3, #3
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80a0 	beq.w	800360c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034cc:	4b58      	ldr	r3, [pc, #352]	@ (8003630 <HAL_GPIO_Init+0x2d8>)
 80034ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d0:	4a57      	ldr	r2, [pc, #348]	@ (8003630 <HAL_GPIO_Init+0x2d8>)
 80034d2:	f043 0301 	orr.w	r3, r3, #1
 80034d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80034d8:	4b55      	ldr	r3, [pc, #340]	@ (8003630 <HAL_GPIO_Init+0x2d8>)
 80034da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034e4:	4a53      	ldr	r2, [pc, #332]	@ (8003634 <HAL_GPIO_Init+0x2dc>)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	3302      	adds	r3, #2
 80034ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034f0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	220f      	movs	r2, #15
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	43db      	mvns	r3, r3
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	4013      	ands	r3, r2
 8003506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800350e:	d019      	beq.n	8003544 <HAL_GPIO_Init+0x1ec>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a49      	ldr	r2, [pc, #292]	@ (8003638 <HAL_GPIO_Init+0x2e0>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d013      	beq.n	8003540 <HAL_GPIO_Init+0x1e8>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a48      	ldr	r2, [pc, #288]	@ (800363c <HAL_GPIO_Init+0x2e4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d00d      	beq.n	800353c <HAL_GPIO_Init+0x1e4>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a47      	ldr	r2, [pc, #284]	@ (8003640 <HAL_GPIO_Init+0x2e8>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d007      	beq.n	8003538 <HAL_GPIO_Init+0x1e0>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a46      	ldr	r2, [pc, #280]	@ (8003644 <HAL_GPIO_Init+0x2ec>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d101      	bne.n	8003534 <HAL_GPIO_Init+0x1dc>
 8003530:	2304      	movs	r3, #4
 8003532:	e008      	b.n	8003546 <HAL_GPIO_Init+0x1ee>
 8003534:	2307      	movs	r3, #7
 8003536:	e006      	b.n	8003546 <HAL_GPIO_Init+0x1ee>
 8003538:	2303      	movs	r3, #3
 800353a:	e004      	b.n	8003546 <HAL_GPIO_Init+0x1ee>
 800353c:	2302      	movs	r3, #2
 800353e:	e002      	b.n	8003546 <HAL_GPIO_Init+0x1ee>
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <HAL_GPIO_Init+0x1ee>
 8003544:	2300      	movs	r3, #0
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	f002 0203 	and.w	r2, r2, #3
 800354c:	0092      	lsls	r2, r2, #2
 800354e:	4093      	lsls	r3, r2
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4313      	orrs	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003556:	4937      	ldr	r1, [pc, #220]	@ (8003634 <HAL_GPIO_Init+0x2dc>)
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	089b      	lsrs	r3, r3, #2
 800355c:	3302      	adds	r3, #2
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003564:	4b38      	ldr	r3, [pc, #224]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	43db      	mvns	r3, r3
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	4013      	ands	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003588:	4a2f      	ldr	r2, [pc, #188]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800358e:	4b2e      	ldr	r3, [pc, #184]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	43db      	mvns	r3, r3
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	4013      	ands	r3, r2
 800359c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035b2:	4a25      	ldr	r2, [pc, #148]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80035b8:	4b23      	ldr	r3, [pc, #140]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	43db      	mvns	r3, r3
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4013      	ands	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	4313      	orrs	r3, r2
 80035da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80035e2:	4b19      	ldr	r3, [pc, #100]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	43db      	mvns	r3, r3
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4013      	ands	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4313      	orrs	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003606:	4a10      	ldr	r2, [pc, #64]	@ (8003648 <HAL_GPIO_Init+0x2f0>)
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	3301      	adds	r3, #1
 8003610:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	fa22 f303 	lsr.w	r3, r2, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	f47f aea3 	bne.w	8003368 <HAL_GPIO_Init+0x10>
  }
}
 8003622:	bf00      	nop
 8003624:	bf00      	nop
 8003626:	371c      	adds	r7, #28
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr
 8003630:	40021000 	.word	0x40021000
 8003634:	40010000 	.word	0x40010000
 8003638:	48000400 	.word	0x48000400
 800363c:	48000800 	.word	0x48000800
 8003640:	48000c00 	.word	0x48000c00
 8003644:	48001000 	.word	0x48001000
 8003648:	40010400 	.word	0x40010400

0800364c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	460b      	mov	r3, r1
 8003656:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	691a      	ldr	r2, [r3, #16]
 800365c:	887b      	ldrh	r3, [r7, #2]
 800365e:	4013      	ands	r3, r2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003664:	2301      	movs	r3, #1
 8003666:	73fb      	strb	r3, [r7, #15]
 8003668:	e001      	b.n	800366e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800366a:	2300      	movs	r3, #0
 800366c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800366e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003670:	4618      	mov	r0, r3
 8003672:	3714      	adds	r7, #20
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	460b      	mov	r3, r1
 8003686:	807b      	strh	r3, [r7, #2]
 8003688:	4613      	mov	r3, r2
 800368a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800368c:	787b      	ldrb	r3, [r7, #1]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003692:	887a      	ldrh	r2, [r7, #2]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003698:	e002      	b.n	80036a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800369a:	887a      	ldrh	r2, [r7, #2]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80036b6:	4b08      	ldr	r3, [pc, #32]	@ (80036d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036b8:	695a      	ldr	r2, [r3, #20]
 80036ba:	88fb      	ldrh	r3, [r7, #6]
 80036bc:	4013      	ands	r3, r2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d006      	beq.n	80036d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80036c2:	4a05      	ldr	r2, [pc, #20]	@ (80036d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036c4:	88fb      	ldrh	r3, [r7, #6]
 80036c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036c8:	88fb      	ldrh	r3, [r7, #6]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fd fbb2 	bl	8000e34 <HAL_GPIO_EXTI_Callback>
  }
}
 80036d0:	bf00      	nop
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40010400 	.word	0x40010400

080036dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e08d      	b.n	800380a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fd fd32 	bl	800116c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2224      	movs	r2, #36	@ 0x24
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f022 0201 	bic.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800372c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	689a      	ldr	r2, [r3, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800373c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d107      	bne.n	8003756 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689a      	ldr	r2, [r3, #8]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003752:	609a      	str	r2, [r3, #8]
 8003754:	e006      	b.n	8003764 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003762:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b02      	cmp	r3, #2
 800376a:	d108      	bne.n	800377e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800377a:	605a      	str	r2, [r3, #4]
 800377c:	e007      	b.n	800378e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800378c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6812      	ldr	r2, [r2, #0]
 8003798:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800379c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69d9      	ldr	r1, [r3, #28]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a1a      	ldr	r2, [r3, #32]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0201 	orr.w	r2, r2, #1
 80037ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2220      	movs	r2, #32
 80037f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003812:	b480      	push	{r7}
 8003814:	b083      	sub	sp, #12
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b20      	cmp	r3, #32
 8003826:	d138      	bne.n	800389a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800382e:	2b01      	cmp	r3, #1
 8003830:	d101      	bne.n	8003836 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003832:	2302      	movs	r3, #2
 8003834:	e032      	b.n	800389c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2224      	movs	r2, #36	@ 0x24
 8003842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0201 	bic.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003864:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6819      	ldr	r1, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	683a      	ldr	r2, [r7, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2220      	movs	r2, #32
 800388a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003896:	2300      	movs	r3, #0
 8003898:	e000      	b.n	800389c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800389a:	2302      	movs	r3, #2
  }
}
 800389c:	4618      	mov	r0, r3
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	d139      	bne.n	8003932 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e033      	b.n	8003934 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2224      	movs	r2, #36	@ 0x24
 80038d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0201 	bic.w	r2, r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	4313      	orrs	r3, r2
 8003904:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f042 0201 	orr.w	r2, r2, #1
 800391c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2220      	movs	r2, #32
 8003922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e000      	b.n	8003934 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003932:	2302      	movs	r3, #2
  }
}
 8003934:	4618      	mov	r0, r3
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003944:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <HAL_PWREx_GetVoltageRange+0x18>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800394c:	4618      	mov	r0, r3
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	40007000 	.word	0x40007000

0800395c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800395c:	b480      	push	{r7}
 800395e:	b085      	sub	sp, #20
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800396a:	d130      	bne.n	80039ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800396c:	4b23      	ldr	r3, [pc, #140]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003974:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003978:	d038      	beq.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800397a:	4b20      	ldr	r3, [pc, #128]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003982:	4a1e      	ldr	r2, [pc, #120]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003984:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003988:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800398a:	4b1d      	ldr	r3, [pc, #116]	@ (8003a00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2232      	movs	r2, #50	@ 0x32
 8003990:	fb02 f303 	mul.w	r3, r2, r3
 8003994:	4a1b      	ldr	r2, [pc, #108]	@ (8003a04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003996:	fba2 2303 	umull	r2, r3, r2, r3
 800399a:	0c9b      	lsrs	r3, r3, #18
 800399c:	3301      	adds	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039a0:	e002      	b.n	80039a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	3b01      	subs	r3, #1
 80039a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039a8:	4b14      	ldr	r3, [pc, #80]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b4:	d102      	bne.n	80039bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1f2      	bne.n	80039a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039bc:	4b0f      	ldr	r3, [pc, #60]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c8:	d110      	bne.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e00f      	b.n	80039ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ce:	4b0b      	ldr	r3, [pc, #44]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039da:	d007      	beq.n	80039ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80039dc:	4b07      	ldr	r3, [pc, #28]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039e4:	4a05      	ldr	r2, [pc, #20]	@ (80039fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80039e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
 80039fa:	bf00      	nop
 80039fc:	40007000 	.word	0x40007000
 8003a00:	200000d0 	.word	0x200000d0
 8003a04:	431bde83 	.word	0x431bde83

08003a08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d102      	bne.n	8003a1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	f000 bc02 	b.w	8004220 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a1c:	4b96      	ldr	r3, [pc, #600]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 030c 	and.w	r3, r3, #12
 8003a24:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a26:	4b94      	ldr	r3, [pc, #592]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	f003 0303 	and.w	r3, r3, #3
 8003a2e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0310 	and.w	r3, r3, #16
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 80e4 	beq.w	8003c06 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d007      	beq.n	8003a54 <HAL_RCC_OscConfig+0x4c>
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	2b0c      	cmp	r3, #12
 8003a48:	f040 808b 	bne.w	8003b62 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	f040 8087 	bne.w	8003b62 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a54:	4b88      	ldr	r3, [pc, #544]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d005      	beq.n	8003a6c <HAL_RCC_OscConfig+0x64>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e3d9      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a1a      	ldr	r2, [r3, #32]
 8003a70:	4b81      	ldr	r3, [pc, #516]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0308 	and.w	r3, r3, #8
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d004      	beq.n	8003a86 <HAL_RCC_OscConfig+0x7e>
 8003a7c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a84:	e005      	b.n	8003a92 <HAL_RCC_OscConfig+0x8a>
 8003a86:	4b7c      	ldr	r3, [pc, #496]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a8c:	091b      	lsrs	r3, r3, #4
 8003a8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d223      	bcs.n	8003ade <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fd54 	bl	8004548 <RCC_SetFlashLatencyFromMSIRange>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e3ba      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003aaa:	4b73      	ldr	r3, [pc, #460]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a72      	ldr	r2, [pc, #456]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ab0:	f043 0308 	orr.w	r3, r3, #8
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	4b70      	ldr	r3, [pc, #448]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	496d      	ldr	r1, [pc, #436]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ac8:	4b6b      	ldr	r3, [pc, #428]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	021b      	lsls	r3, r3, #8
 8003ad6:	4968      	ldr	r1, [pc, #416]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	604b      	str	r3, [r1, #4]
 8003adc:	e025      	b.n	8003b2a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ade:	4b66      	ldr	r3, [pc, #408]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a65      	ldr	r2, [pc, #404]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ae4:	f043 0308 	orr.w	r3, r3, #8
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	4b63      	ldr	r3, [pc, #396]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	4960      	ldr	r1, [pc, #384]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003afc:	4b5e      	ldr	r3, [pc, #376]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	495b      	ldr	r1, [pc, #364]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d109      	bne.n	8003b2a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f000 fd14 	bl	8004548 <RCC_SetFlashLatencyFromMSIRange>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e37a      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003b2a:	f000 fc81 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	4b51      	ldr	r3, [pc, #324]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	091b      	lsrs	r3, r3, #4
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	4950      	ldr	r1, [pc, #320]	@ (8003c7c <HAL_RCC_OscConfig+0x274>)
 8003b3c:	5ccb      	ldrb	r3, [r1, r3]
 8003b3e:	f003 031f 	and.w	r3, r3, #31
 8003b42:	fa22 f303 	lsr.w	r3, r2, r3
 8003b46:	4a4e      	ldr	r2, [pc, #312]	@ (8003c80 <HAL_RCC_OscConfig+0x278>)
 8003b48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003b4a:	4b4e      	ldr	r3, [pc, #312]	@ (8003c84 <HAL_RCC_OscConfig+0x27c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fd fe30 	bl	80017b4 <HAL_InitTick>
 8003b54:	4603      	mov	r3, r0
 8003b56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003b58:	7bfb      	ldrb	r3, [r7, #15]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d052      	beq.n	8003c04 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
 8003b60:	e35e      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d032      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003b6a:	4b43      	ldr	r3, [pc, #268]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a42      	ldr	r2, [pc, #264]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b70:	f043 0301 	orr.w	r3, r3, #1
 8003b74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b76:	f7fd fe6d 	bl	8001854 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b7e:	f7fd fe69 	bl	8001854 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e347      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b90:	4b39      	ldr	r3, [pc, #228]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0302 	and.w	r3, r3, #2
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d0f0      	beq.n	8003b7e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b9c:	4b36      	ldr	r3, [pc, #216]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a35      	ldr	r2, [pc, #212]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003ba2:	f043 0308 	orr.w	r3, r3, #8
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b33      	ldr	r3, [pc, #204]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	4930      	ldr	r1, [pc, #192]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bba:	4b2f      	ldr	r3, [pc, #188]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	492b      	ldr	r1, [pc, #172]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	604b      	str	r3, [r1, #4]
 8003bce:	e01a      	b.n	8003c06 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003bd0:	4b29      	ldr	r3, [pc, #164]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a28      	ldr	r2, [pc, #160]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bd6:	f023 0301 	bic.w	r3, r3, #1
 8003bda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003bdc:	f7fd fe3a 	bl	8001854 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003be4:	f7fd fe36 	bl	8001854 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e314      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003bf6:	4b20      	ldr	r3, [pc, #128]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x1dc>
 8003c02:	e000      	b.n	8003c06 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d073      	beq.n	8003cfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d005      	beq.n	8003c24 <HAL_RCC_OscConfig+0x21c>
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	2b0c      	cmp	r3, #12
 8003c1c:	d10e      	bne.n	8003c3c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d10b      	bne.n	8003c3c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c24:	4b14      	ldr	r3, [pc, #80]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d063      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x2f0>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d15f      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e2f1      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c44:	d106      	bne.n	8003c54 <HAL_RCC_OscConfig+0x24c>
 8003c46:	4b0c      	ldr	r3, [pc, #48]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a0b      	ldr	r2, [pc, #44]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	e025      	b.n	8003ca0 <HAL_RCC_OscConfig+0x298>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c5c:	d114      	bne.n	8003c88 <HAL_RCC_OscConfig+0x280>
 8003c5e:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a05      	ldr	r2, [pc, #20]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c68:	6013      	str	r3, [r2, #0]
 8003c6a:	4b03      	ldr	r3, [pc, #12]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a02      	ldr	r2, [pc, #8]	@ (8003c78 <HAL_RCC_OscConfig+0x270>)
 8003c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c74:	6013      	str	r3, [r2, #0]
 8003c76:	e013      	b.n	8003ca0 <HAL_RCC_OscConfig+0x298>
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	080065cc 	.word	0x080065cc
 8003c80:	200000d0 	.word	0x200000d0
 8003c84:	200000d4 	.word	0x200000d4
 8003c88:	4ba0      	ldr	r3, [pc, #640]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a9f      	ldr	r2, [pc, #636]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c92:	6013      	str	r3, [r2, #0]
 8003c94:	4b9d      	ldr	r3, [pc, #628]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a9c      	ldr	r2, [pc, #624]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003c9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d013      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca8:	f7fd fdd4 	bl	8001854 <HAL_GetTick>
 8003cac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cae:	e008      	b.n	8003cc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cb0:	f7fd fdd0 	bl	8001854 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b64      	cmp	r3, #100	@ 0x64
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e2ae      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cc2:	4b92      	ldr	r3, [pc, #584]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0f0      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x2a8>
 8003cce:	e014      	b.n	8003cfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd0:	f7fd fdc0 	bl	8001854 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cd6:	e008      	b.n	8003cea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cd8:	f7fd fdbc 	bl	8001854 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b64      	cmp	r3, #100	@ 0x64
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e29a      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cea:	4b88      	ldr	r3, [pc, #544]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f0      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x2d0>
 8003cf6:	e000      	b.n	8003cfa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d060      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2b04      	cmp	r3, #4
 8003d0a:	d005      	beq.n	8003d18 <HAL_RCC_OscConfig+0x310>
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	2b0c      	cmp	r3, #12
 8003d10:	d119      	bne.n	8003d46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	2b02      	cmp	r3, #2
 8003d16:	d116      	bne.n	8003d46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d18:	4b7c      	ldr	r3, [pc, #496]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d005      	beq.n	8003d30 <HAL_RCC_OscConfig+0x328>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d101      	bne.n	8003d30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e277      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d30:	4b76      	ldr	r3, [pc, #472]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	061b      	lsls	r3, r3, #24
 8003d3e:	4973      	ldr	r1, [pc, #460]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d44:	e040      	b.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d023      	beq.n	8003d96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d4e:	4b6f      	ldr	r3, [pc, #444]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a6e      	ldr	r2, [pc, #440]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5a:	f7fd fd7b 	bl	8001854 <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d60:	e008      	b.n	8003d74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d62:	f7fd fd77 	bl	8001854 <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d901      	bls.n	8003d74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003d70:	2303      	movs	r3, #3
 8003d72:	e255      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d74:	4b65      	ldr	r3, [pc, #404]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d0f0      	beq.n	8003d62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d80:	4b62      	ldr	r3, [pc, #392]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	691b      	ldr	r3, [r3, #16]
 8003d8c:	061b      	lsls	r3, r3, #24
 8003d8e:	495f      	ldr	r1, [pc, #380]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	604b      	str	r3, [r1, #4]
 8003d94:	e018      	b.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d96:	4b5d      	ldr	r3, [pc, #372]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a5c      	ldr	r2, [pc, #368]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003da0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da2:	f7fd fd57 	bl	8001854 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003da8:	e008      	b.n	8003dbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003daa:	f7fd fd53 	bl	8001854 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d901      	bls.n	8003dbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e231      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003dbc:	4b53      	ldr	r3, [pc, #332]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1f0      	bne.n	8003daa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0308 	and.w	r3, r3, #8
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d03c      	beq.n	8003e4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01c      	beq.n	8003e16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ddc:	4b4b      	ldr	r3, [pc, #300]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003de2:	4a4a      	ldr	r2, [pc, #296]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003de4:	f043 0301 	orr.w	r3, r3, #1
 8003de8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dec:	f7fd fd32 	bl	8001854 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df4:	f7fd fd2e 	bl	8001854 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e20c      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e06:	4b41      	ldr	r3, [pc, #260]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d0ef      	beq.n	8003df4 <HAL_RCC_OscConfig+0x3ec>
 8003e14:	e01b      	b.n	8003e4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e16:	4b3d      	ldr	r3, [pc, #244]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e1c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e1e:	f023 0301 	bic.w	r3, r3, #1
 8003e22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e26:	f7fd fd15 	bl	8001854 <HAL_GetTick>
 8003e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e2c:	e008      	b.n	8003e40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e2e:	f7fd fd11 	bl	8001854 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e1ef      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e40:	4b32      	ldr	r3, [pc, #200]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1ef      	bne.n	8003e2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0304 	and.w	r3, r3, #4
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80a6 	beq.w	8003fa8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003e60:	4b2a      	ldr	r3, [pc, #168]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10d      	bne.n	8003e88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6c:	4b27      	ldr	r3, [pc, #156]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e70:	4a26      	ldr	r2, [pc, #152]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e76:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e78:	4b24      	ldr	r3, [pc, #144]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e80:	60bb      	str	r3, [r7, #8]
 8003e82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e84:	2301      	movs	r3, #1
 8003e86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e88:	4b21      	ldr	r3, [pc, #132]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d118      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e94:	4b1e      	ldr	r3, [pc, #120]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a1d      	ldr	r2, [pc, #116]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea0:	f7fd fcd8 	bl	8001854 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ea8:	f7fd fcd4 	bl	8001854 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e1b2      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003eba:	4b15      	ldr	r3, [pc, #84]	@ (8003f10 <HAL_RCC_OscConfig+0x508>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d108      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x4d8>
 8003ece:	4b0f      	ldr	r3, [pc, #60]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ede:	e029      	b.n	8003f34 <HAL_RCC_OscConfig+0x52c>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	2b05      	cmp	r3, #5
 8003ee6:	d115      	bne.n	8003f14 <HAL_RCC_OscConfig+0x50c>
 8003ee8:	4b08      	ldr	r3, [pc, #32]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eee:	4a07      	ldr	r2, [pc, #28]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003ef0:	f043 0304 	orr.w	r3, r3, #4
 8003ef4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ef8:	4b04      	ldr	r3, [pc, #16]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003efe:	4a03      	ldr	r2, [pc, #12]	@ (8003f0c <HAL_RCC_OscConfig+0x504>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f08:	e014      	b.n	8003f34 <HAL_RCC_OscConfig+0x52c>
 8003f0a:	bf00      	nop
 8003f0c:	40021000 	.word	0x40021000
 8003f10:	40007000 	.word	0x40007000
 8003f14:	4b9a      	ldr	r3, [pc, #616]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1a:	4a99      	ldr	r2, [pc, #612]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f1c:	f023 0301 	bic.w	r3, r3, #1
 8003f20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003f24:	4b96      	ldr	r3, [pc, #600]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f2a:	4a95      	ldr	r2, [pc, #596]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f2c:	f023 0304 	bic.w	r3, r3, #4
 8003f30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d016      	beq.n	8003f6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f3c:	f7fd fc8a 	bl	8001854 <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f42:	e00a      	b.n	8003f5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f44:	f7fd fc86 	bl	8001854 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e162      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f5a:	4b89      	ldr	r3, [pc, #548]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0ed      	beq.n	8003f44 <HAL_RCC_OscConfig+0x53c>
 8003f68:	e015      	b.n	8003f96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6a:	f7fd fc73 	bl	8001854 <HAL_GetTick>
 8003f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f70:	e00a      	b.n	8003f88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f72:	f7fd fc6f 	bl	8001854 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e14b      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f88:	4b7d      	ldr	r3, [pc, #500]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1ed      	bne.n	8003f72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f96:	7ffb      	ldrb	r3, [r7, #31]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d105      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f9c:	4b78      	ldr	r3, [pc, #480]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fa0:	4a77      	ldr	r2, [pc, #476]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003fa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fa6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0320 	and.w	r3, r3, #32
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d03c      	beq.n	800402e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01c      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fbc:	4b70      	ldr	r3, [pc, #448]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003fbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fc2:	4a6f      	ldr	r2, [pc, #444]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003fc4:	f043 0301 	orr.w	r3, r3, #1
 8003fc8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fcc:	f7fd fc42 	bl	8001854 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fd4:	f7fd fc3e 	bl	8001854 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e11c      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fe6:	4b66      	ldr	r3, [pc, #408]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003fe8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0ef      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x5cc>
 8003ff4:	e01b      	b.n	800402e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ff6:	4b62      	ldr	r3, [pc, #392]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ffc:	4a60      	ldr	r2, [pc, #384]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8003ffe:	f023 0301 	bic.w	r3, r3, #1
 8004002:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004006:	f7fd fc25 	bl	8001854 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800400e:	f7fd fc21 	bl	8001854 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e0ff      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004020:	4b57      	ldr	r3, [pc, #348]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8004022:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1ef      	bne.n	800400e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 80f3 	beq.w	800421e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800403c:	2b02      	cmp	r3, #2
 800403e:	f040 80c9 	bne.w	80041d4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004042:	4b4f      	ldr	r3, [pc, #316]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	f003 0203 	and.w	r2, r3, #3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004052:	429a      	cmp	r2, r3
 8004054:	d12c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004060:	3b01      	subs	r3, #1
 8004062:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004064:	429a      	cmp	r2, r3
 8004066:	d123      	bne.n	80040b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004072:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004074:	429a      	cmp	r2, r3
 8004076:	d11b      	bne.n	80040b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004082:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004084:	429a      	cmp	r2, r3
 8004086:	d113      	bne.n	80040b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004092:	085b      	lsrs	r3, r3, #1
 8004094:	3b01      	subs	r3, #1
 8004096:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004098:	429a      	cmp	r2, r3
 800409a:	d109      	bne.n	80040b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040a6:	085b      	lsrs	r3, r3, #1
 80040a8:	3b01      	subs	r3, #1
 80040aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d06b      	beq.n	8004188 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040b0:	69bb      	ldr	r3, [r7, #24]
 80040b2:	2b0c      	cmp	r3, #12
 80040b4:	d062      	beq.n	800417c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040b6:	4b32      	ldr	r3, [pc, #200]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e0ac      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80040c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a2d      	ldr	r2, [pc, #180]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 80040cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040d0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80040d2:	f7fd fbbf 	bl	8001854 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040da:	f7fd fbbb 	bl	8001854 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e099      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040ec:	4b24      	ldr	r3, [pc, #144]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1f0      	bne.n	80040da <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040f8:	4b21      	ldr	r3, [pc, #132]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 80040fa:	68da      	ldr	r2, [r3, #12]
 80040fc:	4b21      	ldr	r3, [pc, #132]	@ (8004184 <HAL_RCC_OscConfig+0x77c>)
 80040fe:	4013      	ands	r3, r2
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004108:	3a01      	subs	r2, #1
 800410a:	0112      	lsls	r2, r2, #4
 800410c:	4311      	orrs	r1, r2
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004112:	0212      	lsls	r2, r2, #8
 8004114:	4311      	orrs	r1, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800411a:	0852      	lsrs	r2, r2, #1
 800411c:	3a01      	subs	r2, #1
 800411e:	0552      	lsls	r2, r2, #21
 8004120:	4311      	orrs	r1, r2
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004126:	0852      	lsrs	r2, r2, #1
 8004128:	3a01      	subs	r2, #1
 800412a:	0652      	lsls	r2, r2, #25
 800412c:	4311      	orrs	r1, r2
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004132:	06d2      	lsls	r2, r2, #27
 8004134:	430a      	orrs	r2, r1
 8004136:	4912      	ldr	r1, [pc, #72]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8004138:	4313      	orrs	r3, r2
 800413a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800413c:	4b10      	ldr	r3, [pc, #64]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a0f      	ldr	r2, [pc, #60]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8004142:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004146:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004148:	4b0d      	ldr	r3, [pc, #52]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	4a0c      	ldr	r2, [pc, #48]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 800414e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004152:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004154:	f7fd fb7e 	bl	8001854 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800415c:	f7fd fb7a 	bl	8001854 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e058      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800416e:	4b04      	ldr	r3, [pc, #16]	@ (8004180 <HAL_RCC_OscConfig+0x778>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800417a:	e050      	b.n	800421e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e04f      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
 8004180:	40021000 	.word	0x40021000
 8004184:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004188:	4b27      	ldr	r3, [pc, #156]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d144      	bne.n	800421e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004194:	4b24      	ldr	r3, [pc, #144]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a23      	ldr	r2, [pc, #140]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 800419a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800419e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041a0:	4b21      	ldr	r3, [pc, #132]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	4a20      	ldr	r2, [pc, #128]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 80041a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041ac:	f7fd fb52 	bl	8001854 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fd fb4e 	bl	8001854 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e02c      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041c6:	4b18      	ldr	r3, [pc, #96]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d0f0      	beq.n	80041b4 <HAL_RCC_OscConfig+0x7ac>
 80041d2:	e024      	b.n	800421e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	2b0c      	cmp	r3, #12
 80041d8:	d01f      	beq.n	800421a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041da:	4b13      	ldr	r3, [pc, #76]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a12      	ldr	r2, [pc, #72]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 80041e0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e6:	f7fd fb35 	bl	8001854 <HAL_GetTick>
 80041ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ee:	f7fd fb31 	bl	8001854 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e00f      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004200:	4b09      	ldr	r3, [pc, #36]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1f0      	bne.n	80041ee <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800420c:	4b06      	ldr	r3, [pc, #24]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	4905      	ldr	r1, [pc, #20]	@ (8004228 <HAL_RCC_OscConfig+0x820>)
 8004212:	4b06      	ldr	r3, [pc, #24]	@ (800422c <HAL_RCC_OscConfig+0x824>)
 8004214:	4013      	ands	r3, r2
 8004216:	60cb      	str	r3, [r1, #12]
 8004218:	e001      	b.n	800421e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e000      	b.n	8004220 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3720      	adds	r7, #32
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40021000 	.word	0x40021000
 800422c:	feeefffc 	.word	0xfeeefffc

08004230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0e7      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004244:	4b75      	ldr	r3, [pc, #468]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d910      	bls.n	8004274 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	4b72      	ldr	r3, [pc, #456]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f023 0207 	bic.w	r2, r3, #7
 800425a:	4970      	ldr	r1, [pc, #448]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004262:	4b6e      	ldr	r3, [pc, #440]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0307 	and.w	r3, r3, #7
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	429a      	cmp	r2, r3
 800426e:	d001      	beq.n	8004274 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0cf      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d010      	beq.n	80042a2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689a      	ldr	r2, [r3, #8]
 8004284:	4b66      	ldr	r3, [pc, #408]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800428c:	429a      	cmp	r2, r3
 800428e:	d908      	bls.n	80042a2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004290:	4b63      	ldr	r3, [pc, #396]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	4960      	ldr	r1, [pc, #384]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d04c      	beq.n	8004348 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2b03      	cmp	r3, #3
 80042b4:	d107      	bne.n	80042c6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042b6:	4b5a      	ldr	r3, [pc, #360]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d121      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e0a6      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d107      	bne.n	80042de <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ce:	4b54      	ldr	r3, [pc, #336]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d115      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e09a      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d107      	bne.n	80042f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042e6:	4b4e      	ldr	r3, [pc, #312]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d109      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e08e      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e086      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004306:	4b46      	ldr	r3, [pc, #280]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 0203 	bic.w	r2, r3, #3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	4943      	ldr	r1, [pc, #268]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004314:	4313      	orrs	r3, r2
 8004316:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004318:	f7fd fa9c 	bl	8001854 <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800431e:	e00a      	b.n	8004336 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004320:	f7fd fa98 	bl	8001854 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800432e:	4293      	cmp	r3, r2
 8004330:	d901      	bls.n	8004336 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e06e      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004336:	4b3a      	ldr	r3, [pc, #232]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 020c 	and.w	r2, r3, #12
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	429a      	cmp	r2, r3
 8004346:	d1eb      	bne.n	8004320 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d010      	beq.n	8004376 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	4b31      	ldr	r3, [pc, #196]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004360:	429a      	cmp	r2, r3
 8004362:	d208      	bcs.n	8004376 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004364:	4b2e      	ldr	r3, [pc, #184]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	492b      	ldr	r1, [pc, #172]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004376:	4b29      	ldr	r3, [pc, #164]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0307 	and.w	r3, r3, #7
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d210      	bcs.n	80043a6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004384:	4b25      	ldr	r3, [pc, #148]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 0207 	bic.w	r2, r3, #7
 800438c:	4923      	ldr	r1, [pc, #140]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	4313      	orrs	r3, r2
 8004392:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004394:	4b21      	ldr	r3, [pc, #132]	@ (800441c <HAL_RCC_ClockConfig+0x1ec>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d001      	beq.n	80043a6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e036      	b.n	8004414 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0304 	and.w	r3, r3, #4
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d008      	beq.n	80043c4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	4918      	ldr	r1, [pc, #96]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043c0:	4313      	orrs	r3, r2
 80043c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0308 	and.w	r3, r3, #8
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d009      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043d0:	4b13      	ldr	r3, [pc, #76]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	4910      	ldr	r1, [pc, #64]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043e4:	f000 f824 	bl	8004430 <HAL_RCC_GetSysClockFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004420 <HAL_RCC_ClockConfig+0x1f0>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	490b      	ldr	r1, [pc, #44]	@ (8004424 <HAL_RCC_ClockConfig+0x1f4>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004400:	4a09      	ldr	r2, [pc, #36]	@ (8004428 <HAL_RCC_ClockConfig+0x1f8>)
 8004402:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004404:	4b09      	ldr	r3, [pc, #36]	@ (800442c <HAL_RCC_ClockConfig+0x1fc>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7fd f9d3 	bl	80017b4 <HAL_InitTick>
 800440e:	4603      	mov	r3, r0
 8004410:	72fb      	strb	r3, [r7, #11]

  return status;
 8004412:	7afb      	ldrb	r3, [r7, #11]
}
 8004414:	4618      	mov	r0, r3
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40022000 	.word	0x40022000
 8004420:	40021000 	.word	0x40021000
 8004424:	080065cc 	.word	0x080065cc
 8004428:	200000d0 	.word	0x200000d0
 800442c:	200000d4 	.word	0x200000d4

08004430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004430:	b480      	push	{r7}
 8004432:	b089      	sub	sp, #36	@ 0x24
 8004434:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004436:	2300      	movs	r3, #0
 8004438:	61fb      	str	r3, [r7, #28]
 800443a:	2300      	movs	r3, #0
 800443c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800443e:	4b3e      	ldr	r3, [pc, #248]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 030c 	and.w	r3, r3, #12
 8004446:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004448:	4b3b      	ldr	r3, [pc, #236]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d005      	beq.n	8004464 <HAL_RCC_GetSysClockFreq+0x34>
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	2b0c      	cmp	r3, #12
 800445c:	d121      	bne.n	80044a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2b01      	cmp	r3, #1
 8004462:	d11e      	bne.n	80044a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004464:	4b34      	ldr	r3, [pc, #208]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0308 	and.w	r3, r3, #8
 800446c:	2b00      	cmp	r3, #0
 800446e:	d107      	bne.n	8004480 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004470:	4b31      	ldr	r3, [pc, #196]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004472:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004476:	0a1b      	lsrs	r3, r3, #8
 8004478:	f003 030f 	and.w	r3, r3, #15
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	e005      	b.n	800448c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004480:	4b2d      	ldr	r3, [pc, #180]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	091b      	lsrs	r3, r3, #4
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800448c:	4a2b      	ldr	r2, [pc, #172]	@ (800453c <HAL_RCC_GetSysClockFreq+0x10c>)
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004494:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044a0:	e00a      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d102      	bne.n	80044ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044a8:	4b25      	ldr	r3, [pc, #148]	@ (8004540 <HAL_RCC_GetSysClockFreq+0x110>)
 80044aa:	61bb      	str	r3, [r7, #24]
 80044ac:	e004      	b.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	2b08      	cmp	r3, #8
 80044b2:	d101      	bne.n	80044b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044b4:	4b23      	ldr	r3, [pc, #140]	@ (8004544 <HAL_RCC_GetSysClockFreq+0x114>)
 80044b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	2b0c      	cmp	r3, #12
 80044bc:	d134      	bne.n	8004528 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044be:	4b1e      	ldr	r3, [pc, #120]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	f003 0303 	and.w	r3, r3, #3
 80044c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d003      	beq.n	80044d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	2b03      	cmp	r3, #3
 80044d2:	d003      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0xac>
 80044d4:	e005      	b.n	80044e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80044d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004540 <HAL_RCC_GetSysClockFreq+0x110>)
 80044d8:	617b      	str	r3, [r7, #20]
      break;
 80044da:	e005      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80044dc:	4b19      	ldr	r3, [pc, #100]	@ (8004544 <HAL_RCC_GetSysClockFreq+0x114>)
 80044de:	617b      	str	r3, [r7, #20]
      break;
 80044e0:	e002      	b.n	80044e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	617b      	str	r3, [r7, #20]
      break;
 80044e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044e8:	4b13      	ldr	r3, [pc, #76]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	091b      	lsrs	r3, r3, #4
 80044ee:	f003 0307 	and.w	r3, r3, #7
 80044f2:	3301      	adds	r3, #1
 80044f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80044f6:	4b10      	ldr	r3, [pc, #64]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	0a1b      	lsrs	r3, r3, #8
 80044fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	fb03 f202 	mul.w	r2, r3, r2
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	fbb2 f3f3 	udiv	r3, r2, r3
 800450c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800450e:	4b0a      	ldr	r3, [pc, #40]	@ (8004538 <HAL_RCC_GetSysClockFreq+0x108>)
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	0e5b      	lsrs	r3, r3, #25
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	3301      	adds	r3, #1
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	fbb2 f3f3 	udiv	r3, r2, r3
 8004526:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004528:	69bb      	ldr	r3, [r7, #24]
}
 800452a:	4618      	mov	r0, r3
 800452c:	3724      	adds	r7, #36	@ 0x24
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000
 800453c:	080065dc 	.word	0x080065dc
 8004540:	00f42400 	.word	0x00f42400
 8004544:	007a1200 	.word	0x007a1200

08004548 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004550:	2300      	movs	r3, #0
 8004552:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004554:	4b2a      	ldr	r3, [pc, #168]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004560:	f7ff f9ee 	bl	8003940 <HAL_PWREx_GetVoltageRange>
 8004564:	6178      	str	r0, [r7, #20]
 8004566:	e014      	b.n	8004592 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004568:	4b25      	ldr	r3, [pc, #148]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800456a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456c:	4a24      	ldr	r2, [pc, #144]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800456e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004572:	6593      	str	r3, [r2, #88]	@ 0x58
 8004574:	4b22      	ldr	r3, [pc, #136]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004580:	f7ff f9de 	bl	8003940 <HAL_PWREx_GetVoltageRange>
 8004584:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004586:	4b1e      	ldr	r3, [pc, #120]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800458a:	4a1d      	ldr	r2, [pc, #116]	@ (8004600 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800458c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004590:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004598:	d10b      	bne.n	80045b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2b80      	cmp	r3, #128	@ 0x80
 800459e:	d919      	bls.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2ba0      	cmp	r3, #160	@ 0xa0
 80045a4:	d902      	bls.n	80045ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045a6:	2302      	movs	r3, #2
 80045a8:	613b      	str	r3, [r7, #16]
 80045aa:	e013      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045ac:	2301      	movs	r3, #1
 80045ae:	613b      	str	r3, [r7, #16]
 80045b0:	e010      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b80      	cmp	r3, #128	@ 0x80
 80045b6:	d902      	bls.n	80045be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045b8:	2303      	movs	r3, #3
 80045ba:	613b      	str	r3, [r7, #16]
 80045bc:	e00a      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b80      	cmp	r3, #128	@ 0x80
 80045c2:	d102      	bne.n	80045ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045c4:	2302      	movs	r3, #2
 80045c6:	613b      	str	r3, [r7, #16]
 80045c8:	e004      	b.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2b70      	cmp	r3, #112	@ 0x70
 80045ce:	d101      	bne.n	80045d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045d0:	2301      	movs	r3, #1
 80045d2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f023 0207 	bic.w	r2, r3, #7
 80045dc:	4909      	ldr	r1, [pc, #36]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045e4:	4b07      	ldr	r3, [pc, #28]	@ (8004604 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d001      	beq.n	80045f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3718      	adds	r7, #24
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40021000 	.word	0x40021000
 8004604:	40022000 	.word	0x40022000

08004608 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004610:	2300      	movs	r3, #0
 8004612:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004614:	2300      	movs	r3, #0
 8004616:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004620:	2b00      	cmp	r3, #0
 8004622:	d031      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004628:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800462c:	d01a      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800462e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004632:	d814      	bhi.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004634:	2b00      	cmp	r3, #0
 8004636:	d009      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004638:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800463c:	d10f      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800463e:	4b5d      	ldr	r3, [pc, #372]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	4a5c      	ldr	r2, [pc, #368]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004648:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800464a:	e00c      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	3304      	adds	r3, #4
 8004650:	2100      	movs	r1, #0
 8004652:	4618      	mov	r0, r3
 8004654:	f000 fa22 	bl	8004a9c <RCCEx_PLLSAI1_Config>
 8004658:	4603      	mov	r3, r0
 800465a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800465c:	e003      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	74fb      	strb	r3, [r7, #19]
      break;
 8004662:	e000      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004664:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004666:	7cfb      	ldrb	r3, [r7, #19]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d10b      	bne.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800466c:	4b51      	ldr	r3, [pc, #324]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800466e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004672:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800467a:	494e      	ldr	r1, [pc, #312]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800467c:	4313      	orrs	r3, r2
 800467e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004682:	e001      	b.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004684:	7cfb      	ldrb	r3, [r7, #19]
 8004686:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 809e 	beq.w	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004696:	2300      	movs	r3, #0
 8004698:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800469a:	4b46      	ldr	r3, [pc, #280]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800469c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d101      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80046aa:	2300      	movs	r3, #0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00d      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046b0:	4b40      	ldr	r3, [pc, #256]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b4:	4a3f      	ldr	r2, [pc, #252]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80046bc:	4b3d      	ldr	r3, [pc, #244]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c4:	60bb      	str	r3, [r7, #8]
 80046c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046c8:	2301      	movs	r3, #1
 80046ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046cc:	4b3a      	ldr	r3, [pc, #232]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a39      	ldr	r2, [pc, #228]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80046d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80046d8:	f7fd f8bc 	bl	8001854 <HAL_GetTick>
 80046dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046de:	e009      	b.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046e0:	f7fd f8b8 	bl	8001854 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d902      	bls.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	74fb      	strb	r3, [r7, #19]
        break;
 80046f2:	e005      	b.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046f4:	4b30      	ldr	r3, [pc, #192]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0ef      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004700:	7cfb      	ldrb	r3, [r7, #19]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d15a      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004706:	4b2b      	ldr	r3, [pc, #172]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004708:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800470c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004710:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01e      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471c:	697a      	ldr	r2, [r7, #20]
 800471e:	429a      	cmp	r2, r3
 8004720:	d019      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004722:	4b24      	ldr	r3, [pc, #144]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004728:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800472c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800472e:	4b21      	ldr	r3, [pc, #132]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004734:	4a1f      	ldr	r2, [pc, #124]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004736:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800473a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800473e:	4b1d      	ldr	r3, [pc, #116]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004744:	4a1b      	ldr	r2, [pc, #108]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004746:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800474a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800474e:	4a19      	ldr	r2, [pc, #100]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	d016      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004760:	f7fd f878 	bl	8001854 <HAL_GetTick>
 8004764:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004766:	e00b      	b.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004768:	f7fd f874 	bl	8001854 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004776:	4293      	cmp	r3, r2
 8004778:	d902      	bls.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	74fb      	strb	r3, [r7, #19]
            break;
 800477e:	e006      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004780:	4b0c      	ldr	r3, [pc, #48]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004786:	f003 0302 	and.w	r3, r3, #2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0ec      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800478e:	7cfb      	ldrb	r3, [r7, #19]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10b      	bne.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004794:	4b07      	ldr	r3, [pc, #28]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a2:	4904      	ldr	r1, [pc, #16]	@ (80047b4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80047aa:	e009      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80047ac:	7cfb      	ldrb	r3, [r7, #19]
 80047ae:	74bb      	strb	r3, [r7, #18]
 80047b0:	e006      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80047b2:	bf00      	nop
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047bc:	7cfb      	ldrb	r3, [r7, #19]
 80047be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047c0:	7c7b      	ldrb	r3, [r7, #17]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d105      	bne.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c6:	4b8d      	ldr	r3, [pc, #564]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ca:	4a8c      	ldr	r2, [pc, #560]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00a      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047de:	4b87      	ldr	r3, [pc, #540]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e4:	f023 0203 	bic.w	r2, r3, #3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	4983      	ldr	r1, [pc, #524]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00a      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004800:	4b7e      	ldr	r3, [pc, #504]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004806:	f023 020c 	bic.w	r2, r3, #12
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	497b      	ldr	r1, [pc, #492]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004810:	4313      	orrs	r3, r2
 8004812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0304 	and.w	r3, r3, #4
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004822:	4b76      	ldr	r3, [pc, #472]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004824:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004828:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004830:	4972      	ldr	r1, [pc, #456]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0320 	and.w	r3, r3, #32
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004844:	4b6d      	ldr	r3, [pc, #436]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004852:	496a      	ldr	r1, [pc, #424]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004866:	4b65      	ldr	r3, [pc, #404]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004868:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800486c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004874:	4961      	ldr	r1, [pc, #388]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004888:	4b5c      	ldr	r3, [pc, #368]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004896:	4959      	ldr	r1, [pc, #356]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80048aa:	4b54      	ldr	r3, [pc, #336]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048b8:	4950      	ldr	r1, [pc, #320]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80048cc:	4b4b      	ldr	r3, [pc, #300]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048da:	4948      	ldr	r1, [pc, #288]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048ee:	4b43      	ldr	r3, [pc, #268]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fc:	493f      	ldr	r1, [pc, #252]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d028      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004910:	4b3a      	ldr	r3, [pc, #232]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004916:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800491e:	4937      	ldr	r1, [pc, #220]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800492a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800492e:	d106      	bne.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004930:	4b32      	ldr	r3, [pc, #200]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	4a31      	ldr	r2, [pc, #196]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800493a:	60d3      	str	r3, [r2, #12]
 800493c:	e011      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004942:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004946:	d10c      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	3304      	adds	r3, #4
 800494c:	2101      	movs	r1, #1
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f8a4 	bl	8004a9c <RCCEx_PLLSAI1_Config>
 8004954:	4603      	mov	r3, r0
 8004956:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004958:	7cfb      	ldrb	r3, [r7, #19]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 800495e:	7cfb      	ldrb	r3, [r7, #19]
 8004960:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d028      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800496e:	4b23      	ldr	r3, [pc, #140]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004970:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004974:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497c:	491f      	ldr	r1, [pc, #124]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004988:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800498c:	d106      	bne.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800498e:	4b1b      	ldr	r3, [pc, #108]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	4a1a      	ldr	r2, [pc, #104]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004994:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004998:	60d3      	str	r3, [r2, #12]
 800499a:	e011      	b.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80049a4:	d10c      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	3304      	adds	r3, #4
 80049aa:	2101      	movs	r1, #1
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 f875 	bl	8004a9c <RCCEx_PLLSAI1_Config>
 80049b2:	4603      	mov	r3, r0
 80049b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049b6:	7cfb      	ldrb	r3, [r7, #19]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d001      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 80049bc:	7cfb      	ldrb	r3, [r7, #19]
 80049be:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d02b      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049cc:	4b0b      	ldr	r3, [pc, #44]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049da:	4908      	ldr	r1, [pc, #32]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80049ea:	d109      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049ec:	4b03      	ldr	r3, [pc, #12]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	4a02      	ldr	r2, [pc, #8]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049f6:	60d3      	str	r3, [r2, #12]
 80049f8:	e014      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80049fa:	bf00      	nop
 80049fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004a08:	d10c      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	3304      	adds	r3, #4
 8004a0e:	2101      	movs	r1, #1
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 f843 	bl	8004a9c <RCCEx_PLLSAI1_Config>
 8004a16:	4603      	mov	r3, r0
 8004a18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a1a:	7cfb      	ldrb	r3, [r7, #19]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d001      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004a20:	7cfb      	ldrb	r3, [r7, #19]
 8004a22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d01c      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a30:	4b19      	ldr	r3, [pc, #100]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a36:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a3e:	4916      	ldr	r1, [pc, #88]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a4e:	d10c      	bne.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	3304      	adds	r3, #4
 8004a54:	2102      	movs	r1, #2
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 f820 	bl	8004a9c <RCCEx_PLLSAI1_Config>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a60:	7cfb      	ldrb	r3, [r7, #19]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8004a66:	7cfb      	ldrb	r3, [r7, #19]
 8004a68:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a76:	4b08      	ldr	r3, [pc, #32]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a84:	4904      	ldr	r1, [pc, #16]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a8c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40021000 	.word	0x40021000

08004a9c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
 8004aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004aaa:	4b74      	ldr	r3, [pc, #464]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f003 0303 	and.w	r3, r3, #3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d018      	beq.n	8004ae8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ab6:	4b71      	ldr	r3, [pc, #452]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f003 0203 	and.w	r2, r3, #3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d10d      	bne.n	8004ae2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
       ||
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d009      	beq.n	8004ae2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004ace:	4b6b      	ldr	r3, [pc, #428]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	091b      	lsrs	r3, r3, #4
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	1c5a      	adds	r2, r3, #1
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
       ||
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d047      	beq.n	8004b72 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	73fb      	strb	r3, [r7, #15]
 8004ae6:	e044      	b.n	8004b72 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b03      	cmp	r3, #3
 8004aee:	d018      	beq.n	8004b22 <RCCEx_PLLSAI1_Config+0x86>
 8004af0:	2b03      	cmp	r3, #3
 8004af2:	d825      	bhi.n	8004b40 <RCCEx_PLLSAI1_Config+0xa4>
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d002      	beq.n	8004afe <RCCEx_PLLSAI1_Config+0x62>
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d009      	beq.n	8004b10 <RCCEx_PLLSAI1_Config+0x74>
 8004afc:	e020      	b.n	8004b40 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004afe:	4b5f      	ldr	r3, [pc, #380]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0302 	and.w	r3, r3, #2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d11d      	bne.n	8004b46 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b0e:	e01a      	b.n	8004b46 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b10:	4b5a      	ldr	r3, [pc, #360]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d116      	bne.n	8004b4a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b20:	e013      	b.n	8004b4a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b22:	4b56      	ldr	r3, [pc, #344]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10f      	bne.n	8004b4e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b2e:	4b53      	ldr	r3, [pc, #332]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d109      	bne.n	8004b4e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b3e:	e006      	b.n	8004b4e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	73fb      	strb	r3, [r7, #15]
      break;
 8004b44:	e004      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b46:	bf00      	nop
 8004b48:	e002      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b4a:	bf00      	nop
 8004b4c:	e000      	b.n	8004b50 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b4e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10d      	bne.n	8004b72 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b56:	4b49      	ldr	r3, [pc, #292]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6819      	ldr	r1, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	3b01      	subs	r3, #1
 8004b68:	011b      	lsls	r3, r3, #4
 8004b6a:	430b      	orrs	r3, r1
 8004b6c:	4943      	ldr	r1, [pc, #268]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b72:	7bfb      	ldrb	r3, [r7, #15]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d17c      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b78:	4b40      	ldr	r3, [pc, #256]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b84:	f7fc fe66 	bl	8001854 <HAL_GetTick>
 8004b88:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b8a:	e009      	b.n	8004ba0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b8c:	f7fc fe62 	bl	8001854 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d902      	bls.n	8004ba0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	73fb      	strb	r3, [r7, #15]
        break;
 8004b9e:	e005      	b.n	8004bac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ba0:	4b36      	ldr	r3, [pc, #216]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d1ef      	bne.n	8004b8c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004bac:	7bfb      	ldrb	r3, [r7, #15]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d15f      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d110      	bne.n	8004bda <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bb8:	4b30      	ldr	r3, [pc, #192]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004bc0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	6892      	ldr	r2, [r2, #8]
 8004bc8:	0211      	lsls	r1, r2, #8
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	68d2      	ldr	r2, [r2, #12]
 8004bce:	06d2      	lsls	r2, r2, #27
 8004bd0:	430a      	orrs	r2, r1
 8004bd2:	492a      	ldr	r1, [pc, #168]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	610b      	str	r3, [r1, #16]
 8004bd8:	e027      	b.n	8004c2a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d112      	bne.n	8004c06 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004be0:	4b26      	ldr	r3, [pc, #152]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004be8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6892      	ldr	r2, [r2, #8]
 8004bf0:	0211      	lsls	r1, r2, #8
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6912      	ldr	r2, [r2, #16]
 8004bf6:	0852      	lsrs	r2, r2, #1
 8004bf8:	3a01      	subs	r2, #1
 8004bfa:	0552      	lsls	r2, r2, #21
 8004bfc:	430a      	orrs	r2, r1
 8004bfe:	491f      	ldr	r1, [pc, #124]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	610b      	str	r3, [r1, #16]
 8004c04:	e011      	b.n	8004c2a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004c06:	4b1d      	ldr	r3, [pc, #116]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004c0e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6892      	ldr	r2, [r2, #8]
 8004c16:	0211      	lsls	r1, r2, #8
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6952      	ldr	r2, [r2, #20]
 8004c1c:	0852      	lsrs	r2, r2, #1
 8004c1e:	3a01      	subs	r2, #1
 8004c20:	0652      	lsls	r2, r2, #25
 8004c22:	430a      	orrs	r2, r1
 8004c24:	4915      	ldr	r1, [pc, #84]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004c2a:	4b14      	ldr	r3, [pc, #80]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a13      	ldr	r2, [pc, #76]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c34:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c36:	f7fc fe0d 	bl	8001854 <HAL_GetTick>
 8004c3a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c3c:	e009      	b.n	8004c52 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c3e:	f7fc fe09 	bl	8001854 <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d902      	bls.n	8004c52 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	73fb      	strb	r3, [r7, #15]
          break;
 8004c50:	e005      	b.n	8004c5e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c52:	4b0a      	ldr	r3, [pc, #40]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0ef      	beq.n	8004c3e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d106      	bne.n	8004c72 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c64:	4b05      	ldr	r3, [pc, #20]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c66:	691a      	ldr	r2, [r3, #16]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	4903      	ldr	r1, [pc, #12]	@ (8004c7c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40021000 	.word	0x40021000

08004c80 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d101      	bne.n	8004c92 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e095      	b.n	8004dbe <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d108      	bne.n	8004cac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ca2:	d009      	beq.n	8004cb8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	61da      	str	r2, [r3, #28]
 8004caa:	e005      	b.n	8004cb8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d106      	bne.n	8004cd8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7fc faa4 	bl	8001220 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004cf8:	d902      	bls.n	8004d00 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60fb      	str	r3, [r7, #12]
 8004cfe:	e002      	b.n	8004d06 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d04:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004d0e:	d007      	beq.n	8004d20 <HAL_SPI_Init+0xa0>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d18:	d002      	beq.n	8004d20 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d30:	431a      	orrs	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	f003 0302 	and.w	r3, r3, #2
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	695b      	ldr	r3, [r3, #20]
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	431a      	orrs	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	699b      	ldr	r3, [r3, #24]
 8004d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69db      	ldr	r3, [r3, #28]
 8004d54:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d62:	ea42 0103 	orr.w	r1, r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d6a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	699b      	ldr	r3, [r3, #24]
 8004d7a:	0c1b      	lsrs	r3, r3, #16
 8004d7c:	f003 0204 	and.w	r2, r3, #4
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d84:	f003 0310 	and.w	r3, r3, #16
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d8e:	f003 0308 	and.w	r3, r3, #8
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004d9c:	ea42 0103 	orr.w	r1, r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b088      	sub	sp, #32
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	60f8      	str	r0, [r7, #12]
 8004dce:	60b9      	str	r1, [r7, #8]
 8004dd0:	603b      	str	r3, [r7, #0]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dd6:	f7fc fd3d 	bl	8001854 <HAL_GetTick>
 8004dda:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d001      	beq.n	8004df0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
 8004dee:	e15c      	b.n	80050aa <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d002      	beq.n	8004dfc <HAL_SPI_Transmit+0x36>
 8004df6:	88fb      	ldrh	r3, [r7, #6]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d101      	bne.n	8004e00 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e154      	b.n	80050aa <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_SPI_Transmit+0x48>
 8004e0a:	2302      	movs	r3, #2
 8004e0c:	e14d      	b.n	80050aa <HAL_SPI_Transmit+0x2e4>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2203      	movs	r2, #3
 8004e1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	88fa      	ldrh	r2, [r7, #6]
 8004e2e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	88fa      	ldrh	r2, [r7, #6]
 8004e34:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2200      	movs	r2, #0
 8004e56:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e60:	d10f      	bne.n	8004e82 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8c:	2b40      	cmp	r3, #64	@ 0x40
 8004e8e:	d007      	beq.n	8004ea0 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	68db      	ldr	r3, [r3, #12]
 8004ea4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ea8:	d952      	bls.n	8004f50 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <HAL_SPI_Transmit+0xf2>
 8004eb2:	8b7b      	ldrh	r3, [r7, #26]
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d145      	bne.n	8004f44 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebc:	881a      	ldrh	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004edc:	e032      	b.n	8004f44 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d112      	bne.n	8004f12 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef0:	881a      	ldrh	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efc:	1c9a      	adds	r2, r3, #2
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f10:	e018      	b.n	8004f44 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f12:	f7fc fc9f 	bl	8001854 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d803      	bhi.n	8004f2a <HAL_SPI_Transmit+0x164>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f28:	d102      	bne.n	8004f30 <HAL_SPI_Transmit+0x16a>
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d109      	bne.n	8004f44 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	e0b2      	b.n	80050aa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1c7      	bne.n	8004ede <HAL_SPI_Transmit+0x118>
 8004f4e:	e083      	b.n	8005058 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <HAL_SPI_Transmit+0x198>
 8004f58:	8b7b      	ldrh	r3, [r7, #26]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d177      	bne.n	800504e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d912      	bls.n	8004f8e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f6c:	881a      	ldrh	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f78:	1c9a      	adds	r2, r3, #2
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	3b02      	subs	r3, #2
 8004f86:	b29a      	uxth	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f8c:	e05f      	b.n	800504e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	330c      	adds	r3, #12
 8004f98:	7812      	ldrb	r2, [r2, #0]
 8004f9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa0:	1c5a      	adds	r2, r3, #1
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004fb4:	e04b      	b.n	800504e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 0302 	and.w	r3, r3, #2
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d12b      	bne.n	800501c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d912      	bls.n	8004ff4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd2:	881a      	ldrh	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fde:	1c9a      	adds	r2, r3, #2
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	3b02      	subs	r3, #2
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ff2:	e02c      	b.n	800504e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	330c      	adds	r3, #12
 8004ffe:	7812      	ldrb	r2, [r2, #0]
 8005000:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800501a:	e018      	b.n	800504e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800501c:	f7fc fc1a 	bl	8001854 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	429a      	cmp	r2, r3
 800502a:	d803      	bhi.n	8005034 <HAL_SPI_Transmit+0x26e>
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005032:	d102      	bne.n	800503a <HAL_SPI_Transmit+0x274>
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d109      	bne.n	800504e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e02d      	b.n	80050aa <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005052:	b29b      	uxth	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d1ae      	bne.n	8004fb6 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005058:	69fa      	ldr	r2, [r7, #28]
 800505a:	6839      	ldr	r1, [r7, #0]
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 fcf5 	bl	8005a4c <SPI_EndRxTxTransaction>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d002      	beq.n	800506e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2220      	movs	r2, #32
 800506c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d10a      	bne.n	800508c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	617b      	str	r3, [r7, #20]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e000      	b.n	80050aa <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80050a8:	2300      	movs	r3, #0
  }
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3720      	adds	r7, #32
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}

080050b2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050b2:	b580      	push	{r7, lr}
 80050b4:	b088      	sub	sp, #32
 80050b6:	af02      	add	r7, sp, #8
 80050b8:	60f8      	str	r0, [r7, #12]
 80050ba:	60b9      	str	r1, [r7, #8]
 80050bc:	603b      	str	r3, [r7, #0]
 80050be:	4613      	mov	r3, r2
 80050c0:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d001      	beq.n	80050d2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80050ce:	2302      	movs	r3, #2
 80050d0:	e123      	b.n	800531a <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050da:	d112      	bne.n	8005102 <HAL_SPI_Receive+0x50>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10e      	bne.n	8005102 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2204      	movs	r2, #4
 80050e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80050ec:	88fa      	ldrh	r2, [r7, #6]
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	4613      	mov	r3, r2
 80050f4:	68ba      	ldr	r2, [r7, #8]
 80050f6:	68b9      	ldr	r1, [r7, #8]
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f912 	bl	8005322 <HAL_SPI_TransmitReceive>
 80050fe:	4603      	mov	r3, r0
 8005100:	e10b      	b.n	800531a <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005102:	f7fc fba7 	bl	8001854 <HAL_GetTick>
 8005106:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <HAL_SPI_Receive+0x62>
 800510e:	88fb      	ldrh	r3, [r7, #6]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d101      	bne.n	8005118 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e100      	b.n	800531a <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_SPI_Receive+0x74>
 8005122:	2302      	movs	r3, #2
 8005124:	e0f9      	b.n	800531a <HAL_SPI_Receive+0x268>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2204      	movs	r2, #4
 8005132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	88fa      	ldrh	r2, [r7, #6]
 8005146:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	88fa      	ldrh	r2, [r7, #6]
 800514e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2200      	movs	r2, #0
 8005162:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005178:	d908      	bls.n	800518c <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685a      	ldr	r2, [r3, #4]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005188:	605a      	str	r2, [r3, #4]
 800518a:	e007      	b.n	800519c <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800519a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051a4:	d10f      	bne.n	80051c6 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80051c4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d0:	2b40      	cmp	r3, #64	@ 0x40
 80051d2:	d007      	beq.n	80051e4 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80051e2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	68db      	ldr	r3, [r3, #12]
 80051e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051ec:	d875      	bhi.n	80052da <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80051ee:	e037      	b.n	8005260 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f003 0301 	and.w	r3, r3, #1
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d117      	bne.n	800522e <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f103 020c 	add.w	r2, r3, #12
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520a:	7812      	ldrb	r2, [r2, #0]
 800520c:	b2d2      	uxtb	r2, r2
 800520e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800522c:	e018      	b.n	8005260 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800522e:	f7fc fb11 	bl	8001854 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	d803      	bhi.n	8005246 <HAL_SPI_Receive+0x194>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005244:	d102      	bne.n	800524c <HAL_SPI_Receive+0x19a>
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d109      	bne.n	8005260 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e05c      	b.n	800531a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d1c1      	bne.n	80051f0 <HAL_SPI_Receive+0x13e>
 800526c:	e03b      	b.n	80052e6 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b01      	cmp	r3, #1
 800527a:	d115      	bne.n	80052a8 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	b292      	uxth	r2, r2
 8005288:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	1c9a      	adds	r2, r3, #2
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800529a:	b29b      	uxth	r3, r3
 800529c:	3b01      	subs	r3, #1
 800529e:	b29a      	uxth	r2, r3
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80052a6:	e018      	b.n	80052da <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052a8:	f7fc fad4 	bl	8001854 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d803      	bhi.n	80052c0 <HAL_SPI_Receive+0x20e>
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052be:	d102      	bne.n	80052c6 <HAL_SPI_Receive+0x214>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d109      	bne.n	80052da <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e01f      	b.n	800531a <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1c3      	bne.n	800526e <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	6839      	ldr	r1, [r7, #0]
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fb56 	bl	800599c <SPI_EndRxTransaction>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2220      	movs	r2, #32
 80052fa:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2200      	movs	r2, #0
 8005308:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e000      	b.n	800531a <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8005318:	2300      	movs	r3, #0
  }
}
 800531a:	4618      	mov	r0, r3
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b08a      	sub	sp, #40	@ 0x28
 8005326:	af00      	add	r7, sp, #0
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	607a      	str	r2, [r7, #4]
 800532e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005330:	2301      	movs	r3, #1
 8005332:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005334:	f7fc fa8e 	bl	8001854 <HAL_GetTick>
 8005338:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005340:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005348:	887b      	ldrh	r3, [r7, #2]
 800534a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800534c:	887b      	ldrh	r3, [r7, #2]
 800534e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005350:	7ffb      	ldrb	r3, [r7, #31]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d00c      	beq.n	8005370 <HAL_SPI_TransmitReceive+0x4e>
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800535c:	d106      	bne.n	800536c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d102      	bne.n	800536c <HAL_SPI_TransmitReceive+0x4a>
 8005366:	7ffb      	ldrb	r3, [r7, #31]
 8005368:	2b04      	cmp	r3, #4
 800536a:	d001      	beq.n	8005370 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800536c:	2302      	movs	r3, #2
 800536e:	e1f3      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d005      	beq.n	8005382 <HAL_SPI_TransmitReceive+0x60>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d002      	beq.n	8005382 <HAL_SPI_TransmitReceive+0x60>
 800537c:	887b      	ldrh	r3, [r7, #2]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e1e8      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <HAL_SPI_TransmitReceive+0x72>
 8005390:	2302      	movs	r3, #2
 8005392:	e1e1      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d003      	beq.n	80053b0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2205      	movs	r2, #5
 80053ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2200      	movs	r2, #0
 80053b4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	887a      	ldrh	r2, [r7, #2]
 80053c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	887a      	ldrh	r2, [r7, #2]
 80053c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	887a      	ldrh	r2, [r7, #2]
 80053d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	887a      	ldrh	r2, [r7, #2]
 80053dc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053f2:	d802      	bhi.n	80053fa <HAL_SPI_TransmitReceive+0xd8>
 80053f4:	8abb      	ldrh	r3, [r7, #20]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d908      	bls.n	800540c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005408:	605a      	str	r2, [r3, #4]
 800540a:	e007      	b.n	800541c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800541a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005426:	2b40      	cmp	r3, #64	@ 0x40
 8005428:	d007      	beq.n	800543a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005438:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005442:	f240 8083 	bls.w	800554c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <HAL_SPI_TransmitReceive+0x132>
 800544e:	8afb      	ldrh	r3, [r7, #22]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d16f      	bne.n	8005534 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005458:	881a      	ldrh	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005464:	1c9a      	adds	r2, r3, #2
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800546e:	b29b      	uxth	r3, r3
 8005470:	3b01      	subs	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005478:	e05c      	b.n	8005534 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b02      	cmp	r3, #2
 8005486:	d11b      	bne.n	80054c0 <HAL_SPI_TransmitReceive+0x19e>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800548c:	b29b      	uxth	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d016      	beq.n	80054c0 <HAL_SPI_TransmitReceive+0x19e>
 8005492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005494:	2b01      	cmp	r3, #1
 8005496:	d113      	bne.n	80054c0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800549c:	881a      	ldrh	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a8:	1c9a      	adds	r2, r3, #2
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	3b01      	subs	r3, #1
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80054bc:	2300      	movs	r3, #0
 80054be:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d11c      	bne.n	8005508 <HAL_SPI_TransmitReceive+0x1e6>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d016      	beq.n	8005508 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68da      	ldr	r2, [r3, #12]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e4:	b292      	uxth	r2, r2
 80054e6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ec:	1c9a      	adds	r2, r3, #2
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005504:	2301      	movs	r3, #1
 8005506:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005508:	f7fc f9a4 	bl	8001854 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005514:	429a      	cmp	r2, r3
 8005516:	d80d      	bhi.n	8005534 <HAL_SPI_TransmitReceive+0x212>
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551e:	d009      	beq.n	8005534 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e111      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005538:	b29b      	uxth	r3, r3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d19d      	bne.n	800547a <HAL_SPI_TransmitReceive+0x158>
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d197      	bne.n	800547a <HAL_SPI_TransmitReceive+0x158>
 800554a:	e0e5      	b.n	8005718 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d003      	beq.n	800555c <HAL_SPI_TransmitReceive+0x23a>
 8005554:	8afb      	ldrh	r3, [r7, #22]
 8005556:	2b01      	cmp	r3, #1
 8005558:	f040 80d1 	bne.w	80056fe <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b01      	cmp	r3, #1
 8005564:	d912      	bls.n	800558c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800556a:	881a      	ldrh	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005576:	1c9a      	adds	r2, r3, #2
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005580:	b29b      	uxth	r3, r3
 8005582:	3b02      	subs	r3, #2
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800558a:	e0b8      	b.n	80056fe <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	7812      	ldrb	r2, [r2, #0]
 8005598:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559e:	1c5a      	adds	r2, r3, #1
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	3b01      	subs	r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055b2:	e0a4      	b.n	80056fe <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d134      	bne.n	800562c <HAL_SPI_TransmitReceive+0x30a>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d02f      	beq.n	800562c <HAL_SPI_TransmitReceive+0x30a>
 80055cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d12c      	bne.n	800562c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d912      	bls.n	8005602 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e0:	881a      	ldrh	r2, [r3, #0]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ec:	1c9a      	adds	r2, r3, #2
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	3b02      	subs	r3, #2
 80055fa:	b29a      	uxth	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005600:	e012      	b.n	8005628 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	330c      	adds	r3, #12
 800560c:	7812      	ldrb	r2, [r2, #0]
 800560e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005614:	1c5a      	adds	r2, r3, #1
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800561e:	b29b      	uxth	r3, r3
 8005620:	3b01      	subs	r3, #1
 8005622:	b29a      	uxth	r2, r3
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005628:	2300      	movs	r3, #0
 800562a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 0301 	and.w	r3, r3, #1
 8005636:	2b01      	cmp	r3, #1
 8005638:	d148      	bne.n	80056cc <HAL_SPI_TransmitReceive+0x3aa>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005640:	b29b      	uxth	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d042      	beq.n	80056cc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800564c:	b29b      	uxth	r3, r3
 800564e:	2b01      	cmp	r3, #1
 8005650:	d923      	bls.n	800569a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68da      	ldr	r2, [r3, #12]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565c:	b292      	uxth	r2, r2
 800565e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005664:	1c9a      	adds	r2, r3, #2
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005670:	b29b      	uxth	r3, r3
 8005672:	3b02      	subs	r3, #2
 8005674:	b29a      	uxth	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b01      	cmp	r3, #1
 8005686:	d81f      	bhi.n	80056c8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	685a      	ldr	r2, [r3, #4]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005696:	605a      	str	r2, [r3, #4]
 8005698:	e016      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f103 020c 	add.w	r2, r3, #12
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a6:	7812      	ldrb	r2, [r2, #0]
 80056a8:	b2d2      	uxtb	r2, r2
 80056aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	1c5a      	adds	r2, r3, #1
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056bc:	b29b      	uxth	r3, r3
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056c8:	2301      	movs	r3, #1
 80056ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80056cc:	f7fc f8c2 	bl	8001854 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	6a3b      	ldr	r3, [r7, #32]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d8:	429a      	cmp	r2, r3
 80056da:	d803      	bhi.n	80056e4 <HAL_SPI_TransmitReceive+0x3c2>
 80056dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e2:	d102      	bne.n	80056ea <HAL_SPI_TransmitReceive+0x3c8>
 80056e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d109      	bne.n	80056fe <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e02c      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	f47f af55 	bne.w	80055b4 <HAL_SPI_TransmitReceive+0x292>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005710:	b29b      	uxth	r3, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	f47f af4e 	bne.w	80055b4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005718:	6a3a      	ldr	r2, [r7, #32]
 800571a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f000 f995 	bl	8005a4c <SPI_EndRxTxTransaction>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2220      	movs	r2, #32
 800572c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e00e      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e000      	b.n	8005758 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8005756:	2300      	movs	r3, #0
  }
}
 8005758:	4618      	mov	r0, r3
 800575a:	3728      	adds	r7, #40	@ 0x28
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	4613      	mov	r3, r2
 800576e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005770:	f7fc f870 	bl	8001854 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005778:	1a9b      	subs	r3, r3, r2
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	4413      	add	r3, r2
 800577e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005780:	f7fc f868 	bl	8001854 <HAL_GetTick>
 8005784:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005786:	4b39      	ldr	r3, [pc, #228]	@ (800586c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	015b      	lsls	r3, r3, #5
 800578c:	0d1b      	lsrs	r3, r3, #20
 800578e:	69fa      	ldr	r2, [r7, #28]
 8005790:	fb02 f303 	mul.w	r3, r2, r3
 8005794:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005796:	e054      	b.n	8005842 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579e:	d050      	beq.n	8005842 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80057a0:	f7fc f858 	bl	8001854 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d902      	bls.n	80057b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d13d      	bne.n	8005832 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80057c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057ce:	d111      	bne.n	80057f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057d8:	d004      	beq.n	80057e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057e2:	d107      	bne.n	80057f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057fc:	d10f      	bne.n	800581e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800581c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e017      	b.n	8005862 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005838:	2300      	movs	r3, #0
 800583a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	3b01      	subs	r3, #1
 8005840:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689a      	ldr	r2, [r3, #8]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	4013      	ands	r3, r2
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	429a      	cmp	r2, r3
 8005850:	bf0c      	ite	eq
 8005852:	2301      	moveq	r3, #1
 8005854:	2300      	movne	r3, #0
 8005856:	b2db      	uxtb	r3, r3
 8005858:	461a      	mov	r2, r3
 800585a:	79fb      	ldrb	r3, [r7, #7]
 800585c:	429a      	cmp	r2, r3
 800585e:	d19b      	bne.n	8005798 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	3720      	adds	r7, #32
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	200000d0 	.word	0x200000d0

08005870 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b08a      	sub	sp, #40	@ 0x28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]
 800587c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800587e:	2300      	movs	r3, #0
 8005880:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005882:	f7fb ffe7 	bl	8001854 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588a:	1a9b      	subs	r3, r3, r2
 800588c:	683a      	ldr	r2, [r7, #0]
 800588e:	4413      	add	r3, r2
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005892:	f7fb ffdf 	bl	8001854 <HAL_GetTick>
 8005896:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80058a0:	4b3d      	ldr	r3, [pc, #244]	@ (8005998 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	4613      	mov	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	4413      	add	r3, r2
 80058aa:	00da      	lsls	r2, r3, #3
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	0d1b      	lsrs	r3, r3, #20
 80058b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058b2:	fb02 f303 	mul.w	r3, r2, r3
 80058b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80058b8:	e060      	b.n	800597c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80058c0:	d107      	bne.n	80058d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d104      	bne.n	80058d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80058d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d8:	d050      	beq.n	800597c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058da:	f7fb ffbb 	bl	8001854 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d902      	bls.n	80058f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80058ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d13d      	bne.n	800596c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80058fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005908:	d111      	bne.n	800592e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005912:	d004      	beq.n	800591e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800591c:	d107      	bne.n	800592e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800592c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005936:	d10f      	bne.n	8005958 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005946:	601a      	str	r2, [r3, #0]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005956:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e010      	b.n	800598e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005972:	2300      	movs	r3, #0
 8005974:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	3b01      	subs	r3, #1
 800597a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	689a      	ldr	r2, [r3, #8]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	4013      	ands	r3, r2
 8005986:	687a      	ldr	r2, [r7, #4]
 8005988:	429a      	cmp	r2, r3
 800598a:	d196      	bne.n	80058ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3728      	adds	r7, #40	@ 0x28
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	200000d0 	.word	0x200000d0

0800599c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af02      	add	r7, sp, #8
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059b0:	d111      	bne.n	80059d6 <SPI_EndRxTransaction+0x3a>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059ba:	d004      	beq.n	80059c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059c4:	d107      	bne.n	80059d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059d4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	9300      	str	r3, [sp, #0]
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	2200      	movs	r2, #0
 80059de:	2180      	movs	r1, #128	@ 0x80
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f7ff febd 	bl	8005760 <SPI_WaitFlagStateUntilTimeout>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d007      	beq.n	80059fc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f0:	f043 0220 	orr.w	r2, r3, #32
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80059f8:	2303      	movs	r3, #3
 80059fa:	e023      	b.n	8005a44 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a04:	d11d      	bne.n	8005a42 <SPI_EndRxTransaction+0xa6>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a0e:	d004      	beq.n	8005a1a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a18:	d113      	bne.n	8005a42 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f7ff ff22 	bl	8005870 <SPI_WaitFifoStateUntilTimeout>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d007      	beq.n	8005a42 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a36:	f043 0220 	orr.w	r2, r3, #32
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e000      	b.n	8005a44 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005a42:	2300      	movs	r3, #0
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f7ff ff03 	bl	8005870 <SPI_WaitFifoStateUntilTimeout>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d007      	beq.n	8005a80 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a74:	f043 0220 	orr.w	r2, r3, #32
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e027      	b.n	8005ad0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2200      	movs	r2, #0
 8005a88:	2180      	movs	r1, #128	@ 0x80
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f7ff fe68 	bl	8005760 <SPI_WaitFlagStateUntilTimeout>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d007      	beq.n	8005aa6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a9a:	f043 0220 	orr.w	r2, r3, #32
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e014      	b.n	8005ad0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005ab2:	68f8      	ldr	r0, [r7, #12]
 8005ab4:	f7ff fedc 	bl	8005870 <SPI_WaitFifoStateUntilTimeout>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d007      	beq.n	8005ace <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ac2:	f043 0220 	orr.w	r2, r3, #32
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e000      	b.n	8005ad0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005ace:	2300      	movs	r3, #0
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <_vsniprintf_r>:
 8005ad8:	b530      	push	{r4, r5, lr}
 8005ada:	4614      	mov	r4, r2
 8005adc:	2c00      	cmp	r4, #0
 8005ade:	b09b      	sub	sp, #108	@ 0x6c
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	da05      	bge.n	8005af2 <_vsniprintf_r+0x1a>
 8005ae6:	238b      	movs	r3, #139	@ 0x8b
 8005ae8:	6003      	str	r3, [r0, #0]
 8005aea:	f04f 30ff 	mov.w	r0, #4294967295
 8005aee:	b01b      	add	sp, #108	@ 0x6c
 8005af0:	bd30      	pop	{r4, r5, pc}
 8005af2:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005af6:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	9319      	str	r3, [sp, #100]	@ 0x64
 8005b00:	bf14      	ite	ne
 8005b02:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005b06:	4623      	moveq	r3, r4
 8005b08:	9302      	str	r3, [sp, #8]
 8005b0a:	9305      	str	r3, [sp, #20]
 8005b0c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005b10:	9100      	str	r1, [sp, #0]
 8005b12:	9104      	str	r1, [sp, #16]
 8005b14:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005b18:	4669      	mov	r1, sp
 8005b1a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005b1c:	f000 f9b2 	bl	8005e84 <_svfiprintf_r>
 8005b20:	1c43      	adds	r3, r0, #1
 8005b22:	bfbc      	itt	lt
 8005b24:	238b      	movlt	r3, #139	@ 0x8b
 8005b26:	602b      	strlt	r3, [r5, #0]
 8005b28:	2c00      	cmp	r4, #0
 8005b2a:	d0e0      	beq.n	8005aee <_vsniprintf_r+0x16>
 8005b2c:	9b00      	ldr	r3, [sp, #0]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	701a      	strb	r2, [r3, #0]
 8005b32:	e7dc      	b.n	8005aee <_vsniprintf_r+0x16>

08005b34 <vsniprintf>:
 8005b34:	b507      	push	{r0, r1, r2, lr}
 8005b36:	9300      	str	r3, [sp, #0]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	460a      	mov	r2, r1
 8005b3c:	4601      	mov	r1, r0
 8005b3e:	4803      	ldr	r0, [pc, #12]	@ (8005b4c <vsniprintf+0x18>)
 8005b40:	6800      	ldr	r0, [r0, #0]
 8005b42:	f7ff ffc9 	bl	8005ad8 <_vsniprintf_r>
 8005b46:	b003      	add	sp, #12
 8005b48:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b4c:	200000dc 	.word	0x200000dc

08005b50 <memset>:
 8005b50:	4402      	add	r2, r0
 8005b52:	4603      	mov	r3, r0
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d100      	bne.n	8005b5a <memset+0xa>
 8005b58:	4770      	bx	lr
 8005b5a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b5e:	e7f9      	b.n	8005b54 <memset+0x4>

08005b60 <strncmp>:
 8005b60:	b510      	push	{r4, lr}
 8005b62:	b16a      	cbz	r2, 8005b80 <strncmp+0x20>
 8005b64:	3901      	subs	r1, #1
 8005b66:	1884      	adds	r4, r0, r2
 8005b68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d103      	bne.n	8005b7c <strncmp+0x1c>
 8005b74:	42a0      	cmp	r0, r4
 8005b76:	d001      	beq.n	8005b7c <strncmp+0x1c>
 8005b78:	2a00      	cmp	r2, #0
 8005b7a:	d1f5      	bne.n	8005b68 <strncmp+0x8>
 8005b7c:	1ad0      	subs	r0, r2, r3
 8005b7e:	bd10      	pop	{r4, pc}
 8005b80:	4610      	mov	r0, r2
 8005b82:	e7fc      	b.n	8005b7e <strncmp+0x1e>

08005b84 <__errno>:
 8005b84:	4b01      	ldr	r3, [pc, #4]	@ (8005b8c <__errno+0x8>)
 8005b86:	6818      	ldr	r0, [r3, #0]
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	200000dc 	.word	0x200000dc

08005b90 <__libc_init_array>:
 8005b90:	b570      	push	{r4, r5, r6, lr}
 8005b92:	4d0d      	ldr	r5, [pc, #52]	@ (8005bc8 <__libc_init_array+0x38>)
 8005b94:	4c0d      	ldr	r4, [pc, #52]	@ (8005bcc <__libc_init_array+0x3c>)
 8005b96:	1b64      	subs	r4, r4, r5
 8005b98:	10a4      	asrs	r4, r4, #2
 8005b9a:	2600      	movs	r6, #0
 8005b9c:	42a6      	cmp	r6, r4
 8005b9e:	d109      	bne.n	8005bb4 <__libc_init_array+0x24>
 8005ba0:	4d0b      	ldr	r5, [pc, #44]	@ (8005bd0 <__libc_init_array+0x40>)
 8005ba2:	4c0c      	ldr	r4, [pc, #48]	@ (8005bd4 <__libc_init_array+0x44>)
 8005ba4:	f000 fc64 	bl	8006470 <_init>
 8005ba8:	1b64      	subs	r4, r4, r5
 8005baa:	10a4      	asrs	r4, r4, #2
 8005bac:	2600      	movs	r6, #0
 8005bae:	42a6      	cmp	r6, r4
 8005bb0:	d105      	bne.n	8005bbe <__libc_init_array+0x2e>
 8005bb2:	bd70      	pop	{r4, r5, r6, pc}
 8005bb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bb8:	4798      	blx	r3
 8005bba:	3601      	adds	r6, #1
 8005bbc:	e7ee      	b.n	8005b9c <__libc_init_array+0xc>
 8005bbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bc2:	4798      	blx	r3
 8005bc4:	3601      	adds	r6, #1
 8005bc6:	e7f2      	b.n	8005bae <__libc_init_array+0x1e>
 8005bc8:	08006648 	.word	0x08006648
 8005bcc:	08006648 	.word	0x08006648
 8005bd0:	08006648 	.word	0x08006648
 8005bd4:	0800664c 	.word	0x0800664c

08005bd8 <__retarget_lock_acquire_recursive>:
 8005bd8:	4770      	bx	lr

08005bda <__retarget_lock_release_recursive>:
 8005bda:	4770      	bx	lr

08005bdc <_free_r>:
 8005bdc:	b538      	push	{r3, r4, r5, lr}
 8005bde:	4605      	mov	r5, r0
 8005be0:	2900      	cmp	r1, #0
 8005be2:	d041      	beq.n	8005c68 <_free_r+0x8c>
 8005be4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005be8:	1f0c      	subs	r4, r1, #4
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	bfb8      	it	lt
 8005bee:	18e4      	addlt	r4, r4, r3
 8005bf0:	f000 f8e0 	bl	8005db4 <__malloc_lock>
 8005bf4:	4a1d      	ldr	r2, [pc, #116]	@ (8005c6c <_free_r+0x90>)
 8005bf6:	6813      	ldr	r3, [r2, #0]
 8005bf8:	b933      	cbnz	r3, 8005c08 <_free_r+0x2c>
 8005bfa:	6063      	str	r3, [r4, #4]
 8005bfc:	6014      	str	r4, [r2, #0]
 8005bfe:	4628      	mov	r0, r5
 8005c00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c04:	f000 b8dc 	b.w	8005dc0 <__malloc_unlock>
 8005c08:	42a3      	cmp	r3, r4
 8005c0a:	d908      	bls.n	8005c1e <_free_r+0x42>
 8005c0c:	6820      	ldr	r0, [r4, #0]
 8005c0e:	1821      	adds	r1, r4, r0
 8005c10:	428b      	cmp	r3, r1
 8005c12:	bf01      	itttt	eq
 8005c14:	6819      	ldreq	r1, [r3, #0]
 8005c16:	685b      	ldreq	r3, [r3, #4]
 8005c18:	1809      	addeq	r1, r1, r0
 8005c1a:	6021      	streq	r1, [r4, #0]
 8005c1c:	e7ed      	b.n	8005bfa <_free_r+0x1e>
 8005c1e:	461a      	mov	r2, r3
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	b10b      	cbz	r3, 8005c28 <_free_r+0x4c>
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	d9fa      	bls.n	8005c1e <_free_r+0x42>
 8005c28:	6811      	ldr	r1, [r2, #0]
 8005c2a:	1850      	adds	r0, r2, r1
 8005c2c:	42a0      	cmp	r0, r4
 8005c2e:	d10b      	bne.n	8005c48 <_free_r+0x6c>
 8005c30:	6820      	ldr	r0, [r4, #0]
 8005c32:	4401      	add	r1, r0
 8005c34:	1850      	adds	r0, r2, r1
 8005c36:	4283      	cmp	r3, r0
 8005c38:	6011      	str	r1, [r2, #0]
 8005c3a:	d1e0      	bne.n	8005bfe <_free_r+0x22>
 8005c3c:	6818      	ldr	r0, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	6053      	str	r3, [r2, #4]
 8005c42:	4408      	add	r0, r1
 8005c44:	6010      	str	r0, [r2, #0]
 8005c46:	e7da      	b.n	8005bfe <_free_r+0x22>
 8005c48:	d902      	bls.n	8005c50 <_free_r+0x74>
 8005c4a:	230c      	movs	r3, #12
 8005c4c:	602b      	str	r3, [r5, #0]
 8005c4e:	e7d6      	b.n	8005bfe <_free_r+0x22>
 8005c50:	6820      	ldr	r0, [r4, #0]
 8005c52:	1821      	adds	r1, r4, r0
 8005c54:	428b      	cmp	r3, r1
 8005c56:	bf04      	itt	eq
 8005c58:	6819      	ldreq	r1, [r3, #0]
 8005c5a:	685b      	ldreq	r3, [r3, #4]
 8005c5c:	6063      	str	r3, [r4, #4]
 8005c5e:	bf04      	itt	eq
 8005c60:	1809      	addeq	r1, r1, r0
 8005c62:	6021      	streq	r1, [r4, #0]
 8005c64:	6054      	str	r4, [r2, #4]
 8005c66:	e7ca      	b.n	8005bfe <_free_r+0x22>
 8005c68:	bd38      	pop	{r3, r4, r5, pc}
 8005c6a:	bf00      	nop
 8005c6c:	20000460 	.word	0x20000460

08005c70 <sbrk_aligned>:
 8005c70:	b570      	push	{r4, r5, r6, lr}
 8005c72:	4e0f      	ldr	r6, [pc, #60]	@ (8005cb0 <sbrk_aligned+0x40>)
 8005c74:	460c      	mov	r4, r1
 8005c76:	6831      	ldr	r1, [r6, #0]
 8005c78:	4605      	mov	r5, r0
 8005c7a:	b911      	cbnz	r1, 8005c82 <sbrk_aligned+0x12>
 8005c7c:	f000 fba4 	bl	80063c8 <_sbrk_r>
 8005c80:	6030      	str	r0, [r6, #0]
 8005c82:	4621      	mov	r1, r4
 8005c84:	4628      	mov	r0, r5
 8005c86:	f000 fb9f 	bl	80063c8 <_sbrk_r>
 8005c8a:	1c43      	adds	r3, r0, #1
 8005c8c:	d103      	bne.n	8005c96 <sbrk_aligned+0x26>
 8005c8e:	f04f 34ff 	mov.w	r4, #4294967295
 8005c92:	4620      	mov	r0, r4
 8005c94:	bd70      	pop	{r4, r5, r6, pc}
 8005c96:	1cc4      	adds	r4, r0, #3
 8005c98:	f024 0403 	bic.w	r4, r4, #3
 8005c9c:	42a0      	cmp	r0, r4
 8005c9e:	d0f8      	beq.n	8005c92 <sbrk_aligned+0x22>
 8005ca0:	1a21      	subs	r1, r4, r0
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	f000 fb90 	bl	80063c8 <_sbrk_r>
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d1f2      	bne.n	8005c92 <sbrk_aligned+0x22>
 8005cac:	e7ef      	b.n	8005c8e <sbrk_aligned+0x1e>
 8005cae:	bf00      	nop
 8005cb0:	2000045c 	.word	0x2000045c

08005cb4 <_malloc_r>:
 8005cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cb8:	1ccd      	adds	r5, r1, #3
 8005cba:	f025 0503 	bic.w	r5, r5, #3
 8005cbe:	3508      	adds	r5, #8
 8005cc0:	2d0c      	cmp	r5, #12
 8005cc2:	bf38      	it	cc
 8005cc4:	250c      	movcc	r5, #12
 8005cc6:	2d00      	cmp	r5, #0
 8005cc8:	4606      	mov	r6, r0
 8005cca:	db01      	blt.n	8005cd0 <_malloc_r+0x1c>
 8005ccc:	42a9      	cmp	r1, r5
 8005cce:	d904      	bls.n	8005cda <_malloc_r+0x26>
 8005cd0:	230c      	movs	r3, #12
 8005cd2:	6033      	str	r3, [r6, #0]
 8005cd4:	2000      	movs	r0, #0
 8005cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005db0 <_malloc_r+0xfc>
 8005cde:	f000 f869 	bl	8005db4 <__malloc_lock>
 8005ce2:	f8d8 3000 	ldr.w	r3, [r8]
 8005ce6:	461c      	mov	r4, r3
 8005ce8:	bb44      	cbnz	r4, 8005d3c <_malloc_r+0x88>
 8005cea:	4629      	mov	r1, r5
 8005cec:	4630      	mov	r0, r6
 8005cee:	f7ff ffbf 	bl	8005c70 <sbrk_aligned>
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	d158      	bne.n	8005daa <_malloc_r+0xf6>
 8005cf8:	f8d8 4000 	ldr.w	r4, [r8]
 8005cfc:	4627      	mov	r7, r4
 8005cfe:	2f00      	cmp	r7, #0
 8005d00:	d143      	bne.n	8005d8a <_malloc_r+0xd6>
 8005d02:	2c00      	cmp	r4, #0
 8005d04:	d04b      	beq.n	8005d9e <_malloc_r+0xea>
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	4639      	mov	r1, r7
 8005d0a:	4630      	mov	r0, r6
 8005d0c:	eb04 0903 	add.w	r9, r4, r3
 8005d10:	f000 fb5a 	bl	80063c8 <_sbrk_r>
 8005d14:	4581      	cmp	r9, r0
 8005d16:	d142      	bne.n	8005d9e <_malloc_r+0xea>
 8005d18:	6821      	ldr	r1, [r4, #0]
 8005d1a:	1a6d      	subs	r5, r5, r1
 8005d1c:	4629      	mov	r1, r5
 8005d1e:	4630      	mov	r0, r6
 8005d20:	f7ff ffa6 	bl	8005c70 <sbrk_aligned>
 8005d24:	3001      	adds	r0, #1
 8005d26:	d03a      	beq.n	8005d9e <_malloc_r+0xea>
 8005d28:	6823      	ldr	r3, [r4, #0]
 8005d2a:	442b      	add	r3, r5
 8005d2c:	6023      	str	r3, [r4, #0]
 8005d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8005d32:	685a      	ldr	r2, [r3, #4]
 8005d34:	bb62      	cbnz	r2, 8005d90 <_malloc_r+0xdc>
 8005d36:	f8c8 7000 	str.w	r7, [r8]
 8005d3a:	e00f      	b.n	8005d5c <_malloc_r+0xa8>
 8005d3c:	6822      	ldr	r2, [r4, #0]
 8005d3e:	1b52      	subs	r2, r2, r5
 8005d40:	d420      	bmi.n	8005d84 <_malloc_r+0xd0>
 8005d42:	2a0b      	cmp	r2, #11
 8005d44:	d917      	bls.n	8005d76 <_malloc_r+0xc2>
 8005d46:	1961      	adds	r1, r4, r5
 8005d48:	42a3      	cmp	r3, r4
 8005d4a:	6025      	str	r5, [r4, #0]
 8005d4c:	bf18      	it	ne
 8005d4e:	6059      	strne	r1, [r3, #4]
 8005d50:	6863      	ldr	r3, [r4, #4]
 8005d52:	bf08      	it	eq
 8005d54:	f8c8 1000 	streq.w	r1, [r8]
 8005d58:	5162      	str	r2, [r4, r5]
 8005d5a:	604b      	str	r3, [r1, #4]
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f000 f82f 	bl	8005dc0 <__malloc_unlock>
 8005d62:	f104 000b 	add.w	r0, r4, #11
 8005d66:	1d23      	adds	r3, r4, #4
 8005d68:	f020 0007 	bic.w	r0, r0, #7
 8005d6c:	1ac2      	subs	r2, r0, r3
 8005d6e:	bf1c      	itt	ne
 8005d70:	1a1b      	subne	r3, r3, r0
 8005d72:	50a3      	strne	r3, [r4, r2]
 8005d74:	e7af      	b.n	8005cd6 <_malloc_r+0x22>
 8005d76:	6862      	ldr	r2, [r4, #4]
 8005d78:	42a3      	cmp	r3, r4
 8005d7a:	bf0c      	ite	eq
 8005d7c:	f8c8 2000 	streq.w	r2, [r8]
 8005d80:	605a      	strne	r2, [r3, #4]
 8005d82:	e7eb      	b.n	8005d5c <_malloc_r+0xa8>
 8005d84:	4623      	mov	r3, r4
 8005d86:	6864      	ldr	r4, [r4, #4]
 8005d88:	e7ae      	b.n	8005ce8 <_malloc_r+0x34>
 8005d8a:	463c      	mov	r4, r7
 8005d8c:	687f      	ldr	r7, [r7, #4]
 8005d8e:	e7b6      	b.n	8005cfe <_malloc_r+0x4a>
 8005d90:	461a      	mov	r2, r3
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	d1fb      	bne.n	8005d90 <_malloc_r+0xdc>
 8005d98:	2300      	movs	r3, #0
 8005d9a:	6053      	str	r3, [r2, #4]
 8005d9c:	e7de      	b.n	8005d5c <_malloc_r+0xa8>
 8005d9e:	230c      	movs	r3, #12
 8005da0:	6033      	str	r3, [r6, #0]
 8005da2:	4630      	mov	r0, r6
 8005da4:	f000 f80c 	bl	8005dc0 <__malloc_unlock>
 8005da8:	e794      	b.n	8005cd4 <_malloc_r+0x20>
 8005daa:	6005      	str	r5, [r0, #0]
 8005dac:	e7d6      	b.n	8005d5c <_malloc_r+0xa8>
 8005dae:	bf00      	nop
 8005db0:	20000460 	.word	0x20000460

08005db4 <__malloc_lock>:
 8005db4:	4801      	ldr	r0, [pc, #4]	@ (8005dbc <__malloc_lock+0x8>)
 8005db6:	f7ff bf0f 	b.w	8005bd8 <__retarget_lock_acquire_recursive>
 8005dba:	bf00      	nop
 8005dbc:	20000458 	.word	0x20000458

08005dc0 <__malloc_unlock>:
 8005dc0:	4801      	ldr	r0, [pc, #4]	@ (8005dc8 <__malloc_unlock+0x8>)
 8005dc2:	f7ff bf0a 	b.w	8005bda <__retarget_lock_release_recursive>
 8005dc6:	bf00      	nop
 8005dc8:	20000458 	.word	0x20000458

08005dcc <__ssputs_r>:
 8005dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dd0:	688e      	ldr	r6, [r1, #8]
 8005dd2:	461f      	mov	r7, r3
 8005dd4:	42be      	cmp	r6, r7
 8005dd6:	680b      	ldr	r3, [r1, #0]
 8005dd8:	4682      	mov	sl, r0
 8005dda:	460c      	mov	r4, r1
 8005ddc:	4690      	mov	r8, r2
 8005dde:	d82d      	bhi.n	8005e3c <__ssputs_r+0x70>
 8005de0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005de4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005de8:	d026      	beq.n	8005e38 <__ssputs_r+0x6c>
 8005dea:	6965      	ldr	r5, [r4, #20]
 8005dec:	6909      	ldr	r1, [r1, #16]
 8005dee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005df2:	eba3 0901 	sub.w	r9, r3, r1
 8005df6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005dfa:	1c7b      	adds	r3, r7, #1
 8005dfc:	444b      	add	r3, r9
 8005dfe:	106d      	asrs	r5, r5, #1
 8005e00:	429d      	cmp	r5, r3
 8005e02:	bf38      	it	cc
 8005e04:	461d      	movcc	r5, r3
 8005e06:	0553      	lsls	r3, r2, #21
 8005e08:	d527      	bpl.n	8005e5a <__ssputs_r+0x8e>
 8005e0a:	4629      	mov	r1, r5
 8005e0c:	f7ff ff52 	bl	8005cb4 <_malloc_r>
 8005e10:	4606      	mov	r6, r0
 8005e12:	b360      	cbz	r0, 8005e6e <__ssputs_r+0xa2>
 8005e14:	6921      	ldr	r1, [r4, #16]
 8005e16:	464a      	mov	r2, r9
 8005e18:	f000 fae6 	bl	80063e8 <memcpy>
 8005e1c:	89a3      	ldrh	r3, [r4, #12]
 8005e1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005e22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e26:	81a3      	strh	r3, [r4, #12]
 8005e28:	6126      	str	r6, [r4, #16]
 8005e2a:	6165      	str	r5, [r4, #20]
 8005e2c:	444e      	add	r6, r9
 8005e2e:	eba5 0509 	sub.w	r5, r5, r9
 8005e32:	6026      	str	r6, [r4, #0]
 8005e34:	60a5      	str	r5, [r4, #8]
 8005e36:	463e      	mov	r6, r7
 8005e38:	42be      	cmp	r6, r7
 8005e3a:	d900      	bls.n	8005e3e <__ssputs_r+0x72>
 8005e3c:	463e      	mov	r6, r7
 8005e3e:	6820      	ldr	r0, [r4, #0]
 8005e40:	4632      	mov	r2, r6
 8005e42:	4641      	mov	r1, r8
 8005e44:	f000 faa6 	bl	8006394 <memmove>
 8005e48:	68a3      	ldr	r3, [r4, #8]
 8005e4a:	1b9b      	subs	r3, r3, r6
 8005e4c:	60a3      	str	r3, [r4, #8]
 8005e4e:	6823      	ldr	r3, [r4, #0]
 8005e50:	4433      	add	r3, r6
 8005e52:	6023      	str	r3, [r4, #0]
 8005e54:	2000      	movs	r0, #0
 8005e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e5a:	462a      	mov	r2, r5
 8005e5c:	f000 fad2 	bl	8006404 <_realloc_r>
 8005e60:	4606      	mov	r6, r0
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d1e0      	bne.n	8005e28 <__ssputs_r+0x5c>
 8005e66:	6921      	ldr	r1, [r4, #16]
 8005e68:	4650      	mov	r0, sl
 8005e6a:	f7ff feb7 	bl	8005bdc <_free_r>
 8005e6e:	230c      	movs	r3, #12
 8005e70:	f8ca 3000 	str.w	r3, [sl]
 8005e74:	89a3      	ldrh	r3, [r4, #12]
 8005e76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e7a:	81a3      	strh	r3, [r4, #12]
 8005e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e80:	e7e9      	b.n	8005e56 <__ssputs_r+0x8a>
	...

08005e84 <_svfiprintf_r>:
 8005e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e88:	4698      	mov	r8, r3
 8005e8a:	898b      	ldrh	r3, [r1, #12]
 8005e8c:	061b      	lsls	r3, r3, #24
 8005e8e:	b09d      	sub	sp, #116	@ 0x74
 8005e90:	4607      	mov	r7, r0
 8005e92:	460d      	mov	r5, r1
 8005e94:	4614      	mov	r4, r2
 8005e96:	d510      	bpl.n	8005eba <_svfiprintf_r+0x36>
 8005e98:	690b      	ldr	r3, [r1, #16]
 8005e9a:	b973      	cbnz	r3, 8005eba <_svfiprintf_r+0x36>
 8005e9c:	2140      	movs	r1, #64	@ 0x40
 8005e9e:	f7ff ff09 	bl	8005cb4 <_malloc_r>
 8005ea2:	6028      	str	r0, [r5, #0]
 8005ea4:	6128      	str	r0, [r5, #16]
 8005ea6:	b930      	cbnz	r0, 8005eb6 <_svfiprintf_r+0x32>
 8005ea8:	230c      	movs	r3, #12
 8005eaa:	603b      	str	r3, [r7, #0]
 8005eac:	f04f 30ff 	mov.w	r0, #4294967295
 8005eb0:	b01d      	add	sp, #116	@ 0x74
 8005eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb6:	2340      	movs	r3, #64	@ 0x40
 8005eb8:	616b      	str	r3, [r5, #20]
 8005eba:	2300      	movs	r3, #0
 8005ebc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ebe:	2320      	movs	r3, #32
 8005ec0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ec4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ec8:	2330      	movs	r3, #48	@ 0x30
 8005eca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006068 <_svfiprintf_r+0x1e4>
 8005ece:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ed2:	f04f 0901 	mov.w	r9, #1
 8005ed6:	4623      	mov	r3, r4
 8005ed8:	469a      	mov	sl, r3
 8005eda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ede:	b10a      	cbz	r2, 8005ee4 <_svfiprintf_r+0x60>
 8005ee0:	2a25      	cmp	r2, #37	@ 0x25
 8005ee2:	d1f9      	bne.n	8005ed8 <_svfiprintf_r+0x54>
 8005ee4:	ebba 0b04 	subs.w	fp, sl, r4
 8005ee8:	d00b      	beq.n	8005f02 <_svfiprintf_r+0x7e>
 8005eea:	465b      	mov	r3, fp
 8005eec:	4622      	mov	r2, r4
 8005eee:	4629      	mov	r1, r5
 8005ef0:	4638      	mov	r0, r7
 8005ef2:	f7ff ff6b 	bl	8005dcc <__ssputs_r>
 8005ef6:	3001      	adds	r0, #1
 8005ef8:	f000 80a7 	beq.w	800604a <_svfiprintf_r+0x1c6>
 8005efc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005efe:	445a      	add	r2, fp
 8005f00:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f02:	f89a 3000 	ldrb.w	r3, [sl]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f000 809f 	beq.w	800604a <_svfiprintf_r+0x1c6>
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f16:	f10a 0a01 	add.w	sl, sl, #1
 8005f1a:	9304      	str	r3, [sp, #16]
 8005f1c:	9307      	str	r3, [sp, #28]
 8005f1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f22:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f24:	4654      	mov	r4, sl
 8005f26:	2205      	movs	r2, #5
 8005f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f2c:	484e      	ldr	r0, [pc, #312]	@ (8006068 <_svfiprintf_r+0x1e4>)
 8005f2e:	f7fa f967 	bl	8000200 <memchr>
 8005f32:	9a04      	ldr	r2, [sp, #16]
 8005f34:	b9d8      	cbnz	r0, 8005f6e <_svfiprintf_r+0xea>
 8005f36:	06d0      	lsls	r0, r2, #27
 8005f38:	bf44      	itt	mi
 8005f3a:	2320      	movmi	r3, #32
 8005f3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f40:	0711      	lsls	r1, r2, #28
 8005f42:	bf44      	itt	mi
 8005f44:	232b      	movmi	r3, #43	@ 0x2b
 8005f46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f4a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f50:	d015      	beq.n	8005f7e <_svfiprintf_r+0xfa>
 8005f52:	9a07      	ldr	r2, [sp, #28]
 8005f54:	4654      	mov	r4, sl
 8005f56:	2000      	movs	r0, #0
 8005f58:	f04f 0c0a 	mov.w	ip, #10
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f62:	3b30      	subs	r3, #48	@ 0x30
 8005f64:	2b09      	cmp	r3, #9
 8005f66:	d94b      	bls.n	8006000 <_svfiprintf_r+0x17c>
 8005f68:	b1b0      	cbz	r0, 8005f98 <_svfiprintf_r+0x114>
 8005f6a:	9207      	str	r2, [sp, #28]
 8005f6c:	e014      	b.n	8005f98 <_svfiprintf_r+0x114>
 8005f6e:	eba0 0308 	sub.w	r3, r0, r8
 8005f72:	fa09 f303 	lsl.w	r3, r9, r3
 8005f76:	4313      	orrs	r3, r2
 8005f78:	9304      	str	r3, [sp, #16]
 8005f7a:	46a2      	mov	sl, r4
 8005f7c:	e7d2      	b.n	8005f24 <_svfiprintf_r+0xa0>
 8005f7e:	9b03      	ldr	r3, [sp, #12]
 8005f80:	1d19      	adds	r1, r3, #4
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	9103      	str	r1, [sp, #12]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	bfbb      	ittet	lt
 8005f8a:	425b      	neglt	r3, r3
 8005f8c:	f042 0202 	orrlt.w	r2, r2, #2
 8005f90:	9307      	strge	r3, [sp, #28]
 8005f92:	9307      	strlt	r3, [sp, #28]
 8005f94:	bfb8      	it	lt
 8005f96:	9204      	strlt	r2, [sp, #16]
 8005f98:	7823      	ldrb	r3, [r4, #0]
 8005f9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8005f9c:	d10a      	bne.n	8005fb4 <_svfiprintf_r+0x130>
 8005f9e:	7863      	ldrb	r3, [r4, #1]
 8005fa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fa2:	d132      	bne.n	800600a <_svfiprintf_r+0x186>
 8005fa4:	9b03      	ldr	r3, [sp, #12]
 8005fa6:	1d1a      	adds	r2, r3, #4
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	9203      	str	r2, [sp, #12]
 8005fac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005fb0:	3402      	adds	r4, #2
 8005fb2:	9305      	str	r3, [sp, #20]
 8005fb4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006078 <_svfiprintf_r+0x1f4>
 8005fb8:	7821      	ldrb	r1, [r4, #0]
 8005fba:	2203      	movs	r2, #3
 8005fbc:	4650      	mov	r0, sl
 8005fbe:	f7fa f91f 	bl	8000200 <memchr>
 8005fc2:	b138      	cbz	r0, 8005fd4 <_svfiprintf_r+0x150>
 8005fc4:	9b04      	ldr	r3, [sp, #16]
 8005fc6:	eba0 000a 	sub.w	r0, r0, sl
 8005fca:	2240      	movs	r2, #64	@ 0x40
 8005fcc:	4082      	lsls	r2, r0
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	3401      	adds	r4, #1
 8005fd2:	9304      	str	r3, [sp, #16]
 8005fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fd8:	4824      	ldr	r0, [pc, #144]	@ (800606c <_svfiprintf_r+0x1e8>)
 8005fda:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005fde:	2206      	movs	r2, #6
 8005fe0:	f7fa f90e 	bl	8000200 <memchr>
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d036      	beq.n	8006056 <_svfiprintf_r+0x1d2>
 8005fe8:	4b21      	ldr	r3, [pc, #132]	@ (8006070 <_svfiprintf_r+0x1ec>)
 8005fea:	bb1b      	cbnz	r3, 8006034 <_svfiprintf_r+0x1b0>
 8005fec:	9b03      	ldr	r3, [sp, #12]
 8005fee:	3307      	adds	r3, #7
 8005ff0:	f023 0307 	bic.w	r3, r3, #7
 8005ff4:	3308      	adds	r3, #8
 8005ff6:	9303      	str	r3, [sp, #12]
 8005ff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ffa:	4433      	add	r3, r6
 8005ffc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ffe:	e76a      	b.n	8005ed6 <_svfiprintf_r+0x52>
 8006000:	fb0c 3202 	mla	r2, ip, r2, r3
 8006004:	460c      	mov	r4, r1
 8006006:	2001      	movs	r0, #1
 8006008:	e7a8      	b.n	8005f5c <_svfiprintf_r+0xd8>
 800600a:	2300      	movs	r3, #0
 800600c:	3401      	adds	r4, #1
 800600e:	9305      	str	r3, [sp, #20]
 8006010:	4619      	mov	r1, r3
 8006012:	f04f 0c0a 	mov.w	ip, #10
 8006016:	4620      	mov	r0, r4
 8006018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800601c:	3a30      	subs	r2, #48	@ 0x30
 800601e:	2a09      	cmp	r2, #9
 8006020:	d903      	bls.n	800602a <_svfiprintf_r+0x1a6>
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0c6      	beq.n	8005fb4 <_svfiprintf_r+0x130>
 8006026:	9105      	str	r1, [sp, #20]
 8006028:	e7c4      	b.n	8005fb4 <_svfiprintf_r+0x130>
 800602a:	fb0c 2101 	mla	r1, ip, r1, r2
 800602e:	4604      	mov	r4, r0
 8006030:	2301      	movs	r3, #1
 8006032:	e7f0      	b.n	8006016 <_svfiprintf_r+0x192>
 8006034:	ab03      	add	r3, sp, #12
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	462a      	mov	r2, r5
 800603a:	4b0e      	ldr	r3, [pc, #56]	@ (8006074 <_svfiprintf_r+0x1f0>)
 800603c:	a904      	add	r1, sp, #16
 800603e:	4638      	mov	r0, r7
 8006040:	f3af 8000 	nop.w
 8006044:	1c42      	adds	r2, r0, #1
 8006046:	4606      	mov	r6, r0
 8006048:	d1d6      	bne.n	8005ff8 <_svfiprintf_r+0x174>
 800604a:	89ab      	ldrh	r3, [r5, #12]
 800604c:	065b      	lsls	r3, r3, #25
 800604e:	f53f af2d 	bmi.w	8005eac <_svfiprintf_r+0x28>
 8006052:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006054:	e72c      	b.n	8005eb0 <_svfiprintf_r+0x2c>
 8006056:	ab03      	add	r3, sp, #12
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	462a      	mov	r2, r5
 800605c:	4b05      	ldr	r3, [pc, #20]	@ (8006074 <_svfiprintf_r+0x1f0>)
 800605e:	a904      	add	r1, sp, #16
 8006060:	4638      	mov	r0, r7
 8006062:	f000 f879 	bl	8006158 <_printf_i>
 8006066:	e7ed      	b.n	8006044 <_svfiprintf_r+0x1c0>
 8006068:	0800660c 	.word	0x0800660c
 800606c:	08006616 	.word	0x08006616
 8006070:	00000000 	.word	0x00000000
 8006074:	08005dcd 	.word	0x08005dcd
 8006078:	08006612 	.word	0x08006612

0800607c <_printf_common>:
 800607c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006080:	4616      	mov	r6, r2
 8006082:	4698      	mov	r8, r3
 8006084:	688a      	ldr	r2, [r1, #8]
 8006086:	690b      	ldr	r3, [r1, #16]
 8006088:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800608c:	4293      	cmp	r3, r2
 800608e:	bfb8      	it	lt
 8006090:	4613      	movlt	r3, r2
 8006092:	6033      	str	r3, [r6, #0]
 8006094:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006098:	4607      	mov	r7, r0
 800609a:	460c      	mov	r4, r1
 800609c:	b10a      	cbz	r2, 80060a2 <_printf_common+0x26>
 800609e:	3301      	adds	r3, #1
 80060a0:	6033      	str	r3, [r6, #0]
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	0699      	lsls	r1, r3, #26
 80060a6:	bf42      	ittt	mi
 80060a8:	6833      	ldrmi	r3, [r6, #0]
 80060aa:	3302      	addmi	r3, #2
 80060ac:	6033      	strmi	r3, [r6, #0]
 80060ae:	6825      	ldr	r5, [r4, #0]
 80060b0:	f015 0506 	ands.w	r5, r5, #6
 80060b4:	d106      	bne.n	80060c4 <_printf_common+0x48>
 80060b6:	f104 0a19 	add.w	sl, r4, #25
 80060ba:	68e3      	ldr	r3, [r4, #12]
 80060bc:	6832      	ldr	r2, [r6, #0]
 80060be:	1a9b      	subs	r3, r3, r2
 80060c0:	42ab      	cmp	r3, r5
 80060c2:	dc26      	bgt.n	8006112 <_printf_common+0x96>
 80060c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060c8:	6822      	ldr	r2, [r4, #0]
 80060ca:	3b00      	subs	r3, #0
 80060cc:	bf18      	it	ne
 80060ce:	2301      	movne	r3, #1
 80060d0:	0692      	lsls	r2, r2, #26
 80060d2:	d42b      	bmi.n	800612c <_printf_common+0xb0>
 80060d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060d8:	4641      	mov	r1, r8
 80060da:	4638      	mov	r0, r7
 80060dc:	47c8      	blx	r9
 80060de:	3001      	adds	r0, #1
 80060e0:	d01e      	beq.n	8006120 <_printf_common+0xa4>
 80060e2:	6823      	ldr	r3, [r4, #0]
 80060e4:	6922      	ldr	r2, [r4, #16]
 80060e6:	f003 0306 	and.w	r3, r3, #6
 80060ea:	2b04      	cmp	r3, #4
 80060ec:	bf02      	ittt	eq
 80060ee:	68e5      	ldreq	r5, [r4, #12]
 80060f0:	6833      	ldreq	r3, [r6, #0]
 80060f2:	1aed      	subeq	r5, r5, r3
 80060f4:	68a3      	ldr	r3, [r4, #8]
 80060f6:	bf0c      	ite	eq
 80060f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060fc:	2500      	movne	r5, #0
 80060fe:	4293      	cmp	r3, r2
 8006100:	bfc4      	itt	gt
 8006102:	1a9b      	subgt	r3, r3, r2
 8006104:	18ed      	addgt	r5, r5, r3
 8006106:	2600      	movs	r6, #0
 8006108:	341a      	adds	r4, #26
 800610a:	42b5      	cmp	r5, r6
 800610c:	d11a      	bne.n	8006144 <_printf_common+0xc8>
 800610e:	2000      	movs	r0, #0
 8006110:	e008      	b.n	8006124 <_printf_common+0xa8>
 8006112:	2301      	movs	r3, #1
 8006114:	4652      	mov	r2, sl
 8006116:	4641      	mov	r1, r8
 8006118:	4638      	mov	r0, r7
 800611a:	47c8      	blx	r9
 800611c:	3001      	adds	r0, #1
 800611e:	d103      	bne.n	8006128 <_printf_common+0xac>
 8006120:	f04f 30ff 	mov.w	r0, #4294967295
 8006124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006128:	3501      	adds	r5, #1
 800612a:	e7c6      	b.n	80060ba <_printf_common+0x3e>
 800612c:	18e1      	adds	r1, r4, r3
 800612e:	1c5a      	adds	r2, r3, #1
 8006130:	2030      	movs	r0, #48	@ 0x30
 8006132:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006136:	4422      	add	r2, r4
 8006138:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800613c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006140:	3302      	adds	r3, #2
 8006142:	e7c7      	b.n	80060d4 <_printf_common+0x58>
 8006144:	2301      	movs	r3, #1
 8006146:	4622      	mov	r2, r4
 8006148:	4641      	mov	r1, r8
 800614a:	4638      	mov	r0, r7
 800614c:	47c8      	blx	r9
 800614e:	3001      	adds	r0, #1
 8006150:	d0e6      	beq.n	8006120 <_printf_common+0xa4>
 8006152:	3601      	adds	r6, #1
 8006154:	e7d9      	b.n	800610a <_printf_common+0x8e>
	...

08006158 <_printf_i>:
 8006158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800615c:	7e0f      	ldrb	r7, [r1, #24]
 800615e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006160:	2f78      	cmp	r7, #120	@ 0x78
 8006162:	4691      	mov	r9, r2
 8006164:	4680      	mov	r8, r0
 8006166:	460c      	mov	r4, r1
 8006168:	469a      	mov	sl, r3
 800616a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800616e:	d807      	bhi.n	8006180 <_printf_i+0x28>
 8006170:	2f62      	cmp	r7, #98	@ 0x62
 8006172:	d80a      	bhi.n	800618a <_printf_i+0x32>
 8006174:	2f00      	cmp	r7, #0
 8006176:	f000 80d1 	beq.w	800631c <_printf_i+0x1c4>
 800617a:	2f58      	cmp	r7, #88	@ 0x58
 800617c:	f000 80b8 	beq.w	80062f0 <_printf_i+0x198>
 8006180:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006184:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006188:	e03a      	b.n	8006200 <_printf_i+0xa8>
 800618a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800618e:	2b15      	cmp	r3, #21
 8006190:	d8f6      	bhi.n	8006180 <_printf_i+0x28>
 8006192:	a101      	add	r1, pc, #4	@ (adr r1, 8006198 <_printf_i+0x40>)
 8006194:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006198:	080061f1 	.word	0x080061f1
 800619c:	08006205 	.word	0x08006205
 80061a0:	08006181 	.word	0x08006181
 80061a4:	08006181 	.word	0x08006181
 80061a8:	08006181 	.word	0x08006181
 80061ac:	08006181 	.word	0x08006181
 80061b0:	08006205 	.word	0x08006205
 80061b4:	08006181 	.word	0x08006181
 80061b8:	08006181 	.word	0x08006181
 80061bc:	08006181 	.word	0x08006181
 80061c0:	08006181 	.word	0x08006181
 80061c4:	08006303 	.word	0x08006303
 80061c8:	0800622f 	.word	0x0800622f
 80061cc:	080062bd 	.word	0x080062bd
 80061d0:	08006181 	.word	0x08006181
 80061d4:	08006181 	.word	0x08006181
 80061d8:	08006325 	.word	0x08006325
 80061dc:	08006181 	.word	0x08006181
 80061e0:	0800622f 	.word	0x0800622f
 80061e4:	08006181 	.word	0x08006181
 80061e8:	08006181 	.word	0x08006181
 80061ec:	080062c5 	.word	0x080062c5
 80061f0:	6833      	ldr	r3, [r6, #0]
 80061f2:	1d1a      	adds	r2, r3, #4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	6032      	str	r2, [r6, #0]
 80061f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006200:	2301      	movs	r3, #1
 8006202:	e09c      	b.n	800633e <_printf_i+0x1e6>
 8006204:	6833      	ldr	r3, [r6, #0]
 8006206:	6820      	ldr	r0, [r4, #0]
 8006208:	1d19      	adds	r1, r3, #4
 800620a:	6031      	str	r1, [r6, #0]
 800620c:	0606      	lsls	r6, r0, #24
 800620e:	d501      	bpl.n	8006214 <_printf_i+0xbc>
 8006210:	681d      	ldr	r5, [r3, #0]
 8006212:	e003      	b.n	800621c <_printf_i+0xc4>
 8006214:	0645      	lsls	r5, r0, #25
 8006216:	d5fb      	bpl.n	8006210 <_printf_i+0xb8>
 8006218:	f9b3 5000 	ldrsh.w	r5, [r3]
 800621c:	2d00      	cmp	r5, #0
 800621e:	da03      	bge.n	8006228 <_printf_i+0xd0>
 8006220:	232d      	movs	r3, #45	@ 0x2d
 8006222:	426d      	negs	r5, r5
 8006224:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006228:	4858      	ldr	r0, [pc, #352]	@ (800638c <_printf_i+0x234>)
 800622a:	230a      	movs	r3, #10
 800622c:	e011      	b.n	8006252 <_printf_i+0xfa>
 800622e:	6821      	ldr	r1, [r4, #0]
 8006230:	6833      	ldr	r3, [r6, #0]
 8006232:	0608      	lsls	r0, r1, #24
 8006234:	f853 5b04 	ldr.w	r5, [r3], #4
 8006238:	d402      	bmi.n	8006240 <_printf_i+0xe8>
 800623a:	0649      	lsls	r1, r1, #25
 800623c:	bf48      	it	mi
 800623e:	b2ad      	uxthmi	r5, r5
 8006240:	2f6f      	cmp	r7, #111	@ 0x6f
 8006242:	4852      	ldr	r0, [pc, #328]	@ (800638c <_printf_i+0x234>)
 8006244:	6033      	str	r3, [r6, #0]
 8006246:	bf14      	ite	ne
 8006248:	230a      	movne	r3, #10
 800624a:	2308      	moveq	r3, #8
 800624c:	2100      	movs	r1, #0
 800624e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006252:	6866      	ldr	r6, [r4, #4]
 8006254:	60a6      	str	r6, [r4, #8]
 8006256:	2e00      	cmp	r6, #0
 8006258:	db05      	blt.n	8006266 <_printf_i+0x10e>
 800625a:	6821      	ldr	r1, [r4, #0]
 800625c:	432e      	orrs	r6, r5
 800625e:	f021 0104 	bic.w	r1, r1, #4
 8006262:	6021      	str	r1, [r4, #0]
 8006264:	d04b      	beq.n	80062fe <_printf_i+0x1a6>
 8006266:	4616      	mov	r6, r2
 8006268:	fbb5 f1f3 	udiv	r1, r5, r3
 800626c:	fb03 5711 	mls	r7, r3, r1, r5
 8006270:	5dc7      	ldrb	r7, [r0, r7]
 8006272:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006276:	462f      	mov	r7, r5
 8006278:	42bb      	cmp	r3, r7
 800627a:	460d      	mov	r5, r1
 800627c:	d9f4      	bls.n	8006268 <_printf_i+0x110>
 800627e:	2b08      	cmp	r3, #8
 8006280:	d10b      	bne.n	800629a <_printf_i+0x142>
 8006282:	6823      	ldr	r3, [r4, #0]
 8006284:	07df      	lsls	r7, r3, #31
 8006286:	d508      	bpl.n	800629a <_printf_i+0x142>
 8006288:	6923      	ldr	r3, [r4, #16]
 800628a:	6861      	ldr	r1, [r4, #4]
 800628c:	4299      	cmp	r1, r3
 800628e:	bfde      	ittt	le
 8006290:	2330      	movle	r3, #48	@ 0x30
 8006292:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006296:	f106 36ff 	addle.w	r6, r6, #4294967295
 800629a:	1b92      	subs	r2, r2, r6
 800629c:	6122      	str	r2, [r4, #16]
 800629e:	f8cd a000 	str.w	sl, [sp]
 80062a2:	464b      	mov	r3, r9
 80062a4:	aa03      	add	r2, sp, #12
 80062a6:	4621      	mov	r1, r4
 80062a8:	4640      	mov	r0, r8
 80062aa:	f7ff fee7 	bl	800607c <_printf_common>
 80062ae:	3001      	adds	r0, #1
 80062b0:	d14a      	bne.n	8006348 <_printf_i+0x1f0>
 80062b2:	f04f 30ff 	mov.w	r0, #4294967295
 80062b6:	b004      	add	sp, #16
 80062b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062bc:	6823      	ldr	r3, [r4, #0]
 80062be:	f043 0320 	orr.w	r3, r3, #32
 80062c2:	6023      	str	r3, [r4, #0]
 80062c4:	4832      	ldr	r0, [pc, #200]	@ (8006390 <_printf_i+0x238>)
 80062c6:	2778      	movs	r7, #120	@ 0x78
 80062c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	6831      	ldr	r1, [r6, #0]
 80062d0:	061f      	lsls	r7, r3, #24
 80062d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80062d6:	d402      	bmi.n	80062de <_printf_i+0x186>
 80062d8:	065f      	lsls	r7, r3, #25
 80062da:	bf48      	it	mi
 80062dc:	b2ad      	uxthmi	r5, r5
 80062de:	6031      	str	r1, [r6, #0]
 80062e0:	07d9      	lsls	r1, r3, #31
 80062e2:	bf44      	itt	mi
 80062e4:	f043 0320 	orrmi.w	r3, r3, #32
 80062e8:	6023      	strmi	r3, [r4, #0]
 80062ea:	b11d      	cbz	r5, 80062f4 <_printf_i+0x19c>
 80062ec:	2310      	movs	r3, #16
 80062ee:	e7ad      	b.n	800624c <_printf_i+0xf4>
 80062f0:	4826      	ldr	r0, [pc, #152]	@ (800638c <_printf_i+0x234>)
 80062f2:	e7e9      	b.n	80062c8 <_printf_i+0x170>
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	f023 0320 	bic.w	r3, r3, #32
 80062fa:	6023      	str	r3, [r4, #0]
 80062fc:	e7f6      	b.n	80062ec <_printf_i+0x194>
 80062fe:	4616      	mov	r6, r2
 8006300:	e7bd      	b.n	800627e <_printf_i+0x126>
 8006302:	6833      	ldr	r3, [r6, #0]
 8006304:	6825      	ldr	r5, [r4, #0]
 8006306:	6961      	ldr	r1, [r4, #20]
 8006308:	1d18      	adds	r0, r3, #4
 800630a:	6030      	str	r0, [r6, #0]
 800630c:	062e      	lsls	r6, r5, #24
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	d501      	bpl.n	8006316 <_printf_i+0x1be>
 8006312:	6019      	str	r1, [r3, #0]
 8006314:	e002      	b.n	800631c <_printf_i+0x1c4>
 8006316:	0668      	lsls	r0, r5, #25
 8006318:	d5fb      	bpl.n	8006312 <_printf_i+0x1ba>
 800631a:	8019      	strh	r1, [r3, #0]
 800631c:	2300      	movs	r3, #0
 800631e:	6123      	str	r3, [r4, #16]
 8006320:	4616      	mov	r6, r2
 8006322:	e7bc      	b.n	800629e <_printf_i+0x146>
 8006324:	6833      	ldr	r3, [r6, #0]
 8006326:	1d1a      	adds	r2, r3, #4
 8006328:	6032      	str	r2, [r6, #0]
 800632a:	681e      	ldr	r6, [r3, #0]
 800632c:	6862      	ldr	r2, [r4, #4]
 800632e:	2100      	movs	r1, #0
 8006330:	4630      	mov	r0, r6
 8006332:	f7f9 ff65 	bl	8000200 <memchr>
 8006336:	b108      	cbz	r0, 800633c <_printf_i+0x1e4>
 8006338:	1b80      	subs	r0, r0, r6
 800633a:	6060      	str	r0, [r4, #4]
 800633c:	6863      	ldr	r3, [r4, #4]
 800633e:	6123      	str	r3, [r4, #16]
 8006340:	2300      	movs	r3, #0
 8006342:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006346:	e7aa      	b.n	800629e <_printf_i+0x146>
 8006348:	6923      	ldr	r3, [r4, #16]
 800634a:	4632      	mov	r2, r6
 800634c:	4649      	mov	r1, r9
 800634e:	4640      	mov	r0, r8
 8006350:	47d0      	blx	sl
 8006352:	3001      	adds	r0, #1
 8006354:	d0ad      	beq.n	80062b2 <_printf_i+0x15a>
 8006356:	6823      	ldr	r3, [r4, #0]
 8006358:	079b      	lsls	r3, r3, #30
 800635a:	d413      	bmi.n	8006384 <_printf_i+0x22c>
 800635c:	68e0      	ldr	r0, [r4, #12]
 800635e:	9b03      	ldr	r3, [sp, #12]
 8006360:	4298      	cmp	r0, r3
 8006362:	bfb8      	it	lt
 8006364:	4618      	movlt	r0, r3
 8006366:	e7a6      	b.n	80062b6 <_printf_i+0x15e>
 8006368:	2301      	movs	r3, #1
 800636a:	4632      	mov	r2, r6
 800636c:	4649      	mov	r1, r9
 800636e:	4640      	mov	r0, r8
 8006370:	47d0      	blx	sl
 8006372:	3001      	adds	r0, #1
 8006374:	d09d      	beq.n	80062b2 <_printf_i+0x15a>
 8006376:	3501      	adds	r5, #1
 8006378:	68e3      	ldr	r3, [r4, #12]
 800637a:	9903      	ldr	r1, [sp, #12]
 800637c:	1a5b      	subs	r3, r3, r1
 800637e:	42ab      	cmp	r3, r5
 8006380:	dcf2      	bgt.n	8006368 <_printf_i+0x210>
 8006382:	e7eb      	b.n	800635c <_printf_i+0x204>
 8006384:	2500      	movs	r5, #0
 8006386:	f104 0619 	add.w	r6, r4, #25
 800638a:	e7f5      	b.n	8006378 <_printf_i+0x220>
 800638c:	0800661d 	.word	0x0800661d
 8006390:	0800662e 	.word	0x0800662e

08006394 <memmove>:
 8006394:	4288      	cmp	r0, r1
 8006396:	b510      	push	{r4, lr}
 8006398:	eb01 0402 	add.w	r4, r1, r2
 800639c:	d902      	bls.n	80063a4 <memmove+0x10>
 800639e:	4284      	cmp	r4, r0
 80063a0:	4623      	mov	r3, r4
 80063a2:	d807      	bhi.n	80063b4 <memmove+0x20>
 80063a4:	1e43      	subs	r3, r0, #1
 80063a6:	42a1      	cmp	r1, r4
 80063a8:	d008      	beq.n	80063bc <memmove+0x28>
 80063aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80063b2:	e7f8      	b.n	80063a6 <memmove+0x12>
 80063b4:	4402      	add	r2, r0
 80063b6:	4601      	mov	r1, r0
 80063b8:	428a      	cmp	r2, r1
 80063ba:	d100      	bne.n	80063be <memmove+0x2a>
 80063bc:	bd10      	pop	{r4, pc}
 80063be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80063c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80063c6:	e7f7      	b.n	80063b8 <memmove+0x24>

080063c8 <_sbrk_r>:
 80063c8:	b538      	push	{r3, r4, r5, lr}
 80063ca:	4d06      	ldr	r5, [pc, #24]	@ (80063e4 <_sbrk_r+0x1c>)
 80063cc:	2300      	movs	r3, #0
 80063ce:	4604      	mov	r4, r0
 80063d0:	4608      	mov	r0, r1
 80063d2:	602b      	str	r3, [r5, #0]
 80063d4:	f7fa ffc0 	bl	8001358 <_sbrk>
 80063d8:	1c43      	adds	r3, r0, #1
 80063da:	d102      	bne.n	80063e2 <_sbrk_r+0x1a>
 80063dc:	682b      	ldr	r3, [r5, #0]
 80063de:	b103      	cbz	r3, 80063e2 <_sbrk_r+0x1a>
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	bd38      	pop	{r3, r4, r5, pc}
 80063e4:	20000454 	.word	0x20000454

080063e8 <memcpy>:
 80063e8:	440a      	add	r2, r1
 80063ea:	4291      	cmp	r1, r2
 80063ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80063f0:	d100      	bne.n	80063f4 <memcpy+0xc>
 80063f2:	4770      	bx	lr
 80063f4:	b510      	push	{r4, lr}
 80063f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063fe:	4291      	cmp	r1, r2
 8006400:	d1f9      	bne.n	80063f6 <memcpy+0xe>
 8006402:	bd10      	pop	{r4, pc}

08006404 <_realloc_r>:
 8006404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006408:	4607      	mov	r7, r0
 800640a:	4614      	mov	r4, r2
 800640c:	460d      	mov	r5, r1
 800640e:	b921      	cbnz	r1, 800641a <_realloc_r+0x16>
 8006410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006414:	4611      	mov	r1, r2
 8006416:	f7ff bc4d 	b.w	8005cb4 <_malloc_r>
 800641a:	b92a      	cbnz	r2, 8006428 <_realloc_r+0x24>
 800641c:	f7ff fbde 	bl	8005bdc <_free_r>
 8006420:	4625      	mov	r5, r4
 8006422:	4628      	mov	r0, r5
 8006424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006428:	f000 f81a 	bl	8006460 <_malloc_usable_size_r>
 800642c:	4284      	cmp	r4, r0
 800642e:	4606      	mov	r6, r0
 8006430:	d802      	bhi.n	8006438 <_realloc_r+0x34>
 8006432:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006436:	d8f4      	bhi.n	8006422 <_realloc_r+0x1e>
 8006438:	4621      	mov	r1, r4
 800643a:	4638      	mov	r0, r7
 800643c:	f7ff fc3a 	bl	8005cb4 <_malloc_r>
 8006440:	4680      	mov	r8, r0
 8006442:	b908      	cbnz	r0, 8006448 <_realloc_r+0x44>
 8006444:	4645      	mov	r5, r8
 8006446:	e7ec      	b.n	8006422 <_realloc_r+0x1e>
 8006448:	42b4      	cmp	r4, r6
 800644a:	4622      	mov	r2, r4
 800644c:	4629      	mov	r1, r5
 800644e:	bf28      	it	cs
 8006450:	4632      	movcs	r2, r6
 8006452:	f7ff ffc9 	bl	80063e8 <memcpy>
 8006456:	4629      	mov	r1, r5
 8006458:	4638      	mov	r0, r7
 800645a:	f7ff fbbf 	bl	8005bdc <_free_r>
 800645e:	e7f1      	b.n	8006444 <_realloc_r+0x40>

08006460 <_malloc_usable_size_r>:
 8006460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006464:	1f18      	subs	r0, r3, #4
 8006466:	2b00      	cmp	r3, #0
 8006468:	bfbc      	itt	lt
 800646a:	580b      	ldrlt	r3, [r1, r0]
 800646c:	18c0      	addlt	r0, r0, r3
 800646e:	4770      	bx	lr

08006470 <_init>:
 8006470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006472:	bf00      	nop
 8006474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006476:	bc08      	pop	{r3}
 8006478:	469e      	mov	lr, r3
 800647a:	4770      	bx	lr

0800647c <_fini>:
 800647c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647e:	bf00      	nop
 8006480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006482:	bc08      	pop	{r3}
 8006484:	469e      	mov	lr, r3
 8006486:	4770      	bx	lr
