AArch64 LB+datas+WW
"DpDatadW PodWW Rfe DpDatadW PodWW Rfe"
Cycle=Rfe DpDatadW PodWW Rfe DpDatadW PodWW
Prefetch=0:x=F,0:z=W,1:z=F,1:x=W
Com=Rf Rf
Orig=DpDatadW PodWW Rfe DpDatadW PodWW Rfe
{
0:X1=x; 0:X3=y; 0:X5=z;
1:X1=z; 1:X3=a; 1:X5=x;
}
 P0           | P1           ;
 LDR W0,[X1]  | LDR W0,[X1]  ;
 EOR W2,W0,W0 | EOR W2,W0,W0 ;
 ADD W2,W2,#1 | ADD W2,W2,#1 ;
 STR W2,[X3]  | STR W2,[X3]  ;
 MOV W4,#1    | MOV W4,#1    ;
 STR W4,[X5]  | STR W4,[X5]  ;
exists
(0:X0=1 /\ 1:X0=1)
