Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jul  3 23:59:32 2024
| Host         : yannick-AB350-Gaming-3 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_methodology -file Adder_implementation_wrapper_methodology_drc_routed.rpt -pb Adder_implementation_wrapper_methodology_drc_routed.pb -rpx Adder_implementation_wrapper_methodology_drc_routed.rpx
| Design       : Adder_implementation_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 16         |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 2          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 8          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_0/inst/Q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Adder_implementation_i/Adder_wrapper_0/inst/Adder_i/byte_register_1/inst/Q_reg[7]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net CA_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Adder_implementation_i/CA, CA_IBUF_inst/O
Related violations: <none>

CKLD-2#2 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net CB_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): Adder_implementation_i/CB, CB_IBUF_inst/O
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on S[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on S[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on S[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on S[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on S[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on S[5] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on S[6] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on S[7] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>


