# 12/24 Hour Verilog Clock Implementation

This is the 12/24 Hour verilog Clock Implemetation for my CECS 301 class that I designed in Vivado.