============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 15 2023  12:23:37 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                        Leakage  Leakage 
     Type      Instances  Area Area % Power (nW) Power % 
---------------------------------------------------------
sequential             5 0.000    0.0      0.467     9.1 
inverter              45 0.000    0.0      0.477     9.3 
logic                145 0.000    0.0      4.174    81.5 
physical_cells         0 0.000    0.0      0.000     0.0 
---------------------------------------------------------
total                195 0.000    0.0      5.119   100.0 

