{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768296451145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768296451145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 10:27:30 2026 " "Processing started: Tue Jan 13 10:27:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768296451145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768296451145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BigBrother -c BigBrother " "Command: quartus_map --read_settings_files=on --write_settings_files=off BigBrother -c BigBrother" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768296451145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768296452829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/bigbrother.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/bigbrother.v" { { "Info" "ISGN_ENTITY_NAME" "1 BigBrother " "Found entity 1: BigBrother" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/vga/src/vga_top_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/vga_top_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top_system " "Found entity 1: vga_top_system" {  } { { "../VGA/src/vga_top_system.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_top_system.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_sync H_SYNC vga_controller.v(17) " "Verilog HDL Declaration information at vga_controller.v(17): object \"h_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "../VGA/src/vga_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_controller.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768296452934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_sync V_SYNC vga_controller.v(18) " "Verilog HDL Declaration information at vga_controller.v(18): object \"v_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "../VGA/src/vga_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_controller.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1768296452934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/vga/src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../VGA/src/vga_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/vga/src/lockin_vga_visualizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/lockin_vga_visualizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_vga_visualizer " "Found entity 1: lockin_vga_visualizer" {  } { { "../VGA/src/lockin_vga_visualizer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/lockin_vga_visualizer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/vga/src/fft_vga_visualizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/vga/src/fft_vga_visualizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_vga_visualizer " "Found entity 1: fft_vga_visualizer" {  } { { "../VGA/src/fft_vga_visualizer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/fft_vga_visualizer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "../LockIn/src/mixer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/mixer.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lp_cic_filter.v(40) " "Verilog HDL information at lp_cic_filter.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "../LockIn/src/lp_cic_filter.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lp_cic_filter.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1768296452959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/lp_cic_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/lp_cic_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lp_cic_filter " "Found entity 1: lp_cic_filter" {  } { { "../LockIn/src/lp_cic_filter.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lp_cic_filter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/lockin_math_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/lockin_math_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_math_top " "Found entity 1: lockin_math_top" {  } { { "../LockIn/src/lockin_math_top.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/lockin_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/lockin_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_controller " "Found entity 1: lockin_controller" {  } { { "../LockIn/src/lockin_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/ddfs_sine_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/ddfs_sine_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs_sine_lut " "Found entity 1: ddfs_sine_lut" {  } { { "../LockIn/src/ddfs_sine_lut.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_sine_lut.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/ddfs_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/ddfs_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddfs_core " "Found entity 1: ddfs_core" {  } { { "../LockIn/src/ddfs_core.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "../LockIn/src/cordic.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/cordic.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/frequency control/frequency_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/frequency_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_memory " "Found entity 1: frequency_memory" {  } { { "../LockIn/src/Frequency control/frequency_memory.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296452997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296452997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/frequency control/frequency_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/frequency_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_controller_top " "Found entity 1: frequency_controller_top" {  } { { "../LockIn/src/Frequency control/frequency_controller_top.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_controller_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/frequency control/display_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/display_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_control " "Found entity 1: display_control" {  } { { "../LockIn/src/Frequency control/display_control.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/display_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/lockin/src/frequency control/button_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/lockin/src/frequency control/button_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_edge_detector " "Found entity 1: button_edge_detector" {  } { { "../LockIn/src/Frequency control/button_edge_detector.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/button_edge_detector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/fft/src/twiddle_factor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/twiddle_factor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 twiddle_factor_rom " "Found entity 1: twiddle_factor_rom" {  } { { "../FFT/src/twiddle_factor_rom.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/twiddle_factor_rom.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/fft/src/magnitude_approximator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/magnitude_approximator.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude_approximator " "Found entity 1: magnitude_approximator" {  } { { "../FFT/src/magnitude_approximator.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/magnitude_approximator.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/fft/src/fft_working_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_working_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_working_ram " "Found entity 1: fft_working_ram" {  } { { "../FFT/src/fft_working_ram.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_working_ram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/fft/src/fft_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_top " "Found entity 1: fft_top" {  } { { "../FFT/src/fft_top.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/fft/src/fft_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_controller " "Found entity 1: fft_controller" {  } { { "../FFT/src/fft_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/fft/src/fft_butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/fft/src/fft_butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_butterfly " "Found entity 1: fft_butterfly" {  } { { "../FFT/src/fft_butterfly.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/codec/src/top_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/top_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_audio " "Found entity 1: top_audio" {  } { { "../Codec/src/top_audio.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/codec/src/i2s_double_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/i2s_double_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_double_buffer " "Found entity 1: i2s_double_buffer" {  } { { "../Codec/src/i2s_double_buffer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/i2s_double_buffer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/codec/src/i2s_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/i2s_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_controller " "Found entity 1: i2s_controller" {  } { { "../Codec/src/i2s_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/i2s_controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pietr/documents/verilog/progetto/codec/src/i2c_config_codec_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pietr/documents/verilog/progetto/codec/src/i2c_config_codec_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config_codec_standard " "Found entity 1: i2c_config_codec_standard" {  } { { "../Codec/src/i2c_config_codec_standard.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/i2c_config_codec_standard.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_pll " "Found entity 1: audio_pll" {  } { { "audio_pll.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296453058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296453058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BigBrother " "Elaborating entity \"BigBrother\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1768296453214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] BigBrother.v(14) " "Output port \"LEDG\[8\]\" at BigBrother.v(14) has no driver" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1768296453214 "|BigBrother"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..1\] BigBrother.v(14) " "Output port \"LEDG\[6..1\]\" at BigBrother.v(14) has no driver" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1768296453214 "|BigBrother"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..1\] BigBrother.v(15) " "Output port \"LEDR\[16..1\]\" at BigBrother.v(15) has no driver" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1768296453214 "|BigBrother"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_audio top_audio:u_top_audio " "Elaborating entity \"top_audio\" for hierarchy \"top_audio:u_top_audio\"" {  } { { "../BigBrother.v" "u_top_audio" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_pll top_audio:u_top_audio\|audio_pll:u_pll " "Elaborating entity \"audio_pll\" for hierarchy \"top_audio:u_top_audio\|audio_pll:u_pll\"" {  } { { "../Codec/src/top_audio.v" "u_pll" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\"" {  } { { "audio_pll.v" "altpll_component" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\"" {  } { { "audio_pll.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296453284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1152 " "Parameter \"clk0_multiply_by\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=audio_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=audio_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453289 ""}  } { { "audio_pll.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296453289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config_codec_standard top_audio:u_top_audio\|i2c_config_codec_standard:u_i2c_config_codec_standard " "Elaborating entity \"i2c_config_codec_standard\" for hierarchy \"top_audio:u_top_audio\|i2c_config_codec_standard:u_i2c_config_codec_standard\"" {  } { { "../Codec/src/top_audio.v" "u_i2c_config_codec_standard" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_controller top_audio:u_top_audio\|i2s_controller:u_i2s_controller " "Elaborating entity \"i2s_controller\" for hierarchy \"top_audio:u_top_audio\|i2s_controller:u_i2s_controller\"" {  } { { "../Codec/src/top_audio.v" "u_i2s_controller" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_double_buffer top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer " "Elaborating entity \"i2s_double_buffer\" for hierarchy \"top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\"" {  } { { "../Codec/src/top_audio.v" "u_i2s_double_buffer" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_top fft_top:u_fft_top " "Elaborating entity \"fft_top\" for hierarchy \"fft_top:u_fft_top\"" {  } { { "../BigBrother.v" "u_fft_top" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_working_ram fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram " "Elaborating entity \"fft_working_ram\" for hierarchy \"fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\"" {  } { { "../FFT/src/fft_top.v" "u_fft_working_ram" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twiddle_factor_rom fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom " "Elaborating entity \"twiddle_factor_rom\" for hierarchy \"fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\"" {  } { { "../FFT/src/fft_top.v" "u_twiddle_factor_rom" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453309 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twiddle_rom.data_a 0 twiddle_factor_rom.v(22) " "Net \"twiddle_rom.data_a\" at twiddle_factor_rom.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../FFT/src/twiddle_factor_rom.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/twiddle_factor_rom.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1768296453325 "|BigBrother|fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twiddle_rom.waddr_a 0 twiddle_factor_rom.v(22) " "Net \"twiddle_rom.waddr_a\" at twiddle_factor_rom.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../FFT/src/twiddle_factor_rom.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/twiddle_factor_rom.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1768296453325 "|BigBrother|fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "twiddle_rom.we_a 0 twiddle_factor_rom.v(22) " "Net \"twiddle_rom.we_a\" at twiddle_factor_rom.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../FFT/src/twiddle_factor_rom.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/twiddle_factor_rom.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1768296453325 "|BigBrother|fft_top:u_fft_top|twiddle_factor_rom:u_twiddle_factor_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_butterfly fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly " "Elaborating entity \"fft_butterfly\" for hierarchy \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\"" {  } { { "../FFT/src/fft_top.v" "u_fft_butterfly" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 fft_butterfly.v(88) " "Verilog HDL assignment warning at fft_butterfly.v(88): truncated value with size 48 to match size of target (24)" {  } { { "../FFT/src/fft_butterfly.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453330 "|BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 fft_butterfly.v(89) " "Verilog HDL assignment warning at fft_butterfly.v(89): truncated value with size 48 to match size of target (24)" {  } { { "../FFT/src/fft_butterfly.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453330 "|BigBrother|fft_top:u_fft_top|fft_butterfly:u_fft_butterfly"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude_approximator fft_top:u_fft_top\|magnitude_approximator:u_magnitude_approximator " "Elaborating entity \"magnitude_approximator\" for hierarchy \"fft_top:u_fft_top\|magnitude_approximator:u_magnitude_approximator\"" {  } { { "../FFT/src/fft_top.v" "u_magnitude_approximator" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_controller fft_top:u_fft_top\|fft_controller:u_fft_controller " "Elaborating entity \"fft_controller\" for hierarchy \"fft_top:u_fft_top\|fft_controller:u_fft_controller\"" {  } { { "../FFT/src/fft_top.v" "u_fft_controller" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fft_controller.v(107) " "Verilog HDL assignment warning at fft_controller.v(107): truncated value with size 32 to match size of target (9)" {  } { { "../FFT/src/fft_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453341 "|BigBrother|fft_top:u_fft_top|fft_controller:u_fft_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_math_top lockin_math_top:u_lockin_math_top " "Elaborating entity \"lockin_math_top\" for hierarchy \"lockin_math_top:u_lockin_math_top\"" {  } { { "../BigBrother.v" "u_lockin_math_top" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_controller_top lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top " "Elaborating entity \"frequency_controller_top\" for hierarchy \"lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\"" {  } { { "../LockIn/src/lockin_math_top.v" "u_frequency_controller_top" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_edge_detector lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\|button_edge_detector:u_buttons " "Elaborating entity \"button_edge_detector\" for hierarchy \"lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\|button_edge_detector:u_buttons\"" {  } { { "../LockIn/src/Frequency control/frequency_controller_top.v" "u_buttons" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_controller_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_memory lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\|frequency_memory:u_freq_mem " "Elaborating entity \"frequency_memory\" for hierarchy \"lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\|frequency_memory:u_freq_mem\"" {  } { { "../LockIn/src/Frequency control/frequency_controller_top.v" "u_freq_mem" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_controller_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 frequency_memory.v(60) " "Verilog HDL assignment warning at frequency_memory.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../LockIn/src/Frequency control/frequency_memory.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_memory.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453373 "|BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|frequency_memory:u_freq_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_control lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\|display_control:u_display " "Elaborating entity \"display_control\" for hierarchy \"lockin_math_top:u_lockin_math_top\|frequency_controller_top:u_frequency_controller_top\|display_control:u_display\"" {  } { { "../LockIn/src/Frequency control/frequency_controller_top.v" "u_display" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/frequency_controller_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_control.v(83) " "Verilog HDL assignment warning at display_control.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../LockIn/src/Frequency control/display_control.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/display_control.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453373 "|BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_control.v(94) " "Verilog HDL assignment warning at display_control.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../LockIn/src/Frequency control/display_control.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/Frequency control/display_control.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453373 "|BigBrother|lockin_math_top:u_lockin_math_top|frequency_controller_top:u_frequency_controller_top|display_control:u_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_controller lockin_math_top:u_lockin_math_top\|lockin_controller:u_lockin_controller " "Elaborating entity \"lockin_controller\" for hierarchy \"lockin_math_top:u_lockin_math_top\|lockin_controller:u_lockin_controller\"" {  } { { "../LockIn/src/lockin_math_top.v" "u_lockin_controller" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddfs_core lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core " "Elaborating entity \"ddfs_core\" for hierarchy \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\"" {  } { { "../LockIn/src/lockin_math_top.v" "u_ddfs_core" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddfs_sine_lut lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut " "Elaborating entity \"ddfs_sine_lut\" for hierarchy \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\"" {  } { { "../LockIn/src/ddfs_core.v" "u_ddfs_sine_lut" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_core.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(2) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(2): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(3) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(3): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(4) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(4): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(5) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(5): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(6) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(6): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(7) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(7): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(8) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(8): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(9) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(9): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(10) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(10): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(11) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(11): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453404 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(12) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(12): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(13) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(13): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(14) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(14): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(15) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(15): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(16) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(16): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(17) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(17): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(18) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(18): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(19) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(19): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(20) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(20): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(21) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(21): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(22) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(22): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(23) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(23): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(24) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(24): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(25) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(25): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(26) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(26): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(27) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(27): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(28) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(28): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(29) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(29): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(30) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(30): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(31) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(31): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(32) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(32): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(33) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(33): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(34) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(34): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(35) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(35): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(36) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(36): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(37) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(37): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(38) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(38): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(39) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(39): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(40) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(40): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(41) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(41): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(42) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(42): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(43) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(43): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(44) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(44): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(45) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(45): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(46) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(46): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(47) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(47): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(48) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(48): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(49) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(49): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(50) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(50): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(51) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(51): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(52) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(52): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(53) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(53): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(54) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(54): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(55) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(55): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(56) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(56): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(57) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(57): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(58) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(58): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(59) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(59): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(60) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(60): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(61) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(61): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(62) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(62): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(63) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(63): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(64) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(64): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(65) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(65): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(66) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(66): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(67) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(67): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(68) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(68): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(69) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(69): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(70) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(70): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(71) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(71): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(72) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(72): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(73) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(73): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(74) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(74): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(75) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(75): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(76) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(76): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(77) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(77): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(78) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(78): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(79) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(79): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(80) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(80): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(81) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(81): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(82) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(82): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(83) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(83): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(84) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(84): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(85) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(85): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(86) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(86): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(87) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(87): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(88) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(88): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(89) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(89): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(90) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(90): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(91) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(91): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(92) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(92): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(93) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(93): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(94) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(94): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(95) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(95): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(96) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(96): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(97) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(97): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(98) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(98): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453409 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(99) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(99): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(100) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(100): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(101) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(101): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(102) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(102): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(103) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(103): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(104) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(104): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(105) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(105): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(106) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(106): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(107) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(107): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(108) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(108): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(109) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(109): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(110) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(110): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(111) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(111): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(112) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(112): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(113) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(113): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(114) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(114): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(115) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(115): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453419 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(116) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(116): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(117) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(117): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(118) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(118): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(119) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(119): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(120) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(120): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(121) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(121): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(122) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(122): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(123) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(123): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(124) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(124): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(125) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(125): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453420 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(126) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(126): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(127) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(127): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(128) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(128): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(129) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(129): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(130) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(130): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(131) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(131): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(132) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(132): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(133) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(133): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(134) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(134): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(135) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(135): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(136) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(136): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(137) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(137): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(138) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(138): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(139) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(139): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(140) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(140): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453421 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(141) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(141): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(142) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(142): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(143) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(143): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(144) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(144): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(145) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(145): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(146) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(146): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(147) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(147): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(148) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(148): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(149) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(149): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(150) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(150): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(151) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(151): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(152) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(152): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(153) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(153): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(154) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(154): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(155) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(155): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(156) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(156): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(157) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(157): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(158) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(158): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(159) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(159): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(160) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(160): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(161) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(161): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(162) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(162): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(163) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(163): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(164) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(164): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(165) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(165): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(166) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(166): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(167) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(167): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(168) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(168): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(169) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(169): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(170) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(170): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(171) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(171): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(172) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(172): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(173) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(173): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(174) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(174): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(175) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(175): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(176) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(176): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(177) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(177): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(178) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(178): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(179) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(179): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(180) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(180): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(181) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(181): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(182) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(182): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(183) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(183): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(184) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(184): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(185) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(185): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453423 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(186) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(186): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(187) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(187): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(188) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(188): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(189) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(189): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(190) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(190): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(191) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(191): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(192) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(192): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(193) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(193): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(194) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(194): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(195) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(195): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(196) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(196): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(197) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(197): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(198) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(198): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(199) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(199): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(200) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(200): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(201) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(201): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(202) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(202): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(203) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(203): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(204) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(204): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(205) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(205): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(206) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(206): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(207) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(207): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(208) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(208): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(209) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(209): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(210) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(210): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(211) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(211): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(212) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(212): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(213) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(213): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(214) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(214): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(215) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(215): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(216) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(216): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(217) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(217): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(218) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(218): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(219) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(219): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(220) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(220): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(221) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(221): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(222) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(222): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(223) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(223): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(224) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(224): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(225) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(225): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(226) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(226): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(227) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(227): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(228) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(228): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(229) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(229): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(230) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(230): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(231) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(231): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(232) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(232): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(233) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(233): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(234) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(234): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(235) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(235): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(236) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(236): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(237) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(237): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(238) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(238): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(239) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(239): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(240) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(240): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(241) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(241): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(242) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(242): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(243) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(243): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(244) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(244): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(245) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(245): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(246) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(246): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(247) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(247): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(248) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(248): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(249) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(249): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(250) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(250): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(251) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(251): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(252) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(252): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(253) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(253): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(254) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(254): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(255) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(255): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(256) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(256): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(257) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(257): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(258) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(258): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(259) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(259): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(260) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(260): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(261) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(261): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(262) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(262): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453428 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(263) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(263): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(264) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(264): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(265) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(265): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(266) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(266): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(267) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(267): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(268) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(268): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(269) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(269): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(270) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(270): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(271) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(271): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(272) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(272): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(273) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(273): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(274) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(274): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(275) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(275): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(276) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(276): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(277) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(277): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(278) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(278): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453436 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(279) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(279): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(280) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(280): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(281) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(281): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(282) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(282): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(283) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(283): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(284) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(284): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(285) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(285): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(286) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(286): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(287) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(287): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(288) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(288): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(289) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(289): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(290) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(290): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(291) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(291): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(292) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(292): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(293) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(293): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(294) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(294): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(295) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(295): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(296) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(296): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(297) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(297): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(298) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(298): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(299) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(299): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(300) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(300): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(301) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(301): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(302) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(302): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453438 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(303) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(303): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(304) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(304): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(305) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(305): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(306) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(306): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(307) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(307): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(308) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(308): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(309) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(309): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(310) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(310): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(311) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(311): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(312) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(312): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(313) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(313): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(314) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(314): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(315) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(315): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(316) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(316): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(317) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(317): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(318) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(318): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(319) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(319): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(320) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(320): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(321) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(321): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453442 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(322) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(322): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(323) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(323): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(324) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(324): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(325) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(325): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(326) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(326): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(327) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(327): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(328) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(328): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(329) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(329): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(330) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(330): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(331) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(331): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(332) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(332): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453444 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(333) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(333): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(334) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(334): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(335) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(335): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(336) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(336): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(337) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(337): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(338) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(338): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(339) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(339): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(340) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(340): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(341) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(341): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(342) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(342): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(343) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(343): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(344) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(344): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(345) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(345): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(346) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(346): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(347) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(347): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(348) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(348): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453446 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(349) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(349): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(350) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(350): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(351) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(351): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(352) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(352): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(353) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(353): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(354) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(354): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(355) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(355): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(356) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(356): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(357) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(357): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(358) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(358): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(359) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(359): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(360) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(360): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(361) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(361): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(362) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(362): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(363) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(363): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(364) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(364): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(365) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(365): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(366) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(366): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(367) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(367): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(368) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(368): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(369) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(369): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(370) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(370): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(371) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(371): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(372) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(372): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(373) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(373): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(374) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(374): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(375) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(375): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(376) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(376): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(377) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(377): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(378) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(378): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(379) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(379): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(380) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(380): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(381) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(381): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(382) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(382): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(383) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(383): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453449 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(384) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(384): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(385) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(385): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(386) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(386): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(387) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(387): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(388) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(388): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(389) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(389): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(390) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(390): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(391) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(391): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(392) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(392): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(393) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(393): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(394) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(394): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(395) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(395): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(396) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(396): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(397) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(397): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(398) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(398): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(399) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(399): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(400) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(400): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(401) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(401): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(402) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(402): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453452 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(403) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(403): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(404) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(404): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(405) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(405): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(406) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(406): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(407) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(407): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(408) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(408): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(409) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(409): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(410) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(410): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(411) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(411): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(412) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(412): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(413) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(413): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(414) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(414): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(415) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(415): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(416) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(416): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(417) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(417): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(418) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(418): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(419) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(419): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(420) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(420): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(421) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(421): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(422) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(422): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453455 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(423) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(423): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(424) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(424): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(425) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(425): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(426) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(426): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(427) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(427): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(428) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(428): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(429) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(429): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(430) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(430): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(431) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(431): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(432) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(432): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(433) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(433): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(434) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(434): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(435) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(435): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(436) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(436): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(437) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(437): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(438) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(438): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(439) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(439): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(440) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(440): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(441) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(441): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(442) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(442): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(443) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(443): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(444) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(444): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(445) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(445): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(446) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(446): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(447) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(447): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(448) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(448): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(449) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(449): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(450) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(450): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(451) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(451): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(452) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(452): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(453) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(453): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(454) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(454): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(455) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(455): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(456) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(456): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(457) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(457): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(458) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(458): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(459) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(459): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(460) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(460): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(461) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(461): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(462) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(462): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(463) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(463): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(464) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(464): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(465) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(465): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(466) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(466): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(467) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(467): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(468) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(468): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(469) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(469): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(470) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(470): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(471) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(471): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(472) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(472): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(473) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(473): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(474) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(474): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(475) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(475): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(476) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(476): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(477) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(477): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(478) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(478): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(479) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(479): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(480) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(480): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(481) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(481): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(482) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(482): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(483) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(483): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(484) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(484): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453457 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(485) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(485): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(486) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(486): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(487) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(487): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(488) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(488): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(489) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(489): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(490) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(490): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(491) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(491): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(492) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(492): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(493) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(493): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(494) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(494): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(495) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(495): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(496) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(496): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(497) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(497): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(498) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(498): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(499) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(499): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(500) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(500): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(501) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(501): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(502) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(502): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(503) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(503): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453464 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(504) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(504): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(505) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(505): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(506) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(506): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(507) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(507): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(508) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(508): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(509) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(509): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(510) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(510): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(511) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(511): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(512) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(512): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(513) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(513): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(514) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(514): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(515) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(515): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(516) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(516): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(517) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(517): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(518) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(518): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(519) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(519): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(520) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(520): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(521) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(521): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(522) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(522): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453466 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(523) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(523): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(524) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(524): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(525) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(525): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(526) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(526): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(527) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(527): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(528) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(528): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(529) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(529): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(530) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(530): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(531) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(531): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(532) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(532): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(533) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(533): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(534) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(534): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(535) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(535): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(536) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(536): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(537) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(537): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(538) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(538): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(539) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(539): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(540) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(540): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(541) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(541): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(542) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(542): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453468 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(543) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(543): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(544) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(544): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(545) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(545): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(546) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(546): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(547) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(547): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(548) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(548): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(549) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(549): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(550) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(550): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(551) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(551): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(552) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(552): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(553) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(553): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(554) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(554): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(555) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(555): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(556) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(556): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(557) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(557): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(558) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(558): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(559) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(559): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(560) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(560): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453470 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(561) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(561): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(562) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(562): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(563) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(563): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(564) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(564): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(565) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(565): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(566) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(566): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(567) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(567): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(568) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(568): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(569) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(569): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(570) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(570): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(571) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(571): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(572) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(572): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(573) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(573): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(574) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(574): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(575) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(575): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(576) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(576): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(577) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(577): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(578) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(578): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(579) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(579): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(580) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(580): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(581) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(581): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(582) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(582): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(583) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(583): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(584) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(584): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(585) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(585): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(586) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(586): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(587) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(587): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(588) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(588): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(589) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(589): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(590) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(590): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(591) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(591): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(592) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(592): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(593) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(593): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(594) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(594): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(595) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(595): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(596) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(596): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453472 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(597) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(597): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(598) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(598): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(599) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(599): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(600) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(600): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(601) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(601): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(602) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(602): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(603) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(603): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(604) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(604): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(605) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(605): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(606) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(606): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(607) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(607): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(608) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(608): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(609) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(609): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(610) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(610): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(611) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(611): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(612) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(612): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(613) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(613): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(614) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(614): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(615) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(615): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(616) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(616): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(617) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(617): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(618) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(618): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(619) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(619): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(620) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(620): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(621) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(621): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(622) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(622): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(623) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(623): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(624) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(624): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(625) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(625): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(626) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(626): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(627) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(627): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(628) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(628): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(629) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(629): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(630) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(630): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(631) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(631): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(632) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(632): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(633) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(633): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(634) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(634): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(635) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(635): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(636) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(636): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(637) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(637): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(638) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(638): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453477 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(639) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(639): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(640) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(640): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(641) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(641): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(642) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(642): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(643) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(643): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(644) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(644): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(645) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(645): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453483 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(646) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(646): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(647) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(647): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(648) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(648): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(649) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(649): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(650) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(650): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(651) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(651): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(652) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(652): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(653) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(653): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(654) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(654): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(655) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(655): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(656) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(656): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(657) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(657): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(658) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(658): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(659) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(659): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(660) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(660): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(661) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(661): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(662) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(662): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(663) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(663): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(664) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(664): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(665) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(665): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453484 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(666) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(666): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(667) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(667): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(668) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(668): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(669) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(669): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(670) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(670): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(671) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(671): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(672) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(672): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(673) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(673): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(674) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(674): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(675) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(675): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(676) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(676): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(677) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(677): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(678) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(678): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(679) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(679): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(680) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(680): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453487 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(681) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(681): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(682) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(682): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(683) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(683): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(684) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(684): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(685) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(685): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(686) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(686): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(687) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(687): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(688) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(688): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(689) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(689): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(690) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(690): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(691) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(691): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453489 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(692) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(692): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(693) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(693): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(694) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(694): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(695) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(695): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(696) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(696): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(697) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(697): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(698) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(698): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(699) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(699): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(700) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(700): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(701) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(701): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(702) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(702): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(703) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(703): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(704) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(704): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(705) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(705): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453491 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(706) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(706): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(707) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(707): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(708) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(708): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(709) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(709): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(710) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(710): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(711) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(711): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(712) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(712): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(713) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(713): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(714) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(714): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(715) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(715): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(716) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(716): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(717) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(717): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(718) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(718): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(719) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(719): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(720) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(720): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(721) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(721): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(722) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(722): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(723) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(723): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(724) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(724): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(725) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(725): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(726) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(726): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453493 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(727) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(727): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(728) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(728): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(729) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(729): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(730) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(730): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(731) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(731): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(732) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(732): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(733) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(733): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(734) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(734): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(735) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(735): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(736) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(736): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(737) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(737): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(738) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(738): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(739) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(739): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(740) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(740): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(741) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(741): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(742) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(742): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(743) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(743): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(744) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(744): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453495 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(745) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(745): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(746) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(746): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(747) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(747): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(748) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(748): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(749) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(749): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(750) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(750): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(751) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(751): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(752) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(752): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(753) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(753): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(754) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(754): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(755) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(755): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(756) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(756): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(757) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(757): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(758) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(758): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(759) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(759): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(760) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(760): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(761) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(761): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(762) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(762): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453497 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(763) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(763): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(764) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(764): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(765) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(765): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(766) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(766): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(767) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(767): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(768) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(768): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(769) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(769): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(770) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(770): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(771) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(771): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(772) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(772): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(773) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(773): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(774) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(774): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(775) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(775): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(776) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(776): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(777) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(777): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(778) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(778): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(779) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(779): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(780) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(780): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(781) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(781): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(782) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(782): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(783) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(783): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(784) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(784): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(785) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(785): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(786) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(786): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(787) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(787): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(788) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(788): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(789) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(789): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(790) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(790): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(791) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(791): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(792) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(792): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(793) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(793): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(794) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(794): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(795) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(795): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(796) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(796): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(797) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(797): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(798) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(798): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(799) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(799): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(800) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(800): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(801) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(801): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(802) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(802): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453499 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(803) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(803): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(804) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(804): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(805) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(805): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(806) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(806): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(807) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(807): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(808) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(808): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(809) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(809): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(810) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(810): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(811) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(811): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(812) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(812): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(813) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(813): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(814) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(814): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(815) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(815): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(816) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(816): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(817) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(817): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(818) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(818): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(819) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(819): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(820) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(820): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(821) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(821): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(822) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(822): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(823) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(823): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(824) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(824): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(825) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(825): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(826) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(826): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(827) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(827): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453504 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(828) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(828): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(829) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(829): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(830) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(830): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(831) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(831): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(832) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(832): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(833) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(833): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(834) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(834): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(835) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(835): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(836) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(836): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(837) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(837): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(838) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(838): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(839) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(839): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(840) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(840): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(841) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(841): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(842) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(842): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(843) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(843): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(844) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(844): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(845) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(845): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(846) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(846): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(847) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(847): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(848) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(848): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(849) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(849): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(850) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(850): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(851) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(851): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(852) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(852): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(853) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(853): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(854) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(854): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(855) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(855): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(856) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(856): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(857) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(857): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(858) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(858): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(859) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(859): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(860) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(860): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(861) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(861): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(862) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(862): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(863) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(863): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(864) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(864): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(865) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(865): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(866) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(866): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(867) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(867): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(868) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(868): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(869) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(869): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(870) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(870): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(871) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(871): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(872) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(872): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(873) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(873): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(874) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(874): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(875) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(875): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(876) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(876): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(877) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(877): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(878) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(878): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(879) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(879): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453507 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(880) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(880): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(881) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(881): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(882) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(882): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(883) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(883): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(884) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(884): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(885) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(885): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(886) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(886): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(887) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(887): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(888) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(888): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(889) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(889): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453513 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(890) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(890): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(891) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(891): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(892) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(892): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(893) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(893): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(894) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(894): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(895) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(895): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(896) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(896): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(897) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(897): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453514 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(898) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(898): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(899) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(899): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(900) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(900): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(901) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(901): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(902) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(902): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(903) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(903): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(904) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(904): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(905) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(905): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(906) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(906): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(907) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(907): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(908) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(908): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(909) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(909): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(910) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(910): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(911) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(911): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(912) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(912): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(913) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(913): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(914) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(914): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(915) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(915): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(916) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(916): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(917) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(917): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(918) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(918): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(919) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(919): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(920) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(920): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(921) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(921): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(922) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(922): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(923) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(923): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(924) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(924): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(925) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(925): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(926) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(926): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(927) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(927): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(928) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(928): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(929) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(929): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(930) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(930): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(931) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(931): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(932) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(932): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(933) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(933): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(934) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(934): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(935) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(935): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(936) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(936): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(937) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(937): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(938) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(938): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(939) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(939): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(940) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(940): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(941) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(941): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(942) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(942): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453515 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(943) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(943): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(944) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(944): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(945) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(945): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(946) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(946): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(947) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(947): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(948) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(948): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(949) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(949): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(950) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(950): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(951) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(951): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453521 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(952) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(952): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(953) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(953): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(954) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(954): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(955) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(955): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(956) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(956): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(957) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(957): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(958) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(958): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(959) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(959): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(960) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(960): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(961) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(961): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(962) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(962): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(963) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(963): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(964) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(964): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(965) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(965): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(966) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(966): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(967) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(967): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(968) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(968): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(969) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(969): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(970) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(970): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(971) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(971): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(972) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(972): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(973) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(973): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(974) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(974): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(975) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(975): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(976) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(976): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(977) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(977): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(978) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(978): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(979) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(979): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(980) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(980): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(981) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(981): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(982) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(982): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(983) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(983): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(984) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(984): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(985) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(985): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(986) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(986): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(987) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(987): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(988) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(988): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(989) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(989): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(990) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(990): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(991) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(991): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(992) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(992): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(993) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(993): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(994) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(994): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(995) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(995): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(996) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(996): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(997) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(997): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(998) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(998): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(999) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(999): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1000) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1000): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1001) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1001): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1002) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1002): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1003) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1003): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1004) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1004): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1005) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1005): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1006) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1006): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1007) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1007): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1008) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1008): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1009) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1009): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1010) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1010): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1011) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1011): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1012) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1012): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1013) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1013): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1014) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1014): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1015) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1015): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1016) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1016): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1017) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1017): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1018) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1018): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1019) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1019): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1020) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1020): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1021) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1021): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1022) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1022): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453522 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1023) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1023): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453530 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 ddfs_sin_lut.hex(1024) " "Verilog HDL assignment warning at ddfs_sin_lut.hex(1024): truncated value with size 20 to match size of target (18)" {  } { { "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LOCKIN/ddfs_sin_lut.hex" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453530 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ddfs_sine_lut.v(34) " "Verilog HDL assignment warning at ddfs_sine_lut.v(34): truncated value with size 32 to match size of target (10)" {  } { { "../LockIn/src/ddfs_sine_lut.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_sine_lut.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453539 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.data_a 0 ddfs_sine_lut.v(21) " "Net \"sine_rom.data_a\" at ddfs_sine_lut.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../LockIn/src/ddfs_sine_lut.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_sine_lut.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1768296453554 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.waddr_a 0 ddfs_sine_lut.v(21) " "Net \"sine_rom.waddr_a\" at ddfs_sine_lut.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../LockIn/src/ddfs_sine_lut.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_sine_lut.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1768296453554 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.we_a 0 ddfs_sine_lut.v(21) " "Net \"sine_rom.we_a\" at ddfs_sine_lut.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../LockIn/src/ddfs_sine_lut.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/ddfs_sine_lut.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1768296453554 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer lockin_math_top:u_lockin_math_top\|mixer:u_mixer " "Elaborating entity \"mixer\" for hierarchy \"lockin_math_top:u_lockin_math_top\|mixer:u_mixer\"" {  } { { "../LockIn/src/lockin_math_top.v" "u_mixer" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lp_cic_filter lockin_math_top:u_lockin_math_top\|lp_cic_filter:u_lp_cic_filter " "Elaborating entity \"lp_cic_filter\" for hierarchy \"lockin_math_top:u_lockin_math_top\|lp_cic_filter:u_lp_cic_filter\"" {  } { { "../LockIn/src/lockin_math_top.v" "u_lp_cic_filter" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "60 42 lp_cic_filter.v(74) " "Verilog HDL assignment warning at lp_cic_filter.v(74): truncated value with size 60 to match size of target (42)" {  } { { "../LockIn/src/lp_cic_filter.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lp_cic_filter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453606 "|BigBrother|lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "60 42 lp_cic_filter.v(80) " "Verilog HDL assignment warning at lp_cic_filter.v(80): truncated value with size 60 to match size of target (42)" {  } { { "../LockIn/src/lp_cic_filter.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lp_cic_filter.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453606 "|BigBrother|lockin_math_top:u_lockin_math_top|lp_cic_filter:u_lp_cic_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic lockin_math_top:u_lockin_math_top\|cordic:u_cordic " "Elaborating entity \"cordic\" for hierarchy \"lockin_math_top:u_lockin_math_top\|cordic:u_cordic\"" {  } { { "../LockIn/src/lockin_math_top.v" "u_cordic" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/lockin_math_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top_system vga_top_system:u_vga_top_system " "Elaborating entity \"vga_top_system\" for hierarchy \"vga_top_system:u_vga_top_system\"" {  } { { "../BigBrother.v" "u_vga_top_system" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_top_system:u_vga_top_system\|vga_controller:u_vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_top_system:u_vga_top_system\|vga_controller:u_vga_controller\"" {  } { { "../VGA/src/vga_top_system.v" "u_vga_controller" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_top_system.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(48) " "Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (10)" {  } { { "../VGA/src/vga_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453631 "|BigBrother|vga_top_system:u_vga_top_system|vga_controller:u_vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(52) " "Verilog HDL assignment warning at vga_controller.v(52): truncated value with size 32 to match size of target (10)" {  } { { "../VGA/src/vga_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_controller.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453631 "|BigBrother|vga_top_system:u_vga_top_system|vga_controller:u_vga_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_vga_visualizer vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer " "Elaborating entity \"fft_vga_visualizer\" for hierarchy \"vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\"" {  } { { "../VGA/src/vga_top_system.v" "U_fft_vga_visualizer" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_top_system.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_vga_visualizer vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer " "Elaborating entity \"lockin_vga_visualizer\" for hierarchy \"vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\"" {  } { { "../VGA/src/vga_top_system.v" "u_lockin_vga_visualizer" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/vga_top_system.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296453633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lockin_vga_visualizer.v(70) " "Verilog HDL assignment warning at lockin_vga_visualizer.v(70): truncated value with size 32 to match size of target (9)" {  } { { "../VGA/src/lockin_vga_visualizer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/lockin_vga_visualizer.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453641 "|BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 lockin_vga_visualizer.v(84) " "Verilog HDL assignment warning at lockin_vga_visualizer.v(84): truncated value with size 32 to match size of target (9)" {  } { { "../VGA/src/lockin_vga_visualizer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/lockin_vga_visualizer.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453641 "|BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 lockin_vga_visualizer.v(103) " "Verilog HDL assignment warning at lockin_vga_visualizer.v(103): truncated value with size 10 to match size of target (9)" {  } { { "../VGA/src/lockin_vga_visualizer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/VGA/src/lockin_vga_visualizer.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1768296453641 "|BigBrother|vga_top_system:u_vga_top_system|lockin_vga_visualizer:u_lockin_vga_visualizer"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|video_ram_rtl_0 " "Inferred dual-clock RAM node \"vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|video_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1768296458144 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\|video_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\|video_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|video_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|video_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\|ram_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\|ram_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\|mem_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\|mem_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|sine_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|sine_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M4K " "Parameter RAM_BLOCK_TYPE set to M4K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif " "Parameter INIT_FILE set to db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\|twiddle_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\|twiddle_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif " "Parameter INIT_FILE set to db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1768296460690 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1768296460690 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fft_top:u_fft_top\|fft_controller:u_fft_controller\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft_top:u_fft_top\|fft_controller:u_fft_controller\|Mult1\"" {  } { { "../FFT/src/fft_controller.v" "Mult1" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft_top:u_fft_top\|fft_controller:u_fft_controller\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft_top:u_fft_top\|fft_controller:u_fft_controller\|Mult0\"" {  } { { "../FFT/src/fft_controller.v" "Mult0" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "lockin_math_top:u_lockin_math_top\|cordic:u_cordic\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"lockin_math_top:u_lockin_math_top\|cordic:u_cordic\|Add4\"" {  } { { "../LockIn/src/cordic.v" "Add4" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/cordic.v" 127 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult2\"" {  } { { "../FFT/src/fft_butterfly.v" "Mult2" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 79 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult3\"" {  } { { "../FFT/src/fft_butterfly.v" "Mult3" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult0\"" {  } { { "../FFT/src/fft_butterfly.v" "Mult0" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|Mult1\"" {  } { { "../FFT/src/fft_butterfly.v" "Mult1" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 78 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|Mult0\"" {  } { { "../LockIn/src/mixer.v" "Mult0" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/mixer.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|Mult1\"" {  } { { "../LockIn/src/mixer.v" "Mult1" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/mixer.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460696 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1768296460696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\|altsyncram:video_ram_rtl_0 " "Elaborated megafunction instantiation \"vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\|altsyncram:video_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\|altsyncram:video_ram_rtl_0 " "Instantiated megafunction \"vga_top_system:u_vga_top_system\|lockin_vga_visualizer:u_lockin_vga_visualizer\|altsyncram:video_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M4K " "Parameter \"RAM_BLOCK_TYPE\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460763 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296460763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uve1 " "Found entity 1: altsyncram_uve1" {  } { { "db/altsyncram_uve1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_uve1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296460843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296460843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ji1 " "Found entity 1: altsyncram_1ji1" {  } { { "db/altsyncram_1ji1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_1ji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296460914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296460914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|altsyncram:video_ram_rtl_0 " "Elaborated megafunction instantiation \"vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|altsyncram:video_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|altsyncram:video_ram_rtl_0 " "Instantiated megafunction \"vga_top_system:u_vga_top_system\|fft_vga_visualizer:U_fft_vga_visualizer\|altsyncram:video_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M4K " "Parameter \"RAM_BLOCK_TYPE\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296460921 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296460921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_use1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_use1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_use1 " "Found entity 1: altsyncram_use1" {  } { { "db/altsyncram_use1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_use1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296460984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296460984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gi1 " "Found entity 1: altsyncram_1gi1" {  } { { "db/altsyncram_1gi1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_1gi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\|altsyncram:ram_memory_rtl_0 " "Elaborated megafunction instantiation \"fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\|altsyncram:ram_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\|altsyncram:ram_memory_rtl_0 " "Instantiated megafunction \"fft_top:u_fft_top\|fft_working_ram:u_fft_working_ram\|altsyncram:ram_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461066 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iim1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iim1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iim1 " "Found entity 1: altsyncram_iim1" {  } { { "db/altsyncram_iim1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_iim1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\|altsyncram:mem_buffer_rtl_0 " "Elaborated megafunction instantiation \"top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\|altsyncram:mem_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\|altsyncram:mem_buffer_rtl_0 " "Instantiated megafunction \"top_audio:u_top_audio\|i2s_double_buffer:u_i2s_double_buffer\|altsyncram:mem_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461144 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0h1 " "Found entity 1: altsyncram_q0h1" {  } { { "db/altsyncram_q0h1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_q0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461221 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0 " "Elaborated megafunction instantiation \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0 " "Instantiated megafunction \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M4K " "Parameter \"RAM_BLOCK_TYPE\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif " "Parameter \"INIT_FILE\" = \"db/BigBrother.ram0_ddfs_sine_lut_23246693.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461235 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7fr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7fr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7fr1 " "Found entity 1: altsyncram_7fr1" {  } { { "db/altsyncram_7fr1.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_7fr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\|altsyncram:twiddle_rom_rtl_0 " "Elaborated megafunction instantiation \"fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\|altsyncram:twiddle_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\|altsyncram:twiddle_rom_rtl_0 " "Instantiated megafunction \"fft_top:u_fft_top\|twiddle_factor_rom:u_twiddle_factor_rom\|altsyncram:twiddle_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif " "Parameter \"INIT_FILE\" = \"db/BigBrother.ram0_twiddle_factor_rom_7cf66775.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461313 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n881 " "Found entity 1: altsyncram_n881" {  } { { "db/altsyncram_n881.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/altsyncram_n881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft_top:u_fft_top\|fft_controller:u_fft_controller\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fft_top:u_fft_top\|fft_controller:u_fft_controller\|lpm_mult:Mult1\"" {  } { { "../FFT/src/fft_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v" 107 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft_top:u_fft_top\|fft_controller:u_fft_controller\|lpm_mult:Mult1 " "Instantiated megafunction \"fft_top:u_fft_top\|fft_controller:u_fft_controller\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461429 ""}  } { { "../FFT/src/fft_controller.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_controller.v" 107 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s5t " "Found entity 1: mult_s5t" {  } { { "db/mult_s5t.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/mult_s5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_math_top:u_lockin_math_top\|cordic:u_cordic\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"lockin_math_top:u_lockin_math_top\|cordic:u_cordic\|lpm_add_sub:Add4\"" {  } { { "../LockIn/src/cordic.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/cordic.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_math_top:u_lockin_math_top\|cordic:u_cordic\|lpm_add_sub:Add4 " "Instantiated megafunction \"lockin_math_top:u_lockin_math_top\|cordic:u_cordic\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 46 " "Parameter \"LPM_WIDTH\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461541 ""}  } { { "../LockIn/src/cordic.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/cordic.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cri " "Found entity 1: add_sub_cri" {  } { { "db/add_sub_cri.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/add_sub_cri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|lpm_mult:Mult2\"" {  } { { "../FFT/src/fft_butterfly.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|lpm_mult:Mult2 " "Instantiated megafunction \"fft_top:u_fft_top\|fft_butterfly:u_fft_butterfly\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461614 ""}  } { { "../FFT/src/fft_butterfly.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/FFT/src/fft_butterfly.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/mult_m1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|lpm_mult:Mult0\"" {  } { { "../LockIn/src/mixer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/mixer.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|lpm_mult:Mult0 " "Instantiated megafunction \"lockin_math_top:u_lockin_math_top\|mixer:u_mixer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768296461715 ""}  } { { "../LockIn/src/mixer.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/LockIn/src/mixer.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768296461715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j1t " "Found entity 1: mult_j1t" {  } { { "db/mult_j1t.tdf" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/db/mult_j1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768296461779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768296461779 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "816 " "Ignored 816 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "816 " "Ignored 816 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1768296462558 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1768296462558 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768296465370 "|BigBrother|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1768296465370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1768296468594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/output_files/BigBrother.map.smsg " "Generated suppressed messages file C:/Users/pietr/Documents/Verilog/Progetto/Quartus/output_files/BigBrother.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1768296468981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1768296469761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296469761 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768296470434 "|BigBrother|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1768296470434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4802 " "Implemented 4802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1768296470439 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1768296470439 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1768296470439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4449 " "Implemented 4449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1768296470439 ""} { "Info" "ICUT_CUT_TM_RAMS" "165 " "Implemented 165 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1768296470439 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1768296470439 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "38 " "Implemented 38 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1768296470439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1768296470439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1098 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1098 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768296470616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 10:27:50 2026 " "Processing ended: Tue Jan 13 10:27:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768296470616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768296470616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768296470616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768296470616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768296472413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768296472415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 10:27:51 2026 " "Processing started: Tue Jan 13 10:27:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768296472415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768296472415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BigBrother -c BigBrother " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BigBrother -c BigBrother" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768296472417 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768296472590 ""}
{ "Info" "0" "" "Project  = BigBrother" {  } {  } 0 0 "Project  = BigBrother" 0 0 "Fitter" 0 0 1768296472592 ""}
{ "Info" "0" "" "Revision = BigBrother" {  } {  } 0 0 "Revision = BigBrother" 0 0 "Fitter" 0 0 1768296472592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1768296473032 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BigBrother EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"BigBrother\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768296473145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768296473206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768296473206 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|_clk0 7 19 0 0 " "Implementing clock multiplication of 7, clock division of 19, and phase shift of 0 degrees (0 ps) for top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1768296473266 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1768296473266 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a0 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a1 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a2 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a3 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a4 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a5 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a6 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a7 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a8 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a9 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a10 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a11 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a12 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a13 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a14 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a15 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a16 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a17 " "Atom \"lockin_math_top:u_lockin_math_top\|ddfs_core:u_ddfs_core\|ddfs_sine_lut:u_ddfs_sine_lut\|altsyncram:sine_rom_rtl_0\|altsyncram_7fr1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1768296473270 "|BigBrother|lockin_math_top:u_lockin_math_top|ddfs_core:u_ddfs_core|ddfs_sine_lut:u_ddfs_sine_lut|altsyncram:sine_rom_rtl_0|altsyncram_7fr1:auto_generated|ram_block1a17"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1768296473270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768296473397 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768296473413 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768296474106 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768296474106 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768296474106 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 13965 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768296474122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 13966 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768296474122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 13967 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768296474122 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768296474122 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768296474180 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../Downloads/Saletti/BigBrother.sdc " "Reading SDC File: '../../../../Downloads/Saletti/BigBrother.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768296474945 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_top_audio\|u_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 19 -multiply_by 7 -duty_cycle 50.00 -name \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\} \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_top_audio\|u_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 19 -multiply_by 7 -duty_cycle 50.00 -name \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\} \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768296475004 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1768296475004 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Fitter" 0 -1 1768296475004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BigBrother.sdc 12 vga_pll\|altpll_component\|... clock " "Ignored filter at BigBrother.sdc(12): vga_pll\|altpll_component\|... could not be matched with a clock" {  } { { "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" "" { Text "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1768296475004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path BigBrother.sdc 12 Argument <to> is an empty collection " "Ignored set_false_path at BigBrother.sdc(12): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{clk_50\}\] -to \[get_clocks \{vga_pll\|altpll_component\|...\}\] " "set_false_path -from \[get_clocks \{clk_50\}\] -to \[get_clocks \{vga_pll\|altpll_component\|...\}\]" {  } { { "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" "" { Text "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1768296475008 ""}  } { { "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" "" { Text "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1768296475008 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_clk_reg " "Node: vga_clk_reg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768296475037 "|BigBrother|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768296475037 "|BigBrother|AUD_BCLK"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768296475084 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768296475084 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768296475084 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768296475084 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.285 u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\] " "  54.285 u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768296475084 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768296475084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768296475498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk_reg " "Destination node vga_clk_reg" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_clk_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 3001 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768296475498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768296475498 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768296475498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768296475498 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_audio:u_top_audio|audio_pll:u_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768296475498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk_reg  " "Automatically promoted node vga_clk_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768296475498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk_reg~0 " "Destination node vga_clk_reg~0" {  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_clk_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 10574 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768296475498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768296475498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768296475498 ""}  } { { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_clk_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 0 { 0 ""} 0 3001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768296475498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768296476375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768296476392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768296476392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768296476407 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768296476423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768296476440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768296476982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "522 Embedded multiplier block " "Packed 522 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1768296476982 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "366 " "Created 366 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1768296476982 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768296476982 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "audio_pll.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v" 94 0 0 } } { "../Codec/src/top_audio.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 32 0 0 } } { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 85 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1768296477067 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "PLL \"top_audio:u_top_audio\|audio_pll:u_pll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "audio_pll.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/audio_pll.v" 94 0 0 } } { "../Codec/src/top_audio.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/Codec/src/top_audio.v" 32 0 0 } } { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 85 0 0 } } { "../BigBrother.v" "" { Text "C:/Users/pietr/Documents/Verilog/Progetto/BigBrother.v" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1768296477067 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1768296477160 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1768296477160 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768296477178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768296480607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768296483384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768296483431 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768296487720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768296487720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768296488644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1768296493215 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768296493215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768296493884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1768296493898 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1768296493898 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768296493898 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.78 " "Total time spent on timing analysis during the Fitter is 3.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1768296494105 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768296494123 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "123 " "Found 123 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768296494249 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1768296494249 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768296495855 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768296496288 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768296498116 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768296498907 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768296499039 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1768296499167 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1768296499169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pietr/Documents/Verilog/Progetto/Quartus/output_files/BigBrother.fit.smsg " "Generated suppressed messages file C:/Users/pietr/Documents/Verilog/Progetto/Quartus/output_files/BigBrother.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768296499753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 289 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 289 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768296501583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 10:28:21 2026 " "Processing ended: Tue Jan 13 10:28:21 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768296501583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768296501583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768296501583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768296501583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768296502975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768296502975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 10:28:22 2026 " "Processing started: Tue Jan 13 10:28:22 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768296502975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768296502975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BigBrother -c BigBrother " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BigBrother -c BigBrother" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768296502975 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1768296505127 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768296505224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768296506283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 10:28:26 2026 " "Processing ended: Tue Jan 13 10:28:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768296506283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768296506283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768296506283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768296506283 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768296507032 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768296507967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768296507967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 13 10:28:27 2026 " "Processing started: Tue Jan 13 10:28:27 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768296507967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768296507967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BigBrother -c BigBrother " "Command: quartus_sta BigBrother -c BigBrother" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768296507967 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1768296508100 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768296508477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768296508555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768296508555 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../Downloads/Saletti/BigBrother.sdc " "Reading SDC File: '../../../../Downloads/Saletti/BigBrother.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1768296509253 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_top_audio\|u_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 19 -multiply_by 7 -duty_cycle 50.00 -name \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\} \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_top_audio\|u_pll\|altpll_component\|pll\|inclk\[0\]\} -divide_by 19 -multiply_by 7 -duty_cycle 50.00 -name \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\} \{u_top_audio\|u_pll\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509285 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509285 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Quartus II" 0 -1 1768296509285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BigBrother.sdc 12 vga_pll\|altpll_component\|... clock " "Ignored filter at BigBrother.sdc(12): vga_pll\|altpll_component\|... could not be matched with a clock" {  } { { "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" "" { Text "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1768296509285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path BigBrother.sdc 12 Argument <to> is an empty collection " "Ignored set_false_path at BigBrother.sdc(12): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{clk_50\}\] -to \[get_clocks \{vga_pll\|altpll_component\|...\}\] " "set_false_path -from \[get_clocks \{clk_50\}\] -to \[get_clocks \{vga_pll\|altpll_component\|...\}\]" {  } { { "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" "" { Text "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509285 ""}  } { { "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" "" { Text "C:/Users/pietr/Downloads/Saletti/BigBrother.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1768296509285 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_clk_reg " "Node: vga_clk_reg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768296509316 "|BigBrother|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768296509316 "|BigBrother|AUD_BCLK"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1768296509332 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1768296509366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.963 " "Worst-case setup slack is 5.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.963         0.000 clk_50  " "    5.963         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768296509460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_50  " "    0.391         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768296509491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768296509498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768296509504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.500 " "Worst-case minimum pulse width slack is 7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 clk_50  " "    7.500         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296509511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768296509511 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1768296509770 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1768296509770 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_clk_reg " "Node: vga_clk_reg was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768296510128 "|BigBrother|vga_clk_reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1768296510128 "|BigBrother|AUD_BCLK"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.806 " "Worst-case setup slack is 13.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.806         0.000 clk_50  " "   13.806         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768296510187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_50  " "    0.215         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768296510241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768296510247 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768296510259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.500 " "Worst-case minimum pulse width slack is 7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 clk_50  " "    7.500         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768296510273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768296510273 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1768296510510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768296510575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768296510575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768296510854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 13 10:28:30 2026 " "Processing ended: Tue Jan 13 10:28:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768296510854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768296510854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768296510854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768296510854 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1395 s " "Quartus II Full Compilation was successful. 0 errors, 1395 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768296511672 ""}
