
State Machine - |experiment4|milestone2:milestone2_unit|M2_state
Name M2_state.S_M2_LO_WRITE_S_1 M2_state.S_M2_LO_WRITE_S_0 M2_state.S_M2_LO_WAIT_WRITE_S_2 M2_state.S_M2_LO_WAIT_WRITE_S_1 M2_state.S_M2_LO_WAIT_WRITE_S_0 M2_state.S_M2_LO_COMP_S_7 M2_state.S_M2_LO_COMP_S_6 M2_state.S_M2_LO_COMP_S_5 M2_state.S_M2_LO_COMP_S_4 M2_state.S_M2_LO_COMP_S_3 M2_state.S_M2_LO_COMP_S_2 M2_state.S_M2_LO_COMP_S_1 M2_state.S_M2_LO_COMP_S_0 M2_state.S_M2_OVERLAP_WRITE_S_7 M2_state.S_M2_OVERLAP_WRITE_S_6 M2_state.S_M2_OVERLAP_WRITE_S_5 M2_state.S_M2_OVERLAP_WRITE_S_4 M2_state.S_M2_OVERLAP_WRITE_S_3 M2_state.S_M2_OVERLAP_WRITE_S_2 M2_state.S_M2_OVERLAP_WRITE_S_1 M2_state.S_M2_OVERLAP_WRITE_S_0 M2_state.S_M2_OVERLAP_WRITE_S_WAIT_4 M2_state.S_M2_OVERLAP_WRITE_S_WAIT_3 M2_state.S_M2_OVERLAP_WRITE_S_WAIT_2 M2_state.S_M2_OVERLAP_WRITE_S_WAIT_1 M2_state.S_M2_OVERLAP_WRITE_S_WAIT M2_state.S_M2_OVERLAP_S_7 M2_state.S_M2_OVERLAP_S_6 M2_state.S_M2_OVERLAP_S_5 M2_state.S_M2_OVERLAP_S_4 M2_state.S_M2_OVERLAP_S_3 M2_state.S_M2_OVERLAP_S_2 M2_state.S_M2_OVERLAP_S_1 M2_state.S_M2_OVERLAP_S_0 M2_state.S_M2_WAIT_S_10 M2_state.S_M2_WAIT_S_9 M2_state.S_M2_WAIT_S_8 M2_state.S_M2_WAIT_S_7 M2_state.S_M2_WAIT_S_6 M2_state.S_M2_WAIT_S_5 M2_state.S_M2_WAIT_S_4 M2_state.S_M2_WAIT_S_3 M2_state.S_M2_WAIT_S_2 M2_state.S_M2_WAIT_S_1 M2_state.S_M2_WAIT_S_0 M2_state.S_M2_LI_FETCH_T_7 M2_state.S_M2_LI_FETCH_T_6 M2_state.S_M2_LI_FETCH_T_5 M2_state.S_M2_LI_FETCH_T_4 M2_state.S_M2_LI_FETCH_T_3 M2_state.S_M2_LI_FETCH_T_2 M2_state.S_M2_LI_FETCH_T_1 M2_state.S_M2_LI_FETCH_T_0 M2_state.S_M2_LI_WAIT_T M2_state.S_M2_LI_FETCH_SP M2_state.S_M2_LI_1 M2_state.S_M2_LI_0 M2_state.S_M3_in_M2 M2_state.S_M2_IDLE 
M2_state.S_M2_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
M2_state.S_M3_in_M2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
M2_state.S_M2_LI_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
M2_state.S_M2_LI_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
M2_state.S_M2_LI_FETCH_SP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
M2_state.S_M2_LI_WAIT_T 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LI_FETCH_T_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_WAIT_S_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_S_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_WAIT_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_WAIT_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_WAIT_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_WAIT_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_OVERLAP_WRITE_S_7 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_2 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_4 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_5 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_6 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_COMP_S_7 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_WAIT_WRITE_S_0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_WAIT_WRITE_S_1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_WAIT_WRITE_S_2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_WRITE_S_0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M2_state.S_M2_LO_WRITE_S_1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |experiment4|milestone2:milestone2_unit|S_section_counter
Name S_section_counter.01 
S_section_counter.00 0 
S_section_counter.01 1 

State Machine - |experiment4|milestone2:milestone2_unit|T_section_counter
Name T_section_counter.01 
T_section_counter.00 0 
T_section_counter.01 1 

State Machine - |experiment4|milestone2:milestone2_unit|M3_state
Name M3_state.S_M3_SHIFT_BITS_COMMON M3_state.S_M3_READ_3_BITS_COMMON M3_state.S_M3_FIRST_2BITS_COMMON_1 M3_state.S_M3_FIRST_2BITS_COMMON_0 M3_state.S_M3_LI_COMMON_0 M3_state.S_M3_IDLE_COMMON M3_state.S_M3_SHIFT_BITS M3_state.S_M3_READ_3_BITS M3_state.S_M3_FIRST_2BITS_1 M3_state.S_M3_FIRST_2BITS_0 M3_state.S_M3_LI_1 M3_state.S_M3_LI_0 M3_state.S_M3_IDLE 
M3_state.S_M3_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
M3_state.S_M3_LI_0 0 0 0 0 0 0 0 0 0 0 0 1 1 
M3_state.S_M3_LI_1 0 0 0 0 0 0 0 0 0 0 1 0 1 
M3_state.S_M3_FIRST_2BITS_0 0 0 0 0 0 0 0 0 0 1 0 0 1 
M3_state.S_M3_FIRST_2BITS_1 0 0 0 0 0 0 0 0 1 0 0 0 1 
M3_state.S_M3_READ_3_BITS 0 0 0 0 0 0 0 1 0 0 0 0 1 
M3_state.S_M3_SHIFT_BITS 0 0 0 0 0 0 1 0 0 0 0 0 1 
M3_state.S_M3_IDLE_COMMON 0 0 0 0 0 1 0 0 0 0 0 0 1 
M3_state.S_M3_LI_COMMON_0 0 0 0 0 1 0 0 0 0 0 0 0 1 
M3_state.S_M3_FIRST_2BITS_COMMON_0 0 0 0 1 0 0 0 0 0 0 0 0 1 
M3_state.S_M3_FIRST_2BITS_COMMON_1 0 0 1 0 0 0 0 0 0 0 0 0 1 
M3_state.S_M3_READ_3_BITS_COMMON 0 1 0 0 0 0 0 0 0 0 0 0 1 
M3_state.S_M3_SHIFT_BITS_COMMON 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |experiment4|milestone1:milestone1_unit|M1_state
Name M1_state.S_LO_21 M1_state.S_LO_20 M1_state.S_LO_19 M1_state.S_LO_18 M1_state.S_LO_17 M1_state.S_LO_16 M1_state.S_LO_15 M1_state.S_LO_14 M1_state.S_LO_13 M1_state.S_LO_12 M1_state.S_LO_11 M1_state.S_LO_10 M1_state.S_LO_9 M1_state.S_LO_8 M1_state.S_LO_7 M1_state.S_LO_6 M1_state.S_LO_5 M1_state.S_LO_4 M1_state.S_LO_3 M1_state.S_LO_2 M1_state.S_LO_1 M1_state.S_LO_0 M1_state.S_COMMON_11 M1_state.S_COMMON_10 M1_state.S_COMMON_9 M1_state.S_COMMON_8 M1_state.S_COMMON_7 M1_state.S_COMMON_6 M1_state.S_COMMON_5 M1_state.S_COMMON_4 M1_state.S_COMMON_3 M1_state.S_COMMON_2 M1_state.S_COMMON_1 M1_state.S_COMMON_0 M1_state.S_LI_11 M1_state.S_LI_10 M1_state.S_LI_9 M1_state.S_LI_8 M1_state.S_LI_7 M1_state.S_LI_6 M1_state.S_LI_5 M1_state.S_LI_4 M1_state.S_LI_3 M1_state.S_LI_2 M1_state.S_LI_1 M1_state.S_LI_0 M1_state.S_M1_IDLE 
M1_state.S_M1_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
M1_state.S_LI_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
M1_state.S_LI_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
M1_state.S_LI_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
M1_state.S_LI_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
M1_state.S_LI_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
M1_state.S_LI_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
M1_state.S_LI_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
M1_state.S_LI_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
M1_state.S_LI_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
M1_state.S_LI_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LI_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LI_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_COMMON_11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_8 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_9 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_10 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_11 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_12 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_13 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_14 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_15 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_16 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_17 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_18 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_19 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_20 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
M1_state.S_LO_21 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_SRAM_state
Name UART_SRAM_state.S_US_WRITE_SECOND_BYTE UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE UART_SRAM_state.S_US_WRITE_FIRST_BYTE UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 UART_SRAM_state.S_US_IDLE 
UART_SRAM_state.S_US_IDLE 0 0 0 0 0 0 0 
UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 0 0 0 0 0 1 1 
UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 0 0 0 0 1 0 1 
UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE 0 0 0 1 0 0 1 
UART_SRAM_state.S_US_WRITE_FIRST_BYTE 0 0 1 0 0 0 1 
UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE 0 1 0 0 0 0 1 
UART_SRAM_state.S_US_WRITE_SECOND_BYTE 1 0 0 0 0 0 1 

State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state
Name RXC_state.S_RXC_STOP_BIT RXC_state.S_RXC_ASSEMBLE_DATA RXC_state.S_RXC_SYNC RXC_state.S_RXC_IDLE 
RXC_state.S_RXC_IDLE 0 0 0 0 
RXC_state.S_RXC_SYNC 0 0 1 1 
RXC_state.S_RXC_ASSEMBLE_DATA 0 1 0 1 
RXC_state.S_RXC_STOP_BIT 1 0 0 1 

State Machine - |experiment4|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
Name VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW 
VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW 0 0 0 0 0 0 0 0 0 0 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 0 0 0 0 0 0 0 0 1 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 0 0 0 0 0 0 0 1 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 0 0 0 0 0 0 1 0 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 0 0 0 0 0 1 0 0 0 1 
VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 0 0 0 0 1 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 0 0 0 1 0 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 0 0 1 0 0 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 0 1 0 0 0 0 0 0 0 1 
VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 1 0 0 0 0 0 0 0 0 1 
