// SPDX-License-Identifier: GPL-2.0
/*
 * The MT8195 driver based on Linux generic pinctrl binding.
 *
 * Copyright (C) 2022 MediaTek Inc.
 * Author: Chris Chen <chris-qj.chen@mediatek.com>
 */
#include <dm.h>
#include "pinctrl-mtk-common.h"

#define PIN_FIELD_IOCFG0(_s_pin, _e_pin, _s_addr, _x_addrs, _s_bit, _x_bits)	\
	PIN_FIELD_BASE_CALC(_s_pin, _e_pin, IOCFG0, _s_addr, _x_addrs,	\
			    _s_bit, _x_bits, 32, 0)

#define PIN_FIELD_BASE(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,	\
		       _x_bits)							\
	PIN_FIELD_BASE_CALC(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,	\
			    _x_bits, 32, 0)

#define PINS_FIELD_BASE(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,	\
			_x_bits)						\
	PIN_FIELD_BASE_CALC(_s_pin, _e_pin, _i_base, _s_addr, _x_addrs, _s_bit,	\
			    _x_bits, 32, 1)

enum {
	IOCFG0,
	IOCFG_RM,
	IOCFG_LT,
	IOCFG_LM,
	IOCFG_RT,
};

static const char * const mt8188_pinctrl_register_base_names[] = {
	"iocfg0", "iocfg_rm", "iocfg_lt", "iocfg_lm", "iocfg_rt",
};

static const struct mtk_pin_field_calc mt8188_pin_mode_range[] = {
	PIN_FIELD_IOCFG0(0, 177, 0x0300, 0x10, 0, 4),
};

static const struct mtk_pin_field_calc mt8188_pin_dir_range[] = {
	PIN_FIELD_IOCFG0(0, 177, 0x0000, 0x10, 0, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_di_range[] = {
	PIN_FIELD_IOCFG0(0, 177, 0x0200, 0x10, 0, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_do_range[] = {
	PIN_FIELD_IOCFG0(0, 177, 0x0100, 0x10, 0, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_smt_range[] = {
	PIN_FIELD_BASE(0, 0, IOCFG_RM, 0x0170, 0x10, 8, 1),
	PIN_FIELD_BASE(1, 1, IOCFG_RM, 0x0170, 0x10, 9, 1),
	PIN_FIELD_BASE(2, 2, IOCFG_RM, 0x0170, 0x10, 10, 1),
	PIN_FIELD_BASE(3, 3, IOCFG_RM, 0x0170, 0x10, 11, 1),
	PIN_FIELD_BASE(4, 4, IOCFG_RM, 0x0170, 0x10, 18, 1),
	PIN_FIELD_BASE(5, 5, IOCFG_RM, 0x0170, 0x10, 18, 1),
	PIN_FIELD_BASE(6, 6, IOCFG_RM, 0x0170, 0x10, 18, 1),
	PIN_FIELD_BASE(7, 7, IOCFG_RM, 0x0170, 0x10, 12, 1),
	PIN_FIELD_BASE(8, 8, IOCFG_RM, 0x0170, 0x10, 13, 1),
	PIN_FIELD_BASE(9, 9, IOCFG_RM, 0x0170, 0x10, 14, 1),
	PIN_FIELD_BASE(10, 10, IOCFG_RM, 0x0170, 0x10, 15, 1),
	PIN_FIELD_BASE(11, 11, IOCFG_RM, 0x0170, 0x10, 19, 1),
	PIN_FIELD_BASE(12, 12, IOCFG_LT, 0x0160, 0x10, 12, 1),
	PIN_FIELD_BASE(13, 13, IOCFG_LT, 0x0160, 0x10, 13, 1),
	PIN_FIELD_BASE(14, 14, IOCFG_LT, 0x0160, 0x10, 14, 1),
	PIN_FIELD_BASE(15, 15, IOCFG_LT, 0x0160, 0x10, 15, 1),
	PIN_FIELD_BASE(16, 16, IOCFG_LM, 0x00d0, 0x10, 10, 1),
	PIN_FIELD_BASE(17, 17, IOCFG_LM, 0x00d0, 0x10, 10, 1),
	PIN_FIELD_BASE(18, 18, IOCFG_RT, 0x00e0, 0x10, 9, 1),
	PIN_FIELD_BASE(19, 19, IOCFG_RT, 0x00e0, 0x10, 9, 1),
	PIN_FIELD_BASE(20, 20, IOCFG_RT, 0x00e0, 0x10, 9, 1),
	PIN_FIELD_BASE(21, 21, IOCFG_RT, 0x00e0, 0x10, 9, 1),
	PIN_FIELD_BASE(22, 22, IOCFG_RT, 0x00e0, 0x10, 0, 1),
	PIN_FIELD_BASE(23, 23, IOCFG_RT, 0x00e0, 0x10, 1, 1),
	PIN_FIELD_BASE(24, 24, IOCFG_RT, 0x00e0, 0x10, 2, 1),
	PIN_FIELD_BASE(25, 25, IOCFG_RM, 0x0170, 0x10, 17, 1),
	PIN_FIELD_BASE(26, 26, IOCFG_RM, 0x0170, 0x10, 17, 1),
	PIN_FIELD_BASE(27, 27, IOCFG_RM, 0x0170, 0x10, 17, 1),
	PIN_FIELD_BASE(28, 28, IOCFG_RM, 0x0170, 0x10, 18, 1),
	PIN_FIELD_BASE(29, 29, IOCFG_RM, 0x0170, 0x10, 16, 1),
	PIN_FIELD_BASE(30, 30, IOCFG_RM, 0x0170, 0x10, 17, 1),
	PIN_FIELD_BASE(31, 31, IOCFG_RM, 0x0170, 0x10, 19, 1),
	PIN_FIELD_BASE(32, 32, IOCFG_RM, 0x0170, 0x10, 19, 1),
	PIN_FIELD_BASE(33, 33, IOCFG_RM, 0x0170, 0x10, 20, 1),
	PIN_FIELD_BASE(34, 34, IOCFG_RM, 0x0170, 0x10, 20, 1),
	PIN_FIELD_BASE(35, 35, IOCFG_RM, 0x0170, 0x10, 19, 1),
	PIN_FIELD_BASE(36, 36, IOCFG_RM, 0x0170, 0x10, 20, 1),
	PIN_FIELD_BASE(37, 37, IOCFG_RM, 0x0170, 0x10, 21, 1),
	PIN_FIELD_BASE(38, 38, IOCFG_RM, 0x0170, 0x10, 20, 1),
	PIN_FIELD_BASE(39, 39, IOCFG_RM, 0x0170, 0x10, 21, 1),
	PIN_FIELD_BASE(40, 40, IOCFG_RM, 0x0170, 0x10, 21, 1),
	PIN_FIELD_BASE(41, 41, IOCFG_RM, 0x0170, 0x10, 21, 1),
	PIN_FIELD_BASE(42, 42, IOCFG_LT, 0x0160, 0x10, 21, 1),
	PIN_FIELD_BASE(43, 43, IOCFG_LT, 0x0160, 0x10, 22, 1),
	PIN_FIELD_BASE(44, 44, IOCFG_LT, 0x0160, 0x10, 21, 1),
	PIN_FIELD_BASE(45, 45, IOCFG_LT, 0x0160, 0x10, 22, 1),
	PIN_FIELD_BASE(46, 46, IOCFG_LM, 0x00d0, 0x10, 10, 1),
	PIN_FIELD_BASE(47, 47, IOCFG_RM, 0x0170, 0x10, 16, 1),
	PIN_FIELD_BASE(48, 48, IOCFG_RM, 0x0170, 0x10, 16, 1),
	PIN_FIELD_BASE(49, 49, IOCFG_RM, 0x0170, 0x10, 16, 1),
	PIN_FIELD_BASE(50, 50, IOCFG_LM, 0x00d0, 0x10, 10, 1),
	PIN_FIELD_BASE(51, 51, IOCFG_LM, 0x00d0, 0x10, 11, 1),
	PIN_FIELD_BASE(52, 52, IOCFG_LM, 0x00d0, 0x10, 11, 1),
	PIN_FIELD_BASE(53, 53, IOCFG_LM, 0x00d0, 0x10, 11, 1),
	PIN_FIELD_BASE(54, 54, IOCFG_LM, 0x00d0, 0x10, 11, 1),
	PIN_FIELD_BASE(55, 55, IOCFG_RM, 0x0170, 0x10, 25, 1),
	PIN_FIELD_BASE(56, 56, IOCFG_RM, 0x0170, 0x10, 28, 1),
	PIN_FIELD_BASE(57, 57, IOCFG_LT, 0x0160, 0x10, 29, 1),
	PIN_FIELD_BASE(58, 58, IOCFG_LT, 0x0160, 0x10, 31, 1),
	PIN_FIELD_BASE(59, 59, IOCFG_RM, 0x0170, 0x10, 26, 1),
	PIN_FIELD_BASE(60, 60, IOCFG_RM, 0x0170, 0x10, 29, 1),
	PIN_FIELD_BASE(61, 61, IOCFG_RM, 0x0170, 0x10, 27, 1),
	PIN_FIELD_BASE(62, 62, IOCFG_RM, 0x0170, 0x10, 30, 1),
	PIN_FIELD_BASE(63, 63, IOCFG_LT, 0x0160, 0x10, 30, 1),
	PIN_FIELD_BASE(64, 64, IOCFG_LT, 0x0170, 0x10, 0, 1),
	PIN_FIELD_BASE(65, 65, IOCFG_RT, 0x00e0, 0x10, 10, 1),
	PIN_FIELD_BASE(66, 66, IOCFG_RT, 0x00e0, 0x10, 12, 1),
	PIN_FIELD_BASE(67, 67, IOCFG_RT, 0x00e0, 0x10, 11, 1),
	PIN_FIELD_BASE(68, 68, IOCFG_RT, 0x00e0, 0x10, 13, 1),
	PIN_FIELD_BASE(69, 69, IOCFG_RM, 0x0180, 0x10, 0, 1),
	PIN_FIELD_BASE(70, 70, IOCFG_RM, 0x0170, 0x10, 31, 1),
	PIN_FIELD_BASE(71, 71, IOCFG_RM, 0x0180, 0x10, 4, 1),
	PIN_FIELD_BASE(72, 72, IOCFG_RM, 0x0180, 0x10, 3, 1),
	PIN_FIELD_BASE(73, 73, IOCFG_RM, 0x0180, 0x10, 1, 1),
	PIN_FIELD_BASE(74, 74, IOCFG_RM, 0x0180, 0x10, 2, 1),
	PIN_FIELD_BASE(75, 75, IOCFG_RM, 0x0180, 0x10, 6, 1),
	PIN_FIELD_BASE(76, 76, IOCFG_RM, 0x0180, 0x10, 5, 1),
	PIN_FIELD_BASE(77, 77, IOCFG_RM, 0x0180, 0x10, 8, 1),
	PIN_FIELD_BASE(78, 78, IOCFG_RM, 0x0180, 0x10, 7, 1),
	PIN_FIELD_BASE(79, 79, IOCFG_RT, 0x00e0, 0x10, 15, 1),
	PIN_FIELD_BASE(80, 80, IOCFG_RT, 0x00e0, 0x10, 14, 1),
	PIN_FIELD_BASE(81, 81, IOCFG_RT, 0x00e0, 0x10, 17, 1),
	PIN_FIELD_BASE(82, 82, IOCFG_RT, 0x00e0, 0x10, 16, 1),
	PIN_FIELD_BASE(83, 83, IOCFG_LT, 0x0160, 0x10, 26, 1),
	PIN_FIELD_BASE(84, 84, IOCFG_LT, 0x0160, 0x10, 26, 1),
	PIN_FIELD_BASE(85, 85, IOCFG_LT, 0x0160, 0x10, 27, 1),
	PIN_FIELD_BASE(86, 86, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(87, 87, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(88, 88, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(89, 89, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(90, 90, IOCFG_LT, 0x0160, 0x10, 27, 1),
	PIN_FIELD_BASE(91, 91, IOCFG_LT, 0x0160, 0x10, 27, 1),
	PIN_FIELD_BASE(92, 92, IOCFG_LT, 0x0160, 0x10, 18, 1),
	PIN_FIELD_BASE(93, 93, IOCFG_LT, 0x0160, 0x10, 18, 1),
	PIN_FIELD_BASE(94, 94, IOCFG_LT, 0x0160, 0x10, 18, 1),
	PIN_FIELD_BASE(95, 95, IOCFG_LT, 0x0160, 0x10, 18, 1),
	PIN_FIELD_BASE(96, 96, IOCFG_LT, 0x0160, 0x10, 22, 1),
	PIN_FIELD_BASE(97, 97, IOCFG_LT, 0x0160, 0x10, 23, 1),
	PIN_FIELD_BASE(98, 98, IOCFG_LT, 0x0160, 0x10, 24, 1),
	PIN_FIELD_BASE(99, 99, IOCFG_LT, 0x0160, 0x10, 22, 1),
	PIN_FIELD_BASE(100, 100, IOCFG_LT, 0x0160, 0x10, 16, 1),
	PIN_FIELD_BASE(101, 101, IOCFG_LT, 0x0160, 0x10, 23, 1),
	PIN_FIELD_BASE(102, 102, IOCFG_LT, 0x0160, 0x10, 23, 1),
	PIN_FIELD_BASE(103, 103, IOCFG_LT, 0x0160, 0x10, 23, 1),
	PIN_FIELD_BASE(104, 104, IOCFG_LT, 0x0160, 0x10, 24, 1),
	PIN_FIELD_BASE(105, 105, IOCFG_LT, 0x0160, 0x10, 24, 1),
	PIN_FIELD_BASE(106, 106, IOCFG_LT, 0x0160, 0x10, 24, 1),
	PIN_FIELD_BASE(107, 107, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(108, 108, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(109, 109, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(110, 110, IOCFG_LT, 0x0160, 0x10, 17, 1),
	PIN_FIELD_BASE(111, 111, IOCFG_LT, 0x0160, 0x10, 19, 1),
	PIN_FIELD_BASE(112, 112, IOCFG_LT, 0x0160, 0x10, 19, 1),
	PIN_FIELD_BASE(113, 113, IOCFG_LT, 0x0160, 0x10, 19, 1),
	PIN_FIELD_BASE(114, 114, IOCFG_LT, 0x0160, 0x10, 19, 1),
	PIN_FIELD_BASE(115, 115, IOCFG_LT, 0x0160, 0x10, 20, 1),
	PIN_FIELD_BASE(116, 116, IOCFG_LT, 0x0160, 0x10, 20, 1),
	PIN_FIELD_BASE(117, 117, IOCFG_LT, 0x0160, 0x10, 20, 1),
	PIN_FIELD_BASE(118, 118, IOCFG_LT, 0x0160, 0x10, 20, 1),
	PIN_FIELD_BASE(119, 119, IOCFG_LT, 0x0160, 0x10, 21, 1),
	PIN_FIELD_BASE(120, 120, IOCFG_LT, 0x0160, 0x10, 21, 1),
	PIN_FIELD_BASE(121, 121, IOCFG_LM, 0x00d0, 0x10, 6, 1),
	PIN_FIELD_BASE(122, 122, IOCFG_LM, 0x00d0, 0x10, 9, 1),
	PIN_FIELD_BASE(123, 123, IOCFG_LM, 0x00d0, 0x10, 8, 1),
	PIN_FIELD_BASE(124, 124, IOCFG_LM, 0x00d0, 0x10, 7, 1),
	PIN_FIELD_BASE(125, 125, IOCFG_LT, 0x0160, 0x10, 25, 1),
	PIN_FIELD_BASE(126, 126, IOCFG_LT, 0x0160, 0x10, 25, 1),
	PIN_FIELD_BASE(127, 127, IOCFG_LT, 0x0160, 0x10, 25, 1),
	PIN_FIELD_BASE(128, 128, IOCFG_LT, 0x0160, 0x10, 25, 1),
	PIN_FIELD_BASE(129, 129, IOCFG_LT, 0x0160, 0x10, 26, 1),
	PIN_FIELD_BASE(130, 130, IOCFG_LT, 0x0160, 0x10, 26, 1),
	PIN_FIELD_BASE(131, 131, IOCFG_RM, 0x0170, 0x10, 0, 1),
	PIN_FIELD_BASE(132, 132, IOCFG_RM, 0x0170, 0x10, 1, 1),
	PIN_FIELD_BASE(133, 133, IOCFG_RM, 0x0170, 0x10, 6, 1),
	PIN_FIELD_BASE(134, 134, IOCFG_RM, 0x0170, 0x10, 7, 1),
	PIN_FIELD_BASE(135, 135, IOCFG_RM, 0x0170, 0x10, 22, 1),
	PIN_FIELD_BASE(136, 136, IOCFG_RM, 0x0170, 0x10, 22, 1),
	PIN_FIELD_BASE(137, 137, IOCFG_RM, 0x0170, 0x10, 22, 1),
	PIN_FIELD_BASE(138, 138, IOCFG_RM, 0x0170, 0x10, 22, 1),
	PIN_FIELD_BASE(139, 139, IOCFG_RM, 0x0170, 0x10, 23, 1),
	PIN_FIELD_BASE(140, 140, IOCFG_RM, 0x0170, 0x10, 23, 1),
	PIN_FIELD_BASE(141, 141, IOCFG_RM, 0x0170, 0x10, 23, 1),
	PIN_FIELD_BASE(142, 142, IOCFG_RM, 0x0170, 0x10, 23, 1),
	PIN_FIELD_BASE(143, 143, IOCFG_RM, 0x0170, 0x10, 2, 1),
	PIN_FIELD_BASE(144, 144, IOCFG_RM, 0x0170, 0x10, 3, 1),
	PIN_FIELD_BASE(145, 145, IOCFG_RM, 0x0170, 0x10, 4, 1),
	PIN_FIELD_BASE(146, 146, IOCFG_RM, 0x0170, 0x10, 5, 1),
	PIN_FIELD_BASE(147, 147, IOCFG_RM, 0x0170, 0x10, 24, 1),
	PIN_FIELD_BASE(148, 148, IOCFG_RM, 0x0170, 0x10, 24, 1),
	PIN_FIELD_BASE(149, 149, IOCFG_RM, 0x0170, 0x10, 24, 1),
	PIN_FIELD_BASE(150, 150, IOCFG_RM, 0x0170, 0x10, 24, 1),
	PIN_FIELD_BASE(151, 151, IOCFG_LT, 0x0160, 0x10, 9, 1),
	PIN_FIELD_BASE(152, 152, IOCFG_LT, 0x0160, 0x10, 8, 1),
	PIN_FIELD_BASE(153, 153, IOCFG_LT, 0x0160, 0x10, 7, 1),
	PIN_FIELD_BASE(154, 154, IOCFG_LT, 0x0160, 0x10, 6, 1),
	PIN_FIELD_BASE(155, 155, IOCFG_LT, 0x0160, 0x10, 11, 1),
	PIN_FIELD_BASE(156, 156, IOCFG_LT, 0x0160, 0x10, 1, 1),
	PIN_FIELD_BASE(157, 157, IOCFG_LT, 0x0160, 0x10, 0, 1),
	PIN_FIELD_BASE(158, 158, IOCFG_LT, 0x0160, 0x10, 5, 1),
	PIN_FIELD_BASE(159, 159, IOCFG_LT, 0x0160, 0x10, 4, 1),
	PIN_FIELD_BASE(160, 160, IOCFG_LT, 0x0160, 0x10, 3, 1),
	PIN_FIELD_BASE(161, 161, IOCFG_LT, 0x0160, 0x10, 2, 1),
	PIN_FIELD_BASE(162, 162, IOCFG_LT, 0x0160, 0x10, 10, 1),
	PIN_FIELD_BASE(163, 163, IOCFG_RT, 0x00e0, 0x10, 4, 1),
	PIN_FIELD_BASE(164, 164, IOCFG_RT, 0x00e0, 0x10, 3, 1),
	PIN_FIELD_BASE(165, 165, IOCFG_RT, 0x00e0, 0x10, 5, 1),
	PIN_FIELD_BASE(166, 166, IOCFG_RT, 0x00e0, 0x10, 6, 1),
	PIN_FIELD_BASE(167, 167, IOCFG_RT, 0x00e0, 0x10, 7, 1),
	PIN_FIELD_BASE(168, 168, IOCFG_RT, 0x00e0, 0x10, 8, 1),
	PIN_FIELD_BASE(169, 169, IOCFG_LM, 0x00d0, 0x10, 1, 1),
	PIN_FIELD_BASE(170, 170, IOCFG_LM, 0x00d0, 0x10, 0, 1),
	PIN_FIELD_BASE(171, 171, IOCFG_LM, 0x00d0, 0x10, 2, 1),
	PIN_FIELD_BASE(172, 172, IOCFG_LM, 0x00d0, 0x10, 3, 1),
	PIN_FIELD_BASE(173, 173, IOCFG_LM, 0x00d0, 0x10, 4, 1),
	PIN_FIELD_BASE(174, 174, IOCFG_LM, 0x00d0, 0x10, 5, 1),
	PIN_FIELD_BASE(175, 175, IOCFG_LT, 0x0160, 0x10, 28, 1),
	PIN_FIELD_BASE(176, 176, IOCFG_LT, 0x0160, 0x10, 28, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_ies_range[] = {
	PIN_FIELD_BASE(0, 0, IOCFG_RM, 0x0080, 0x10, 26, 1),
	PIN_FIELD_BASE(1, 1, IOCFG_RM, 0x0080, 0x10, 27, 1),
	PIN_FIELD_BASE(2, 2, IOCFG_RM, 0x0080, 0x10, 28, 1),
	PIN_FIELD_BASE(3, 3, IOCFG_RM, 0x0080, 0x10, 29, 1),
	PIN_FIELD_BASE(4, 4, IOCFG_RM, 0x0080, 0x10, 30, 1),
	PIN_FIELD_BASE(5, 5, IOCFG_RM, 0x0080, 0x10, 31, 1),
	PIN_FIELD_BASE(6, 6, IOCFG_RM, 0x0090, 0x10, 0, 1),
	PIN_FIELD_BASE(7, 7, IOCFG_RM, 0x0090, 0x10, 1, 1),
	PIN_FIELD_BASE(8, 8, IOCFG_RM, 0x0090, 0x10, 2, 1),
	PIN_FIELD_BASE(9, 9, IOCFG_RM, 0x0090, 0x10, 3, 1),
	PIN_FIELD_BASE(10, 10, IOCFG_RM, 0x0090, 0x10, 4, 1),
	PIN_FIELD_BASE(11, 11, IOCFG_RM, 0x0090, 0x10, 5, 1),
	PIN_FIELD_BASE(12, 12, IOCFG_LT, 0x0070, 0x10, 24, 1),
	PIN_FIELD_BASE(13, 13, IOCFG_LT, 0x0070, 0x10, 25, 1),
	PIN_FIELD_BASE(14, 14, IOCFG_LT, 0x0070, 0x10, 26, 1),
	PIN_FIELD_BASE(15, 15, IOCFG_LT, 0x0070, 0x10, 27, 1),
	PIN_FIELD_BASE(16, 16, IOCFG_LM, 0x0040, 0x10, 1, 1),
	PIN_FIELD_BASE(17, 17, IOCFG_LM, 0x0040, 0x10, 2, 1),
	PIN_FIELD_BASE(18, 18, IOCFG_RT, 0x0050, 0x10, 3, 1),
	PIN_FIELD_BASE(19, 19, IOCFG_RT, 0x0050, 0x10, 5, 1),
	PIN_FIELD_BASE(20, 20, IOCFG_RT, 0x0050, 0x10, 4, 1),
	PIN_FIELD_BASE(21, 21, IOCFG_RT, 0x0050, 0x10, 6, 1),
	PIN_FIELD_BASE(22, 22, IOCFG_RT, 0x0050, 0x10, 0, 1),
	PIN_FIELD_BASE(23, 23, IOCFG_RT, 0x0050, 0x10, 1, 1),
	PIN_FIELD_BASE(24, 24, IOCFG_RT, 0x0050, 0x10, 2, 1),
	PIN_FIELD_BASE(25, 25, IOCFG_RM, 0x0080, 0x10, 23, 1),
	PIN_FIELD_BASE(26, 26, IOCFG_RM, 0x0080, 0x10, 22, 1),
	PIN_FIELD_BASE(27, 27, IOCFG_RM, 0x0080, 0x10, 25, 1),
	PIN_FIELD_BASE(28, 28, IOCFG_RM, 0x0080, 0x10, 24, 1),
	PIN_FIELD_BASE(29, 29, IOCFG_RM, 0x0080, 0x10, 0, 1),
	PIN_FIELD_BASE(30, 30, IOCFG_RM, 0x0080, 0x10, 1, 1),
	PIN_FIELD_BASE(31, 31, IOCFG_RM, 0x0090, 0x10, 31, 1),
	PIN_FIELD_BASE(32, 32, IOCFG_RM, 0x0090, 0x10, 30, 1),
	PIN_FIELD_BASE(33, 33, IOCFG_RM, 0x00a0, 0x10, 1, 1),
	PIN_FIELD_BASE(34, 34, IOCFG_RM, 0x00a0, 0x10, 0, 1),
	PIN_FIELD_BASE(35, 35, IOCFG_RM, 0x00a0, 0x10, 3, 1),
	PIN_FIELD_BASE(36, 36, IOCFG_RM, 0x00a0, 0x10, 2, 1),
	PIN_FIELD_BASE(37, 37, IOCFG_RM, 0x0090, 0x10, 9, 1),
	PIN_FIELD_BASE(38, 38, IOCFG_RM, 0x0090, 0x10, 6, 1),
	PIN_FIELD_BASE(39, 39, IOCFG_RM, 0x0090, 0x10, 7, 1),
	PIN_FIELD_BASE(40, 40, IOCFG_RM, 0x0090, 0x10, 8, 1),
	PIN_FIELD_BASE(41, 41, IOCFG_RM, 0x0090, 0x10, 10, 1),
	PIN_FIELD_BASE(42, 42, IOCFG_LT, 0x0080, 0x10, 10, 1),
	PIN_FIELD_BASE(43, 43, IOCFG_LT, 0x0080, 0x10, 11, 1),
	PIN_FIELD_BASE(44, 44, IOCFG_LT, 0x0080, 0x10, 12, 1),
	PIN_FIELD_BASE(45, 45, IOCFG_LT, 0x0080, 0x10, 13, 1),
	PIN_FIELD_BASE(46, 46, IOCFG_LM, 0x0040, 0x10, 0, 1),
	PIN_FIELD_BASE(47, 47, IOCFG_RM, 0x0090, 0x10, 13, 1),
	PIN_FIELD_BASE(48, 48, IOCFG_RM, 0x0090, 0x10, 12, 1),
	PIN_FIELD_BASE(49, 49, IOCFG_RM, 0x0090, 0x10, 11, 1),
	PIN_FIELD_BASE(50, 50, IOCFG_LM, 0x0040, 0x10, 5, 1),
	PIN_FIELD_BASE(51, 51, IOCFG_LM, 0x0040, 0x10, 4, 1),
	PIN_FIELD_BASE(52, 52, IOCFG_LM, 0x0040, 0x10, 3, 1),
	PIN_FIELD_BASE(53, 53, IOCFG_LM, 0x0040, 0x10, 6, 1),
	PIN_FIELD_BASE(54, 54, IOCFG_LM, 0x0040, 0x10, 7, 1),
	PIN_FIELD_BASE(55, 55, IOCFG_RM, 0x0090, 0x10, 14, 1),
	PIN_FIELD_BASE(56, 56, IOCFG_RM, 0x0090, 0x10, 17, 1),
	PIN_FIELD_BASE(57, 57, IOCFG_LT, 0x0080, 0x10, 22, 1),
	PIN_FIELD_BASE(58, 58, IOCFG_LT, 0x0080, 0x10, 25, 1),
	PIN_FIELD_BASE(59, 59, IOCFG_RM, 0x0090, 0x10, 15, 1),
	PIN_FIELD_BASE(60, 60, IOCFG_RM, 0x0090, 0x10, 18, 1),
	PIN_FIELD_BASE(61, 61, IOCFG_RM, 0x0090, 0x10, 16, 1),
	PIN_FIELD_BASE(62, 62, IOCFG_RM, 0x0090, 0x10, 19, 1),
	PIN_FIELD_BASE(63, 63, IOCFG_LT, 0x0080, 0x10, 23, 1),
	PIN_FIELD_BASE(64, 64, IOCFG_LT, 0x0080, 0x10, 26, 1),
	PIN_FIELD_BASE(65, 65, IOCFG_RT, 0x0050, 0x10, 13, 1),
	PIN_FIELD_BASE(66, 66, IOCFG_RT, 0x0050, 0x10, 15, 1),
	PIN_FIELD_BASE(67, 67, IOCFG_RT, 0x0050, 0x10, 14, 1),
	PIN_FIELD_BASE(68, 68, IOCFG_RT, 0x0050, 0x10, 16, 1),
	PIN_FIELD_BASE(69, 69, IOCFG_RM, 0x0090, 0x10, 21, 1),
	PIN_FIELD_BASE(70, 70, IOCFG_RM, 0x0090, 0x10, 20, 1),
	PIN_FIELD_BASE(71, 71, IOCFG_RM, 0x0090, 0x10, 25, 1),
	PIN_FIELD_BASE(72, 72, IOCFG_RM, 0x0090, 0x10, 24, 1),
	PIN_FIELD_BASE(73, 73, IOCFG_RM, 0x0090, 0x10, 22, 1),
	PIN_FIELD_BASE(74, 74, IOCFG_RM, 0x0090, 0x10, 23, 1),
	PIN_FIELD_BASE(75, 75, IOCFG_RM, 0x0090, 0x10, 27, 1),
	PIN_FIELD_BASE(76, 76, IOCFG_RM, 0x0090, 0x10, 26, 1),
	PIN_FIELD_BASE(77, 77, IOCFG_RM, 0x0090, 0x10, 29, 1),
	PIN_FIELD_BASE(78, 78, IOCFG_RM, 0x0090, 0x10, 28, 1),
	PIN_FIELD_BASE(79, 79, IOCFG_RT, 0x0050, 0x10, 18, 1),
	PIN_FIELD_BASE(80, 80, IOCFG_RT, 0x0050, 0x10, 17, 1),
	PIN_FIELD_BASE(81, 81, IOCFG_RT, 0x0050, 0x10, 20, 1),
	PIN_FIELD_BASE(82, 82, IOCFG_RT, 0x0050, 0x10, 19, 1),
	PIN_FIELD_BASE(83, 83, IOCFG_LT, 0x0080, 0x10, 30, 1),
	PIN_FIELD_BASE(84, 84, IOCFG_LT, 0x0080, 0x10, 29, 1),
	PIN_FIELD_BASE(85, 85, IOCFG_LT, 0x0080, 0x10, 31, 1),
	PIN_FIELD_BASE(86, 86, IOCFG_LT, 0x0090, 0x10, 1, 1),
	PIN_FIELD_BASE(87, 87, IOCFG_LT, 0x0090, 0x10, 0, 1),
	PIN_FIELD_BASE(88, 88, IOCFG_LT, 0x0090, 0x10, 2, 1),
	PIN_FIELD_BASE(89, 89, IOCFG_LT, 0x0090, 0x10, 4, 1),
	PIN_FIELD_BASE(90, 90, IOCFG_LT, 0x0090, 0x10, 3, 1),
	PIN_FIELD_BASE(91, 91, IOCFG_LT, 0x0090, 0x10, 5, 1),
	PIN_FIELD_BASE(92, 92, IOCFG_LT, 0x0080, 0x10, 19, 1),
	PIN_FIELD_BASE(93, 93, IOCFG_LT, 0x0080, 0x10, 18, 1),
	PIN_FIELD_BASE(94, 94, IOCFG_LT, 0x0080, 0x10, 21, 1),
	PIN_FIELD_BASE(95, 95, IOCFG_LT, 0x0080, 0x10, 20, 1),
	PIN_FIELD_BASE(96, 96, IOCFG_LT, 0x0080, 0x10, 15, 1),
	PIN_FIELD_BASE(97, 97, IOCFG_LT, 0x0080, 0x10, 16, 1),
	PIN_FIELD_BASE(98, 98, IOCFG_LT, 0x0080, 0x10, 24, 1),
	PIN_FIELD_BASE(99, 99, IOCFG_LT, 0x0080, 0x10, 14, 1),
	PIN_FIELD_BASE(100, 100, IOCFG_LT, 0x0080, 0x10, 17, 1),
	PIN_FIELD_BASE(101, 101, IOCFG_LT, 0x0070, 0x10, 0, 1),
	PIN_FIELD_BASE(102, 102, IOCFG_LT, 0x0070, 0x10, 5, 1),
	PIN_FIELD_BASE(103, 103, IOCFG_LT, 0x0070, 0x10, 3, 1),
	PIN_FIELD_BASE(104, 104, IOCFG_LT, 0x0070, 0x10, 4, 1),
	PIN_FIELD_BASE(105, 105, IOCFG_LT, 0x0070, 0x10, 1, 1),
	PIN_FIELD_BASE(106, 106, IOCFG_LT, 0x0070, 0x10, 2, 1),
	PIN_FIELD_BASE(107, 107, IOCFG_LT, 0x0080, 0x10, 1, 1),
	PIN_FIELD_BASE(108, 108, IOCFG_LT, 0x0070, 0x10, 28, 1),
	PIN_FIELD_BASE(109, 109, IOCFG_LT, 0x0080, 0x10, 2, 1),
	PIN_FIELD_BASE(110, 110, IOCFG_LT, 0x0070, 0x10, 29, 1),
	PIN_FIELD_BASE(111, 111, IOCFG_LT, 0x0070, 0x10, 30, 1),
	PIN_FIELD_BASE(112, 112, IOCFG_LT, 0x0070, 0x10, 31, 1),
	PIN_FIELD_BASE(113, 113, IOCFG_LT, 0x0080, 0x10, 0, 1),
	PIN_FIELD_BASE(114, 114, IOCFG_LT, 0x0080, 0x10, 8, 1),
	PIN_FIELD_BASE(115, 115, IOCFG_LT, 0x0080, 0x10, 3, 1),
	PIN_FIELD_BASE(116, 116, IOCFG_LT, 0x0080, 0x10, 9, 1),
	PIN_FIELD_BASE(117, 117, IOCFG_LT, 0x0080, 0x10, 4, 1),
	PIN_FIELD_BASE(118, 118, IOCFG_LT, 0x0080, 0x10, 5, 1),
	PIN_FIELD_BASE(119, 119, IOCFG_LT, 0x0080, 0x10, 6, 1),
	PIN_FIELD_BASE(120, 120, IOCFG_LT, 0x0080, 0x10, 7, 1),
	PIN_FIELD_BASE(121, 121, IOCFG_LM, 0x0040, 0x10, 14, 1),
	PIN_FIELD_BASE(122, 122, IOCFG_LM, 0x0040, 0x10, 17, 1),
	PIN_FIELD_BASE(123, 123, IOCFG_LM, 0x0040, 0x10, 16, 1),
	PIN_FIELD_BASE(124, 124, IOCFG_LM, 0x0040, 0x10, 15, 1),
	PIN_FIELD_BASE(125, 125, IOCFG_LT, 0x0070, 0x10, 6, 1),
	PIN_FIELD_BASE(126, 126, IOCFG_LT, 0x0070, 0x10, 7, 1),
	PIN_FIELD_BASE(127, 127, IOCFG_LT, 0x0070, 0x10, 8, 1),
	PIN_FIELD_BASE(128, 128, IOCFG_LT, 0x0070, 0x10, 9, 1),
	PIN_FIELD_BASE(129, 129, IOCFG_LT, 0x0070, 0x10, 10, 1),
	PIN_FIELD_BASE(130, 130, IOCFG_LT, 0x0070, 0x10, 11, 1),
	PIN_FIELD_BASE(131, 131, IOCFG_RM, 0x0080, 0x10, 3, 1),
	PIN_FIELD_BASE(132, 132, IOCFG_RM, 0x0080, 0x10, 4, 1),
	PIN_FIELD_BASE(133, 133, IOCFG_RM, 0x0080, 0x10, 11, 1),
	PIN_FIELD_BASE(134, 134, IOCFG_RM, 0x0080, 0x10, 12, 1),
	PIN_FIELD_BASE(135, 135, IOCFG_RM, 0x0080, 0x10, 13, 1),
	PIN_FIELD_BASE(136, 136, IOCFG_RM, 0x0080, 0x10, 14, 1),
	PIN_FIELD_BASE(137, 137, IOCFG_RM, 0x0080, 0x10, 15, 1),
	PIN_FIELD_BASE(138, 138, IOCFG_RM, 0x0080, 0x10, 16, 1),
	PIN_FIELD_BASE(139, 139, IOCFG_RM, 0x0080, 0x10, 17, 1),
	PIN_FIELD_BASE(140, 140, IOCFG_RM, 0x0080, 0x10, 18, 1),
	PIN_FIELD_BASE(141, 141, IOCFG_RM, 0x0080, 0x10, 5, 1),
	PIN_FIELD_BASE(142, 142, IOCFG_RM, 0x0080, 0x10, 6, 1),
	PIN_FIELD_BASE(143, 143, IOCFG_RM, 0x0080, 0x10, 7, 1),
	PIN_FIELD_BASE(144, 144, IOCFG_RM, 0x0080, 0x10, 8, 1),
	PIN_FIELD_BASE(145, 145, IOCFG_RM, 0x0080, 0x10, 9, 1),
	PIN_FIELD_BASE(146, 146, IOCFG_RM, 0x0080, 0x10, 10, 1),
	PIN_FIELD_BASE(147, 147, IOCFG_RM, 0x0080, 0x10, 20, 1),
	PIN_FIELD_BASE(148, 148, IOCFG_RM, 0x0080, 0x10, 21, 1),
	PIN_FIELD_BASE(149, 149, IOCFG_RM, 0x0080, 0x10, 19, 1),
	PIN_FIELD_BASE(150, 150, IOCFG_RM, 0x0080, 0x10, 2, 1),
	PIN_FIELD_BASE(151, 151, IOCFG_LT, 0x0070, 0x10, 21, 1),
	PIN_FIELD_BASE(152, 152, IOCFG_LT, 0x0070, 0x10, 20, 1),
	PIN_FIELD_BASE(153, 153, IOCFG_LT, 0x0070, 0x10, 19, 1),
	PIN_FIELD_BASE(154, 154, IOCFG_LT, 0x0070, 0x10, 18, 1),
	PIN_FIELD_BASE(155, 155, IOCFG_LT, 0x0070, 0x10, 23, 1),
	PIN_FIELD_BASE(156, 156, IOCFG_LT, 0x0070, 0x10, 13, 1),
	PIN_FIELD_BASE(157, 157, IOCFG_LT, 0x0070, 0x10, 12, 1),
	PIN_FIELD_BASE(158, 158, IOCFG_LT, 0x0070, 0x10, 17, 1),
	PIN_FIELD_BASE(159, 159, IOCFG_LT, 0x0070, 0x10, 16, 1),
	PIN_FIELD_BASE(160, 160, IOCFG_LT, 0x0070, 0x10, 15, 1),
	PIN_FIELD_BASE(161, 161, IOCFG_LT, 0x0070, 0x10, 14, 1),
	PIN_FIELD_BASE(162, 162, IOCFG_LT, 0x0070, 0x10, 22, 1),
	PIN_FIELD_BASE(163, 163, IOCFG_RT, 0x0050, 0x10, 8, 1),
	PIN_FIELD_BASE(164, 164, IOCFG_RT, 0x0050, 0x10, 7, 1),
	PIN_FIELD_BASE(165, 165, IOCFG_RT, 0x0050, 0x10, 9, 1),
	PIN_FIELD_BASE(166, 166, IOCFG_RT, 0x0050, 0x10, 10, 1),
	PIN_FIELD_BASE(167, 167, IOCFG_RT, 0x0050, 0x10, 11, 1),
	PIN_FIELD_BASE(168, 168, IOCFG_RT, 0x0050, 0x10, 12, 1),
	PIN_FIELD_BASE(169, 169, IOCFG_LM, 0x0040, 0x10, 9, 1),
	PIN_FIELD_BASE(170, 170, IOCFG_LM, 0x0040, 0x10, 8, 1),
	PIN_FIELD_BASE(171, 171, IOCFG_LM, 0x0040, 0x10, 10, 1),
	PIN_FIELD_BASE(172, 172, IOCFG_LM, 0x0040, 0x10, 11, 1),
	PIN_FIELD_BASE(173, 173, IOCFG_LM, 0x0040, 0x10, 12, 1),
	PIN_FIELD_BASE(174, 174, IOCFG_LM, 0x0040, 0x10, 13, 1),
	PIN_FIELD_BASE(175, 175, IOCFG_LT, 0x0080, 0x10, 27, 1),
	PIN_FIELD_BASE(176, 176, IOCFG_LT, 0x0080, 0x10, 28, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_pupd_range[] = {
	PIN_FIELD_BASE(42, 42, IOCFG_LT, 0x00c0, 0x10, 12, 1),
	PIN_FIELD_BASE(43, 43, IOCFG_LT, 0x00c0, 0x10, 13, 1),
	PIN_FIELD_BASE(44, 44, IOCFG_LT, 0x00c0, 0x10, 14, 1),
	PIN_FIELD_BASE(45, 45, IOCFG_LT, 0x00c0, 0x10, 15, 1),
	PIN_FIELD_BASE(131, 131, IOCFG_RM, 0x00d0, 0x10, 1, 1),
	PIN_FIELD_BASE(132, 132, IOCFG_RM, 0x00d0, 0x10, 2, 1),
	PIN_FIELD_BASE(133, 133, IOCFG_RM, 0x00d0, 0x10, 9, 1),
	PIN_FIELD_BASE(134, 134, IOCFG_RM, 0x00d0, 0x10, 10, 1),
	PIN_FIELD_BASE(135, 135, IOCFG_RM, 0x00d0, 0x10, 11, 1),
	PIN_FIELD_BASE(136, 136, IOCFG_RM, 0x00d0, 0x10, 12, 1),
	PIN_FIELD_BASE(137, 137, IOCFG_RM, 0x00d0, 0x10, 13, 1),
	PIN_FIELD_BASE(138, 138, IOCFG_RM, 0x00d0, 0x10, 14, 1),
	PIN_FIELD_BASE(139, 139, IOCFG_RM, 0x00d0, 0x10, 15, 1),
	PIN_FIELD_BASE(140, 140, IOCFG_RM, 0x00d0, 0x10, 16, 1),
	PIN_FIELD_BASE(141, 141, IOCFG_RM, 0x00d0, 0x10, 3, 1),
	PIN_FIELD_BASE(142, 142, IOCFG_RM, 0x00d0, 0x10, 4, 1),
	PIN_FIELD_BASE(143, 143, IOCFG_RM, 0x00d0, 0x10, 5, 1),
	PIN_FIELD_BASE(144, 144, IOCFG_RM, 0x00d0, 0x10, 6, 1),
	PIN_FIELD_BASE(145, 145, IOCFG_RM, 0x00d0, 0x10, 7, 1),
	PIN_FIELD_BASE(146, 146, IOCFG_RM, 0x00d0, 0x10, 8, 1),
	PIN_FIELD_BASE(147, 147, IOCFG_RM, 0x00d0, 0x10, 18, 1),
	PIN_FIELD_BASE(148, 148, IOCFG_RM, 0x00d0, 0x10, 19, 1),
	PIN_FIELD_BASE(149, 149, IOCFG_RM, 0x00d0, 0x10, 17, 1),
	PIN_FIELD_BASE(150, 150, IOCFG_RM, 0x00d0, 0x10, 0, 1),
	PIN_FIELD_BASE(151, 151, IOCFG_LT, 0x00c0, 0x10, 9, 1),
	PIN_FIELD_BASE(152, 152, IOCFG_LT, 0x00c0, 0x10, 8, 1),
	PIN_FIELD_BASE(153, 153, IOCFG_LT, 0x00c0, 0x10, 7, 1),
	PIN_FIELD_BASE(154, 154, IOCFG_LT, 0x00c0, 0x10, 6, 1),
	PIN_FIELD_BASE(155, 155, IOCFG_LT, 0x00c0, 0x10, 11, 1),
	PIN_FIELD_BASE(156, 156, IOCFG_LT, 0x00c0, 0x10, 1, 1),
	PIN_FIELD_BASE(157, 157, IOCFG_LT, 0x00c0, 0x10, 0, 1),
	PIN_FIELD_BASE(158, 158, IOCFG_LT, 0x00c0, 0x10, 5, 1),
	PIN_FIELD_BASE(159, 159, IOCFG_LT, 0x00c0, 0x10, 4, 1),
	PIN_FIELD_BASE(160, 160, IOCFG_LT, 0x00c0, 0x10, 3, 1),
	PIN_FIELD_BASE(161, 161, IOCFG_LT, 0x00c0, 0x10, 2, 1),
	PIN_FIELD_BASE(162, 162, IOCFG_LT, 0x00c0, 0x10, 10, 1),
	PIN_FIELD_BASE(163, 163, IOCFG_RT, 0x0070, 0x10, 1, 1),
	PIN_FIELD_BASE(164, 164, IOCFG_RT, 0x0070, 0x10, 0, 1),
	PIN_FIELD_BASE(165, 165, IOCFG_RT, 0x0070, 0x10, 2, 1),
	PIN_FIELD_BASE(166, 166, IOCFG_RT, 0x0070, 0x10, 3, 1),
	PIN_FIELD_BASE(167, 167, IOCFG_RT, 0x0070, 0x10, 4, 1),
	PIN_FIELD_BASE(168, 168, IOCFG_RT, 0x0070, 0x10, 5, 1),
	PIN_FIELD_BASE(169, 169, IOCFG_LM, 0x0060, 0x10, 1, 1),
	PIN_FIELD_BASE(170, 170, IOCFG_LM, 0x0060, 0x10, 0, 1),
	PIN_FIELD_BASE(171, 171, IOCFG_LM, 0x0060, 0x10, 2, 1),
	PIN_FIELD_BASE(172, 172, IOCFG_LM, 0x0060, 0x10, 3, 1),
	PIN_FIELD_BASE(173, 173, IOCFG_LM, 0x0060, 0x10, 4, 1),
	PIN_FIELD_BASE(174, 174, IOCFG_LM, 0x0060, 0x10, 5, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_r0_range[] = {
	PIN_FIELD_BASE(42, 42, IOCFG_LT, 0x00f0, 0x10, 12, 1),
	PIN_FIELD_BASE(43, 43, IOCFG_LT, 0x00f0, 0x10, 13, 1),
	PIN_FIELD_BASE(44, 44, IOCFG_LT, 0x00f0, 0x10, 14, 1),
	PIN_FIELD_BASE(45, 45, IOCFG_LT, 0x00f0, 0x10, 15, 1),
	PIN_FIELD_BASE(131, 131, IOCFG_RM, 0x0100, 0x10, 1, 1),
	PIN_FIELD_BASE(132, 132, IOCFG_RM, 0x0100, 0x10, 2, 1),
	PIN_FIELD_BASE(133, 133, IOCFG_RM, 0x0100, 0x10, 9, 1),
	PIN_FIELD_BASE(134, 134, IOCFG_RM, 0x0100, 0x10, 10, 1),
	PIN_FIELD_BASE(135, 135, IOCFG_RM, 0x0100, 0x10, 11, 1),
	PIN_FIELD_BASE(136, 136, IOCFG_RM, 0x0100, 0x10, 12, 1),
	PIN_FIELD_BASE(137, 137, IOCFG_RM, 0x0100, 0x10, 13, 1),
	PIN_FIELD_BASE(138, 138, IOCFG_RM, 0x0100, 0x10, 14, 1),
	PIN_FIELD_BASE(139, 139, IOCFG_RM, 0x0100, 0x10, 15, 1),
	PIN_FIELD_BASE(140, 140, IOCFG_RM, 0x0100, 0x10, 16, 1),
	PIN_FIELD_BASE(141, 141, IOCFG_RM, 0x0100, 0x10, 3, 1),
	PIN_FIELD_BASE(142, 142, IOCFG_RM, 0x0100, 0x10, 4, 1),
	PIN_FIELD_BASE(143, 143, IOCFG_RM, 0x0100, 0x10, 5, 1),
	PIN_FIELD_BASE(144, 144, IOCFG_RM, 0x0100, 0x10, 6, 1),
	PIN_FIELD_BASE(145, 145, IOCFG_RM, 0x0100, 0x10, 7, 1),
	PIN_FIELD_BASE(146, 146, IOCFG_RM, 0x0100, 0x10, 8, 1),
	PIN_FIELD_BASE(147, 147, IOCFG_RM, 0x0100, 0x10, 18, 1),
	PIN_FIELD_BASE(148, 148, IOCFG_RM, 0x0100, 0x10, 19, 1),
	PIN_FIELD_BASE(149, 149, IOCFG_RM, 0x0100, 0x10, 17, 1),
	PIN_FIELD_BASE(150, 150, IOCFG_RM, 0x0100, 0x10, 0, 1),
	PIN_FIELD_BASE(151, 151, IOCFG_LT, 0x00f0, 0x10, 9, 1),
	PIN_FIELD_BASE(152, 152, IOCFG_LT, 0x00f0, 0x10, 8, 1),
	PIN_FIELD_BASE(153, 153, IOCFG_LT, 0x00f0, 0x10, 7, 1),
	PIN_FIELD_BASE(154, 154, IOCFG_LT, 0x00f0, 0x10, 6, 1),
	PIN_FIELD_BASE(155, 155, IOCFG_LT, 0x00f0, 0x10, 11, 1),
	PIN_FIELD_BASE(156, 156, IOCFG_LT, 0x00f0, 0x10, 1, 1),
	PIN_FIELD_BASE(157, 157, IOCFG_LT, 0x00f0, 0x10, 0, 1),
	PIN_FIELD_BASE(158, 158, IOCFG_LT, 0x00f0, 0x10, 5, 1),
	PIN_FIELD_BASE(159, 159, IOCFG_LT, 0x00f0, 0x10, 4, 1),
	PIN_FIELD_BASE(160, 160, IOCFG_LT, 0x00f0, 0x10, 3, 1),
	PIN_FIELD_BASE(161, 161, IOCFG_LT, 0x00f0, 0x10, 2, 1),
	PIN_FIELD_BASE(162, 162, IOCFG_LT, 0x00f0, 0x10, 10, 1),
	PIN_FIELD_BASE(163, 163, IOCFG_RT, 0x0090, 0x10, 1, 1),
	PIN_FIELD_BASE(164, 164, IOCFG_RT, 0x0090, 0x10, 0, 1),
	PIN_FIELD_BASE(165, 165, IOCFG_RT, 0x0090, 0x10, 2, 1),
	PIN_FIELD_BASE(166, 166, IOCFG_RT, 0x0090, 0x10, 3, 1),
	PIN_FIELD_BASE(167, 167, IOCFG_RT, 0x0090, 0x10, 4, 1),
	PIN_FIELD_BASE(168, 168, IOCFG_RT, 0x0090, 0x10, 5, 1),
	PIN_FIELD_BASE(169, 169, IOCFG_LM, 0x0080, 0x10, 1, 1),
	PIN_FIELD_BASE(170, 170, IOCFG_LM, 0x0080, 0x10, 0, 1),
	PIN_FIELD_BASE(171, 171, IOCFG_LM, 0x0080, 0x10, 2, 1),
	PIN_FIELD_BASE(172, 172, IOCFG_LM, 0x0080, 0x10, 3, 1),
	PIN_FIELD_BASE(173, 173, IOCFG_LM, 0x0080, 0x10, 4, 1),
	PIN_FIELD_BASE(174, 174, IOCFG_LM, 0x0080, 0x10, 5, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_r1_range[] = {
	PIN_FIELD_BASE(42, 42, IOCFG_LT, 0x0100, 0x10, 12, 1),
	PIN_FIELD_BASE(43, 43, IOCFG_LT, 0x0100, 0x10, 13, 1),
	PIN_FIELD_BASE(44, 44, IOCFG_LT, 0x0100, 0x10, 14, 1),
	PIN_FIELD_BASE(45, 45, IOCFG_LT, 0x0100, 0x10, 15, 1),
	PIN_FIELD_BASE(131, 131, IOCFG_RM, 0x0110, 0x10, 1, 1),
	PIN_FIELD_BASE(132, 132, IOCFG_RM, 0x0110, 0x10, 2, 1),
	PIN_FIELD_BASE(133, 133, IOCFG_RM, 0x0110, 0x10, 9, 1),
	PIN_FIELD_BASE(134, 134, IOCFG_RM, 0x0110, 0x10, 10, 1),
	PIN_FIELD_BASE(135, 135, IOCFG_RM, 0x0110, 0x10, 11, 1),
	PIN_FIELD_BASE(136, 136, IOCFG_RM, 0x0110, 0x10, 12, 1),
	PIN_FIELD_BASE(137, 137, IOCFG_RM, 0x0110, 0x10, 13, 1),
	PIN_FIELD_BASE(138, 138, IOCFG_RM, 0x0110, 0x10, 14, 1),
	PIN_FIELD_BASE(139, 139, IOCFG_RM, 0x0110, 0x10, 15, 1),
	PIN_FIELD_BASE(140, 140, IOCFG_RM, 0x0110, 0x10, 16, 1),
	PIN_FIELD_BASE(141, 141, IOCFG_RM, 0x0110, 0x10, 3, 1),
	PIN_FIELD_BASE(142, 142, IOCFG_RM, 0x0110, 0x10, 4, 1),
	PIN_FIELD_BASE(143, 143, IOCFG_RM, 0x0110, 0x10, 5, 1),
	PIN_FIELD_BASE(144, 144, IOCFG_RM, 0x0110, 0x10, 6, 1),
	PIN_FIELD_BASE(145, 145, IOCFG_RM, 0x0110, 0x10, 7, 1),
	PIN_FIELD_BASE(146, 146, IOCFG_RM, 0x0110, 0x10, 8, 1),
	PIN_FIELD_BASE(147, 147, IOCFG_RM, 0x0110, 0x10, 18, 1),
	PIN_FIELD_BASE(148, 148, IOCFG_RM, 0x0110, 0x10, 19, 1),
	PIN_FIELD_BASE(149, 149, IOCFG_RM, 0x0110, 0x10, 17, 1),
	PIN_FIELD_BASE(150, 150, IOCFG_RM, 0x0110, 0x10, 0, 1),
	PIN_FIELD_BASE(151, 151, IOCFG_LT, 0x0100, 0x10, 9, 1),
	PIN_FIELD_BASE(152, 152, IOCFG_LT, 0x0100, 0x10, 8, 1),
	PIN_FIELD_BASE(153, 153, IOCFG_LT, 0x0100, 0x10, 7, 1),
	PIN_FIELD_BASE(154, 154, IOCFG_LT, 0x0100, 0x10, 6, 1),
	PIN_FIELD_BASE(155, 155, IOCFG_LT, 0x0100, 0x10, 11, 1),
	PIN_FIELD_BASE(156, 156, IOCFG_LT, 0x0100, 0x10, 1, 1),
	PIN_FIELD_BASE(157, 157, IOCFG_LT, 0x0100, 0x10, 0, 1),
	PIN_FIELD_BASE(158, 158, IOCFG_LT, 0x0100, 0x10, 5, 1),
	PIN_FIELD_BASE(159, 159, IOCFG_LT, 0x0100, 0x10, 4, 1),
	PIN_FIELD_BASE(160, 160, IOCFG_LT, 0x0100, 0x10, 3, 1),
	PIN_FIELD_BASE(161, 161, IOCFG_LT, 0x0100, 0x10, 2, 1),
	PIN_FIELD_BASE(162, 162, IOCFG_LT, 0x0100, 0x10, 10, 1),
	PIN_FIELD_BASE(163, 163, IOCFG_RT, 0x00a0, 0x10, 1, 1),
	PIN_FIELD_BASE(164, 164, IOCFG_RT, 0x00a0, 0x10, 0, 1),
	PIN_FIELD_BASE(165, 165, IOCFG_RT, 0x00a0, 0x10, 2, 1),
	PIN_FIELD_BASE(166, 166, IOCFG_RT, 0x00a0, 0x10, 3, 1),
	PIN_FIELD_BASE(167, 167, IOCFG_RT, 0x00a0, 0x10, 4, 1),
	PIN_FIELD_BASE(168, 168, IOCFG_RT, 0x00a0, 0x10, 5, 1),
	PIN_FIELD_BASE(169, 169, IOCFG_LM, 0x0090, 0x10, 1, 1),
	PIN_FIELD_BASE(170, 170, IOCFG_LM, 0x0090, 0x10, 0, 1),
	PIN_FIELD_BASE(171, 171, IOCFG_LM, 0x0090, 0x10, 2, 1),
	PIN_FIELD_BASE(172, 172, IOCFG_LM, 0x0090, 0x10, 3, 1),
	PIN_FIELD_BASE(173, 173, IOCFG_LM, 0x0090, 0x10, 4, 1),
	PIN_FIELD_BASE(174, 174, IOCFG_LM, 0x0090, 0x10, 5, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_pu_range[] = {
	PIN_FIELD_BASE(0, 0, IOCFG_RM, 0x00e0, 0x10, 6, 1),
	PIN_FIELD_BASE(1, 1, IOCFG_RM, 0x00e0, 0x10, 7, 1),
	PIN_FIELD_BASE(2, 2, IOCFG_RM, 0x00e0, 0x10, 8, 1),
	PIN_FIELD_BASE(3, 3, IOCFG_RM, 0x00e0, 0x10, 9, 1),
	PIN_FIELD_BASE(4, 4, IOCFG_RM, 0x00e0, 0x10, 10, 1),
	PIN_FIELD_BASE(5, 5, IOCFG_RM, 0x00e0, 0x10, 11, 1),
	PIN_FIELD_BASE(6, 6, IOCFG_RM, 0x00e0, 0x10, 12, 1),
	PIN_FIELD_BASE(7, 7, IOCFG_RM, 0x00e0, 0x10, 13, 1),
	PIN_FIELD_BASE(8, 8, IOCFG_RM, 0x00e0, 0x10, 14, 1),
	PIN_FIELD_BASE(9, 9, IOCFG_RM, 0x00e0, 0x10, 15, 1),
	PIN_FIELD_BASE(10, 10, IOCFG_RM, 0x00e0, 0x10, 16, 1),
	PIN_FIELD_BASE(11, 11, IOCFG_RM, 0x00e0, 0x10, 17, 1),
	PIN_FIELD_BASE(12, 12, IOCFG_LT, 0x00d0, 0x10, 12, 1),
	PIN_FIELD_BASE(13, 13, IOCFG_LT, 0x00d0, 0x10, 13, 1),
	PIN_FIELD_BASE(14, 14, IOCFG_LT, 0x00d0, 0x10, 14, 1),
	PIN_FIELD_BASE(15, 15, IOCFG_LT, 0x00d0, 0x10, 15, 1),
	PIN_FIELD_BASE(16, 16, IOCFG_LM, 0x0070, 0x10, 1, 1),
	PIN_FIELD_BASE(17, 17, IOCFG_LM, 0x0070, 0x10, 2, 1),
	PIN_FIELD_BASE(18, 18, IOCFG_RT, 0x0080, 0x10, 3, 1),
	PIN_FIELD_BASE(19, 19, IOCFG_RT, 0x0080, 0x10, 5, 1),
	PIN_FIELD_BASE(20, 20, IOCFG_RT, 0x0080, 0x10, 4, 1),
	PIN_FIELD_BASE(21, 21, IOCFG_RT, 0x0080, 0x10, 6, 1),
	PIN_FIELD_BASE(22, 22, IOCFG_RT, 0x0080, 0x10, 0, 1),
	PIN_FIELD_BASE(23, 23, IOCFG_RT, 0x0080, 0x10, 1, 1),
	PIN_FIELD_BASE(24, 24, IOCFG_RT, 0x0080, 0x10, 2, 1),
	PIN_FIELD_BASE(25, 25, IOCFG_RM, 0x00e0, 0x10, 3, 1),
	PIN_FIELD_BASE(26, 26, IOCFG_RM, 0x00e0, 0x10, 2, 1),
	PIN_FIELD_BASE(27, 27, IOCFG_RM, 0x00e0, 0x10, 5, 1),
	PIN_FIELD_BASE(28, 28, IOCFG_RM, 0x00e0, 0x10, 4, 1),
	PIN_FIELD_BASE(29, 29, IOCFG_RM, 0x00e0, 0x10, 0, 1),
	PIN_FIELD_BASE(30, 30, IOCFG_RM, 0x00e0, 0x10, 1, 1),
	PIN_FIELD_BASE(31, 31, IOCFG_RM, 0x00f0, 0x10, 11, 1),
	PIN_FIELD_BASE(32, 32, IOCFG_RM, 0x00f0, 0x10, 10, 1),
	PIN_FIELD_BASE(33, 33, IOCFG_RM, 0x00f0, 0x10, 13, 1),
	PIN_FIELD_BASE(34, 34, IOCFG_RM, 0x00f0, 0x10, 12, 1),
	PIN_FIELD_BASE(35, 35, IOCFG_RM, 0x00f0, 0x10, 15, 1),
	PIN_FIELD_BASE(36, 36, IOCFG_RM, 0x00f0, 0x10, 14, 1),
	PIN_FIELD_BASE(37, 37, IOCFG_RM, 0x00e0, 0x10, 21, 1),
	PIN_FIELD_BASE(38, 38, IOCFG_RM, 0x00e0, 0x10, 18, 1),
	PIN_FIELD_BASE(39, 39, IOCFG_RM, 0x00e0, 0x10, 19, 1),
	PIN_FIELD_BASE(40, 40, IOCFG_RM, 0x00e0, 0x10, 20, 1),
	PIN_FIELD_BASE(41, 41, IOCFG_RM, 0x00e0, 0x10, 22, 1),
	PIN_FIELD_BASE(46, 46, IOCFG_LM, 0x0070, 0x10, 0, 1),
	PIN_FIELD_BASE(47, 47, IOCFG_RM, 0x00e0, 0x10, 25, 1),
	PIN_FIELD_BASE(48, 48, IOCFG_RM, 0x00e0, 0x10, 24, 1),
	PIN_FIELD_BASE(49, 49, IOCFG_RM, 0x00e0, 0x10, 23, 1),
	PIN_FIELD_BASE(50, 50, IOCFG_LM, 0x0070, 0x10, 5, 1),
	PIN_FIELD_BASE(51, 51, IOCFG_LM, 0x0070, 0x10, 4, 1),
	PIN_FIELD_BASE(52, 52, IOCFG_LM, 0x0070, 0x10, 3, 1),
	PIN_FIELD_BASE(53, 53, IOCFG_LM, 0x0070, 0x10, 6, 1),
	PIN_FIELD_BASE(54, 54, IOCFG_LM, 0x0070, 0x10, 7, 1),
	PIN_FIELD_BASE(55, 55, IOCFG_RM, 0x00e0, 0x10, 26, 1),
	PIN_FIELD_BASE(56, 56, IOCFG_RM, 0x00e0, 0x10, 29, 1),
	PIN_FIELD_BASE(57, 57, IOCFG_LT, 0x00e0, 0x10, 6, 1),
	PIN_FIELD_BASE(58, 58, IOCFG_LT, 0x00e0, 0x10, 9, 1),
	PIN_FIELD_BASE(59, 59, IOCFG_RM, 0x00e0, 0x10, 27, 1),
	PIN_FIELD_BASE(60, 60, IOCFG_RM, 0x00e0, 0x10, 30, 1),
	PIN_FIELD_BASE(61, 61, IOCFG_RM, 0x00e0, 0x10, 28, 1),
	PIN_FIELD_BASE(62, 62, IOCFG_RM, 0x00e0, 0x10, 31, 1),
	PIN_FIELD_BASE(63, 63, IOCFG_LT, 0x00e0, 0x10, 7, 1),
	PIN_FIELD_BASE(64, 64, IOCFG_LT, 0x00e0, 0x10, 10, 1),
	PIN_FIELD_BASE(65, 65, IOCFG_RT, 0x0080, 0x10, 7, 1),
	PIN_FIELD_BASE(66, 66, IOCFG_RT, 0x0080, 0x10, 9, 1),
	PIN_FIELD_BASE(67, 67, IOCFG_RT, 0x0080, 0x10, 8, 1),
	PIN_FIELD_BASE(68, 68, IOCFG_RT, 0x0080, 0x10, 10, 1),
	PIN_FIELD_BASE(69, 69, IOCFG_RM, 0x00f0, 0x10, 1, 1),
	PIN_FIELD_BASE(70, 70, IOCFG_RM, 0x00f0, 0x10, 0, 1),
	PIN_FIELD_BASE(71, 71, IOCFG_RM, 0x00f0, 0x10, 5, 1),
	PIN_FIELD_BASE(72, 72, IOCFG_RM, 0x00f0, 0x10, 4, 1),
	PIN_FIELD_BASE(73, 73, IOCFG_RM, 0x00f0, 0x10, 2, 1),
	PIN_FIELD_BASE(74, 74, IOCFG_RM, 0x00f0, 0x10, 3, 1),
	PIN_FIELD_BASE(75, 75, IOCFG_RM, 0x00f0, 0x10, 7, 1),
	PIN_FIELD_BASE(76, 76, IOCFG_RM, 0x00f0, 0x10, 6, 1),
	PIN_FIELD_BASE(77, 77, IOCFG_RM, 0x00f0, 0x10, 9, 1),
	PIN_FIELD_BASE(78, 78, IOCFG_RM, 0x00f0, 0x10, 8, 1),
	PIN_FIELD_BASE(79, 79, IOCFG_RT, 0x0080, 0x10, 12, 1),
	PIN_FIELD_BASE(80, 80, IOCFG_RT, 0x0080, 0x10, 11, 1),
	PIN_FIELD_BASE(81, 81, IOCFG_RT, 0x0080, 0x10, 14, 1),
	PIN_FIELD_BASE(82, 82, IOCFG_RT, 0x0080, 0x10, 13, 1),
	PIN_FIELD_BASE(83, 83, IOCFG_LT, 0x00e0, 0x10, 16, 1),
	PIN_FIELD_BASE(84, 84, IOCFG_LT, 0x00e0, 0x10, 15, 1),
	PIN_FIELD_BASE(85, 85, IOCFG_LT, 0x00e0, 0x10, 17, 1),
	PIN_FIELD_BASE(86, 86, IOCFG_LT, 0x00e0, 0x10, 19, 1),
	PIN_FIELD_BASE(87, 87, IOCFG_LT, 0x00e0, 0x10, 18, 1),
	PIN_FIELD_BASE(88, 88, IOCFG_LT, 0x00e0, 0x10, 20, 1),
	PIN_FIELD_BASE(89, 89, IOCFG_LT, 0x00e0, 0x10, 22, 1),
	PIN_FIELD_BASE(90, 90, IOCFG_LT, 0x00e0, 0x10, 21, 1),
	PIN_FIELD_BASE(91, 91, IOCFG_LT, 0x00e0, 0x10, 23, 1),
	PIN_FIELD_BASE(92, 92, IOCFG_LT, 0x00e0, 0x10, 3, 1),
	PIN_FIELD_BASE(93, 93, IOCFG_LT, 0x00e0, 0x10, 2, 1),
	PIN_FIELD_BASE(94, 94, IOCFG_LT, 0x00e0, 0x10, 5, 1),
	PIN_FIELD_BASE(95, 95, IOCFG_LT, 0x00e0, 0x10, 4, 1),
	PIN_FIELD_BASE(96, 96, IOCFG_LT, 0x00d0, 0x10, 31, 1),
	PIN_FIELD_BASE(97, 97, IOCFG_LT, 0x00e0, 0x10, 0, 1),
	PIN_FIELD_BASE(98, 98, IOCFG_LT, 0x00e0, 0x10, 8, 1),
	PIN_FIELD_BASE(99, 99, IOCFG_LT, 0x00d0, 0x10, 30, 1),
	PIN_FIELD_BASE(100, 100, IOCFG_LT, 0x00e0, 0x10, 1, 1),
	PIN_FIELD_BASE(101, 101, IOCFG_LT, 0x00d0, 0x10, 0, 1),
	PIN_FIELD_BASE(102, 102, IOCFG_LT, 0x00d0, 0x10, 5, 1),
	PIN_FIELD_BASE(103, 103, IOCFG_LT, 0x00d0, 0x10, 3, 1),
	PIN_FIELD_BASE(104, 104, IOCFG_LT, 0x00d0, 0x10, 4, 1),
	PIN_FIELD_BASE(105, 105, IOCFG_LT, 0x00d0, 0x10, 1, 1),
	PIN_FIELD_BASE(106, 106, IOCFG_LT, 0x00d0, 0x10, 2, 1),
	PIN_FIELD_BASE(107, 107, IOCFG_LT, 0x00d0, 0x10, 21, 1),
	PIN_FIELD_BASE(108, 108, IOCFG_LT, 0x00d0, 0x10, 16, 1),
	PIN_FIELD_BASE(109, 109, IOCFG_LT, 0x00d0, 0x10, 22, 1),
	PIN_FIELD_BASE(110, 110, IOCFG_LT, 0x00d0, 0x10, 17, 1),
	PIN_FIELD_BASE(111, 111, IOCFG_LT, 0x00d0, 0x10, 18, 1),
	PIN_FIELD_BASE(112, 112, IOCFG_LT, 0x00d0, 0x10, 19, 1),
	PIN_FIELD_BASE(113, 113, IOCFG_LT, 0x00d0, 0x10, 20, 1),
	PIN_FIELD_BASE(114, 114, IOCFG_LT, 0x00d0, 0x10, 28, 1),
	PIN_FIELD_BASE(115, 115, IOCFG_LT, 0x00d0, 0x10, 23, 1),
	PIN_FIELD_BASE(116, 116, IOCFG_LT, 0x00d0, 0x10, 29, 1),
	PIN_FIELD_BASE(117, 117, IOCFG_LT, 0x00d0, 0x10, 24, 1),
	PIN_FIELD_BASE(118, 118, IOCFG_LT, 0x00d0, 0x10, 25, 1),
	PIN_FIELD_BASE(119, 119, IOCFG_LT, 0x00d0, 0x10, 26, 1),
	PIN_FIELD_BASE(120, 120, IOCFG_LT, 0x00d0, 0x10, 27, 1),
	PIN_FIELD_BASE(121, 121, IOCFG_LM, 0x0070, 0x10, 8, 1),
	PIN_FIELD_BASE(122, 122, IOCFG_LM, 0x0070, 0x10, 11, 1),
	PIN_FIELD_BASE(123, 123, IOCFG_LM, 0x0070, 0x10, 10, 1),
	PIN_FIELD_BASE(124, 124, IOCFG_LM, 0x0070, 0x10, 9, 1),
	PIN_FIELD_BASE(125, 125, IOCFG_LT, 0x00d0, 0x10, 6, 1),
	PIN_FIELD_BASE(126, 126, IOCFG_LT, 0x00d0, 0x10, 7, 1),
	PIN_FIELD_BASE(127, 127, IOCFG_LT, 0x00d0, 0x10, 8, 1),
	PIN_FIELD_BASE(128, 128, IOCFG_LT, 0x00d0, 0x10, 9, 1),
	PIN_FIELD_BASE(129, 129, IOCFG_LT, 0x00d0, 0x10, 10, 1),
	PIN_FIELD_BASE(130, 130, IOCFG_LT, 0x00d0, 0x10, 11, 1),
	PIN_FIELD_BASE(175, 175, IOCFG_LT, 0x00e0, 0x10, 11, 1),
	PIN_FIELD_BASE(176, 176, IOCFG_LT, 0x00e0, 0x10, 12, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_pd_range[] = {
	PIN_FIELD_BASE(0, 0, IOCFG_RM, 0x00b0, 0x10, 6, 1),
	PIN_FIELD_BASE(1, 1, IOCFG_RM, 0x00b0, 0x10, 7, 1),
	PIN_FIELD_BASE(2, 2, IOCFG_RM, 0x00b0, 0x10, 8, 1),
	PIN_FIELD_BASE(3, 3, IOCFG_RM, 0x00b0, 0x10, 9, 1),
	PIN_FIELD_BASE(4, 4, IOCFG_RM, 0x00b0, 0x10, 10, 1),
	PIN_FIELD_BASE(5, 5, IOCFG_RM, 0x00b0, 0x10, 11, 1),
	PIN_FIELD_BASE(6, 6, IOCFG_RM, 0x00b0, 0x10, 12, 1),
	PIN_FIELD_BASE(7, 7, IOCFG_RM, 0x00b0, 0x10, 13, 1),
	PIN_FIELD_BASE(8, 8, IOCFG_RM, 0x00b0, 0x10, 14, 1),
	PIN_FIELD_BASE(9, 9, IOCFG_RM, 0x00b0, 0x10, 15, 1),
	PIN_FIELD_BASE(10, 10, IOCFG_RM, 0x00b0, 0x10, 16, 1),
	PIN_FIELD_BASE(11, 11, IOCFG_RM, 0x00b0, 0x10, 17, 1),
	PIN_FIELD_BASE(12, 12, IOCFG_LT, 0x00a0, 0x10, 12, 1),
	PIN_FIELD_BASE(13, 13, IOCFG_LT, 0x00a0, 0x10, 13, 1),
	PIN_FIELD_BASE(14, 14, IOCFG_LT, 0x00a0, 0x10, 14, 1),
	PIN_FIELD_BASE(15, 15, IOCFG_LT, 0x00a0, 0x10, 15, 1),
	PIN_FIELD_BASE(16, 16, IOCFG_LM, 0x0050, 0x10, 1, 1),
	PIN_FIELD_BASE(17, 17, IOCFG_LM, 0x0050, 0x10, 2, 1),
	PIN_FIELD_BASE(18, 18, IOCFG_RT, 0x0060, 0x10, 3, 1),
	PIN_FIELD_BASE(19, 19, IOCFG_RT, 0x0060, 0x10, 5, 1),
	PIN_FIELD_BASE(20, 20, IOCFG_RT, 0x0060, 0x10, 4, 1),
	PIN_FIELD_BASE(21, 21, IOCFG_RT, 0x0060, 0x10, 6, 1),
	PIN_FIELD_BASE(22, 22, IOCFG_RT, 0x0060, 0x10, 0, 1),
	PIN_FIELD_BASE(23, 23, IOCFG_RT, 0x0060, 0x10, 1, 1),
	PIN_FIELD_BASE(24, 24, IOCFG_RT, 0x0060, 0x10, 2, 1),
	PIN_FIELD_BASE(25, 25, IOCFG_RM, 0x00b0, 0x10, 3, 1),
	PIN_FIELD_BASE(26, 26, IOCFG_RM, 0x00b0, 0x10, 2, 1),
	PIN_FIELD_BASE(27, 27, IOCFG_RM, 0x00b0, 0x10, 5, 1),
	PIN_FIELD_BASE(28, 28, IOCFG_RM, 0x00b0, 0x10, 4, 1),
	PIN_FIELD_BASE(29, 29, IOCFG_RM, 0x00b0, 0x10, 0, 1),
	PIN_FIELD_BASE(30, 30, IOCFG_RM, 0x00b0, 0x10, 1, 1),
	PIN_FIELD_BASE(31, 31, IOCFG_RM, 0x00c0, 0x10, 11, 1),
	PIN_FIELD_BASE(32, 32, IOCFG_RM, 0x00c0, 0x10, 10, 1),
	PIN_FIELD_BASE(33, 33, IOCFG_RM, 0x00c0, 0x10, 13, 1),
	PIN_FIELD_BASE(34, 34, IOCFG_RM, 0x00c0, 0x10, 12, 1),
	PIN_FIELD_BASE(35, 35, IOCFG_RM, 0x00c0, 0x10, 15, 1),
	PIN_FIELD_BASE(36, 36, IOCFG_RM, 0x00c0, 0x10, 14, 1),
	PIN_FIELD_BASE(37, 37, IOCFG_RM, 0x00b0, 0x10, 21, 1),
	PIN_FIELD_BASE(38, 38, IOCFG_RM, 0x00b0, 0x10, 18, 1),
	PIN_FIELD_BASE(39, 39, IOCFG_RM, 0x00b0, 0x10, 19, 1),
	PIN_FIELD_BASE(40, 40, IOCFG_RM, 0x00b0, 0x10, 20, 1),
	PIN_FIELD_BASE(41, 41, IOCFG_RM, 0x00b0, 0x10, 22, 1),
	PIN_FIELD_BASE(46, 46, IOCFG_LM, 0x0050, 0x10, 0, 1),
	PIN_FIELD_BASE(47, 47, IOCFG_RM, 0x00b0, 0x10, 25, 1),
	PIN_FIELD_BASE(48, 48, IOCFG_RM, 0x00b0, 0x10, 24, 1),
	PIN_FIELD_BASE(49, 49, IOCFG_RM, 0x00b0, 0x10, 23, 1),
	PIN_FIELD_BASE(50, 50, IOCFG_LM, 0x0050, 0x10, 5, 1),
	PIN_FIELD_BASE(51, 51, IOCFG_LM, 0x0050, 0x10, 4, 1),
	PIN_FIELD_BASE(52, 52, IOCFG_LM, 0x0050, 0x10, 3, 1),
	PIN_FIELD_BASE(53, 53, IOCFG_LM, 0x0050, 0x10, 6, 1),
	PIN_FIELD_BASE(54, 54, IOCFG_LM, 0x0050, 0x10, 7, 1),
	PIN_FIELD_BASE(55, 55, IOCFG_RM, 0x00b0, 0x10, 26, 1),
	PIN_FIELD_BASE(56, 56, IOCFG_RM, 0x00b0, 0x10, 29, 1),
	PIN_FIELD_BASE(57, 57, IOCFG_LT, 0x00b0, 0x10, 6, 1),
	PIN_FIELD_BASE(58, 58, IOCFG_LT, 0x00b0, 0x10, 9, 1),
	PIN_FIELD_BASE(59, 59, IOCFG_RM, 0x00b0, 0x10, 27, 1),
	PIN_FIELD_BASE(60, 60, IOCFG_RM, 0x00b0, 0x10, 30, 1),
	PIN_FIELD_BASE(61, 61, IOCFG_RM, 0x00b0, 0x10, 28, 1),
	PIN_FIELD_BASE(62, 62, IOCFG_RM, 0x00b0, 0x10, 31, 1),
	PIN_FIELD_BASE(63, 63, IOCFG_LT, 0x00b0, 0x10, 7, 1),
	PIN_FIELD_BASE(64, 64, IOCFG_LT, 0x00b0, 0x10, 10, 1),
	PIN_FIELD_BASE(65, 65, IOCFG_RT, 0x0060, 0x10, 7, 1),
	PIN_FIELD_BASE(66, 66, IOCFG_RT, 0x0060, 0x10, 9, 1),
	PIN_FIELD_BASE(67, 67, IOCFG_RT, 0x0060, 0x10, 8, 1),
	PIN_FIELD_BASE(68, 68, IOCFG_RT, 0x0060, 0x10, 10, 1),
	PIN_FIELD_BASE(69, 69, IOCFG_RM, 0x00c0, 0x10, 1, 1),
	PIN_FIELD_BASE(70, 70, IOCFG_RM, 0x00c0, 0x10, 0, 1),
	PIN_FIELD_BASE(71, 71, IOCFG_RM, 0x00c0, 0x10, 5, 1),
	PIN_FIELD_BASE(72, 72, IOCFG_RM, 0x00c0, 0x10, 4, 1),
	PIN_FIELD_BASE(73, 73, IOCFG_RM, 0x00c0, 0x10, 2, 1),
	PIN_FIELD_BASE(74, 74, IOCFG_RM, 0x00c0, 0x10, 3, 1),
	PIN_FIELD_BASE(75, 75, IOCFG_RM, 0x00c0, 0x10, 7, 1),
	PIN_FIELD_BASE(76, 76, IOCFG_RM, 0x00c0, 0x10, 6, 1),
	PIN_FIELD_BASE(77, 77, IOCFG_RM, 0x00c0, 0x10, 9, 1),
	PIN_FIELD_BASE(78, 78, IOCFG_RM, 0x00c0, 0x10, 8, 1),
	PIN_FIELD_BASE(79, 79, IOCFG_RT, 0x0060, 0x10, 12, 1),
	PIN_FIELD_BASE(80, 80, IOCFG_RT, 0x0060, 0x10, 11, 1),
	PIN_FIELD_BASE(81, 81, IOCFG_RT, 0x0060, 0x10, 14, 1),
	PIN_FIELD_BASE(82, 82, IOCFG_RT, 0x0060, 0x10, 13, 1),
	PIN_FIELD_BASE(83, 83, IOCFG_LT, 0x00b0, 0x10, 16, 1),
	PIN_FIELD_BASE(84, 84, IOCFG_LT, 0x00b0, 0x10, 15, 1),
	PIN_FIELD_BASE(85, 85, IOCFG_LT, 0x00b0, 0x10, 17, 1),
	PIN_FIELD_BASE(86, 86, IOCFG_LT, 0x00b0, 0x10, 19, 1),
	PIN_FIELD_BASE(87, 87, IOCFG_LT, 0x00b0, 0x10, 18, 1),
	PIN_FIELD_BASE(88, 88, IOCFG_LT, 0x00b0, 0x10, 20, 1),
	PIN_FIELD_BASE(89, 89, IOCFG_LT, 0x00b0, 0x10, 22, 1),
	PIN_FIELD_BASE(90, 90, IOCFG_LT, 0x00b0, 0x10, 21, 1),
	PIN_FIELD_BASE(91, 91, IOCFG_LT, 0x00b0, 0x10, 23, 1),
	PIN_FIELD_BASE(92, 92, IOCFG_LT, 0x00b0, 0x10, 3, 1),
	PIN_FIELD_BASE(93, 93, IOCFG_LT, 0x00b0, 0x10, 2, 1),
	PIN_FIELD_BASE(94, 94, IOCFG_LT, 0x00b0, 0x10, 5, 1),
	PIN_FIELD_BASE(95, 95, IOCFG_LT, 0x00b0, 0x10, 4, 1),
	PIN_FIELD_BASE(96, 96, IOCFG_LT, 0x00a0, 0x10, 31, 1),
	PIN_FIELD_BASE(97, 97, IOCFG_LT, 0x00b0, 0x10, 0, 1),
	PIN_FIELD_BASE(98, 98, IOCFG_LT, 0x00b0, 0x10, 8, 1),
	PIN_FIELD_BASE(99, 99, IOCFG_LT, 0x00a0, 0x10, 30, 1),
	PIN_FIELD_BASE(100, 100, IOCFG_LT, 0x00b0, 0x10, 1, 1),
	PIN_FIELD_BASE(101, 101, IOCFG_LT, 0x00a0, 0x10, 0, 1),
	PIN_FIELD_BASE(102, 102, IOCFG_LT, 0x00a0, 0x10, 5, 1),
	PIN_FIELD_BASE(103, 103, IOCFG_LT, 0x00a0, 0x10, 3, 1),
	PIN_FIELD_BASE(104, 104, IOCFG_LT, 0x00a0, 0x10, 4, 1),
	PIN_FIELD_BASE(105, 105, IOCFG_LT, 0x00a0, 0x10, 1, 1),
	PIN_FIELD_BASE(106, 106, IOCFG_LT, 0x00a0, 0x10, 2, 1),
	PIN_FIELD_BASE(107, 107, IOCFG_LT, 0x00a0, 0x10, 21, 1),
	PIN_FIELD_BASE(108, 108, IOCFG_LT, 0x00a0, 0x10, 16, 1),
	PIN_FIELD_BASE(109, 109, IOCFG_LT, 0x00a0, 0x10, 22, 1),
	PIN_FIELD_BASE(110, 110, IOCFG_LT, 0x00a0, 0x10, 17, 1),
	PIN_FIELD_BASE(111, 111, IOCFG_LT, 0x00a0, 0x10, 18, 1),
	PIN_FIELD_BASE(112, 112, IOCFG_LT, 0x00a0, 0x10, 19, 1),
	PIN_FIELD_BASE(113, 113, IOCFG_LT, 0x00a0, 0x10, 20, 1),
	PIN_FIELD_BASE(114, 114, IOCFG_LT, 0x00a0, 0x10, 28, 1),
	PIN_FIELD_BASE(115, 115, IOCFG_LT, 0x00a0, 0x10, 23, 1),
	PIN_FIELD_BASE(116, 116, IOCFG_LT, 0x00a0, 0x10, 29, 1),
	PIN_FIELD_BASE(117, 117, IOCFG_LT, 0x00a0, 0x10, 24, 1),
	PIN_FIELD_BASE(118, 118, IOCFG_LT, 0x00a0, 0x10, 25, 1),
	PIN_FIELD_BASE(119, 119, IOCFG_LT, 0x00a0, 0x10, 26, 1),
	PIN_FIELD_BASE(120, 120, IOCFG_LT, 0x00a0, 0x10, 27, 1),
	PIN_FIELD_BASE(121, 121, IOCFG_LM, 0x0050, 0x10, 8, 1),
	PIN_FIELD_BASE(122, 122, IOCFG_LM, 0x0050, 0x10, 11, 1),
	PIN_FIELD_BASE(123, 123, IOCFG_LM, 0x0050, 0x10, 10, 1),
	PIN_FIELD_BASE(124, 124, IOCFG_LM, 0x0050, 0x10, 9, 1),
	PIN_FIELD_BASE(125, 125, IOCFG_LT, 0x00a0, 0x10, 6, 1),
	PIN_FIELD_BASE(126, 126, IOCFG_LT, 0x00a0, 0x10, 7, 1),
	PIN_FIELD_BASE(127, 127, IOCFG_LT, 0x00a0, 0x10, 8, 1),
	PIN_FIELD_BASE(128, 128, IOCFG_LT, 0x00a0, 0x10, 9, 1),
	PIN_FIELD_BASE(129, 129, IOCFG_LT, 0x00a0, 0x10, 10, 1),
	PIN_FIELD_BASE(130, 130, IOCFG_LT, 0x00a0, 0x10, 11, 1),
	PIN_FIELD_BASE(175, 175, IOCFG_LT, 0x00b0, 0x10, 11, 1),
	PIN_FIELD_BASE(176, 176, IOCFG_LT, 0x00b0, 0x10, 12, 1),
};

static const struct mtk_pin_field_calc mt8188_pin_drv_range[] = {
	PIN_FIELD_BASE(0, 0, IOCFG_RM, 0x0000, 0x10, 24, 3),
	PIN_FIELD_BASE(1, 1, IOCFG_RM, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(2, 2, IOCFG_RM, 0x0010, 0x10, 0, 3),
	PIN_FIELD_BASE(3, 3, IOCFG_RM, 0x0010, 0x10, 3, 3),
	PIN_FIELD_BASE(4, 4, IOCFG_RM, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(5, 5, IOCFG_RM, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(6, 6, IOCFG_RM, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(7, 7, IOCFG_RM, 0x0010, 0x10, 6, 3),
	PIN_FIELD_BASE(8, 8, IOCFG_RM, 0x0010, 0x10, 9, 3),
	PIN_FIELD_BASE(9, 9, IOCFG_RM, 0x0010, 0x10, 12, 3),
	PIN_FIELD_BASE(10, 10, IOCFG_RM, 0x0010, 0x10, 15, 3),
	PIN_FIELD_BASE(11, 11, IOCFG_RM, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(12, 12, IOCFG_LT, 0x0010, 0x10, 24, 3),
	PIN_FIELD_BASE(13, 13, IOCFG_LT, 0x0010, 0x10, 27, 3),
	PIN_FIELD_BASE(14, 14, IOCFG_LT, 0x0020, 0x10, 0, 3),
	PIN_FIELD_BASE(15, 15, IOCFG_LT, 0x0020, 0x10, 3, 3),
	PIN_FIELD_BASE(16, 16, IOCFG_LM, 0x0010, 0x10, 15, 3),
	PIN_FIELD_BASE(17, 17, IOCFG_LM, 0x0010, 0x10, 15, 3),
	PIN_FIELD_BASE(18, 18, IOCFG_RT, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(19, 19, IOCFG_RT, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(20, 20, IOCFG_RT, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(21, 21, IOCFG_RT, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(22, 22, IOCFG_RT, 0x0000, 0x10, 0, 3),
	PIN_FIELD_BASE(23, 23, IOCFG_RT, 0x0000, 0x10, 3, 3),
	PIN_FIELD_BASE(24, 24, IOCFG_RT, 0x0000, 0x10, 6, 3),
	PIN_FIELD_BASE(25, 25, IOCFG_RM, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(26, 26, IOCFG_RM, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(27, 27, IOCFG_RM, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(28, 28, IOCFG_RM, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(29, 29, IOCFG_RM, 0x0020, 0x10, 3, 3),
	PIN_FIELD_BASE(30, 30, IOCFG_RM, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(31, 31, IOCFG_RM, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(32, 32, IOCFG_RM, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(33, 33, IOCFG_RM, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(34, 34, IOCFG_RM, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(35, 35, IOCFG_RM, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(36, 36, IOCFG_RM, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(37, 37, IOCFG_RM, 0x0010, 0x10, 27, 3),
	PIN_FIELD_BASE(38, 38, IOCFG_RM, 0x0010, 0x10, 18, 3),
	PIN_FIELD_BASE(39, 39, IOCFG_RM, 0x0010, 0x10, 21, 3),
	PIN_FIELD_BASE(40, 40, IOCFG_RM, 0x0010, 0x10, 24, 3),
	PIN_FIELD_BASE(41, 41, IOCFG_RM, 0x0020, 0x10, 0, 3),
	PIN_FIELD_BASE(42, 42, IOCFG_LT, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(43, 43, IOCFG_LT, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(44, 44, IOCFG_LT, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(45, 45, IOCFG_LT, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(46, 46, IOCFG_LM, 0x0010, 0x10, 15, 3),
	PIN_FIELD_BASE(47, 47, IOCFG_RM, 0x0020, 0x10, 3, 3),
	PIN_FIELD_BASE(48, 48, IOCFG_RM, 0x0020, 0x10, 3, 3),
	PIN_FIELD_BASE(49, 49, IOCFG_RM, 0x0020, 0x10, 3, 3),
	PIN_FIELD_BASE(50, 50, IOCFG_LM, 0x0000, 0x10, 6, 3),
	PIN_FIELD_BASE(51, 51, IOCFG_LM, 0x0000, 0x10, 3, 3),
	PIN_FIELD_BASE(52, 52, IOCFG_LM, 0x0000, 0x10, 0, 3),
	PIN_FIELD_BASE(53, 53, IOCFG_LM, 0x0000, 0x10, 9, 3),
	PIN_FIELD_BASE(54, 54, IOCFG_LM, 0x0000, 0x10, 12, 3),
	PIN_FIELD_BASE(55, 55, IOCFG_RM, 0x0020, 0x10, 27, 3),
	PIN_FIELD_BASE(56, 56, IOCFG_RM, 0x0030, 0x10, 6, 3),
	PIN_FIELD_BASE(57, 57, IOCFG_LT, 0x0030, 0x10, 9, 3),
	PIN_FIELD_BASE(58, 58, IOCFG_LT, 0x0030, 0x10, 15, 3),
	PIN_FIELD_BASE(59, 59, IOCFG_RM, 0x0030, 0x10, 0, 3),
	PIN_FIELD_BASE(60, 60, IOCFG_RM, 0x0030, 0x10, 9, 3),
	PIN_FIELD_BASE(61, 61, IOCFG_RM, 0x0030, 0x10, 3, 3),
	PIN_FIELD_BASE(62, 62, IOCFG_RM, 0x0030, 0x10, 12, 3),
	PIN_FIELD_BASE(63, 63, IOCFG_LT, 0x0030, 0x10, 12, 3),
	PIN_FIELD_BASE(64, 64, IOCFG_LT, 0x0030, 0x10, 18, 3),
	PIN_FIELD_BASE(65, 65, IOCFG_RT, 0x0010, 0x10, 0, 3),
	PIN_FIELD_BASE(66, 66, IOCFG_RT, 0x0010, 0x10, 6, 3),
	PIN_FIELD_BASE(67, 67, IOCFG_RT, 0x0010, 0x10, 3, 3),
	PIN_FIELD_BASE(68, 68, IOCFG_RT, 0x0010, 0x10, 9, 3),
	PIN_FIELD_BASE(69, 69, IOCFG_RM, 0x0030, 0x10, 18, 3),
	PIN_FIELD_BASE(70, 70, IOCFG_RM, 0x0030, 0x10, 15, 3),
	PIN_FIELD_BASE(71, 71, IOCFG_RM, 0x0040, 0x10, 0, 3),
	PIN_FIELD_BASE(72, 72, IOCFG_RM, 0x0030, 0x10, 27, 3),
	PIN_FIELD_BASE(73, 73, IOCFG_RM, 0x0030, 0x10, 21, 3),
	PIN_FIELD_BASE(74, 74, IOCFG_RM, 0x0030, 0x10, 24, 3),
	PIN_FIELD_BASE(75, 75, IOCFG_RM, 0x0040, 0x10, 6, 3),
	PIN_FIELD_BASE(76, 76, IOCFG_RM, 0x0040, 0x10, 3, 3),
	PIN_FIELD_BASE(77, 77, IOCFG_RM, 0x0040, 0x10, 12, 3),
	PIN_FIELD_BASE(78, 78, IOCFG_RM, 0x0040, 0x10, 9, 3),
	PIN_FIELD_BASE(79, 79, IOCFG_RT, 0x0010, 0x10, 15, 3),
	PIN_FIELD_BASE(80, 80, IOCFG_RT, 0x0010, 0x10, 12, 3),
	PIN_FIELD_BASE(81, 81, IOCFG_RT, 0x0010, 0x10, 21, 3),
	PIN_FIELD_BASE(82, 82, IOCFG_RT, 0x0010, 0x10, 18, 3),
	PIN_FIELD_BASE(83, 83, IOCFG_LT, 0x0030, 0x10, 0, 3),
	PIN_FIELD_BASE(84, 84, IOCFG_LT, 0x0020, 0x10, 27, 3),
	PIN_FIELD_BASE(85, 85, IOCFG_LT, 0x0030, 0x10, 0, 3),
	PIN_FIELD_BASE(86, 86, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(87, 87, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(88, 88, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(89, 89, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(90, 90, IOCFG_LT, 0x0030, 0x10, 0, 3),
	PIN_FIELD_BASE(91, 91, IOCFG_LT, 0x0030, 0x10, 0, 3),
	PIN_FIELD_BASE(92, 92, IOCFG_LT, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(93, 93, IOCFG_LT, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(94, 94, IOCFG_LT, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(95, 95, IOCFG_LT, 0x0020, 0x10, 9, 3),
	PIN_FIELD_BASE(96, 96, IOCFG_LT, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(97, 97, IOCFG_LT, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(98, 98, IOCFG_LT, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(99, 99, IOCFG_LT, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(100, 100, IOCFG_LT, 0x0030, 0x10, 6, 3),
	PIN_FIELD_BASE(101, 101, IOCFG_LT, 0x0000, 0x10, 0, 3),
	PIN_FIELD_BASE(102, 102, IOCFG_LT, 0x0000, 0x10, 15, 3),
	PIN_FIELD_BASE(103, 103, IOCFG_LT, 0x0000, 0x10, 9, 3),
	PIN_FIELD_BASE(104, 104, IOCFG_LT, 0x0000, 0x10, 12, 3),
	PIN_FIELD_BASE(105, 105, IOCFG_LT, 0x0000, 0x10, 3, 3),
	PIN_FIELD_BASE(106, 106, IOCFG_LT, 0x0000, 0x10, 6, 3),
	PIN_FIELD_BASE(107, 107, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(108, 108, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(109, 109, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(110, 110, IOCFG_LT, 0x0020, 0x10, 6, 3),
	PIN_FIELD_BASE(111, 111, IOCFG_LT, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(112, 112, IOCFG_LT, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(113, 113, IOCFG_LT, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(114, 114, IOCFG_LT, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(115, 115, IOCFG_LT, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(116, 116, IOCFG_LT, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(117, 117, IOCFG_LT, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(118, 118, IOCFG_LT, 0x0020, 0x10, 12, 3),
	PIN_FIELD_BASE(119, 119, IOCFG_LT, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(120, 120, IOCFG_LT, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(121, 121, IOCFG_LM, 0x0010, 0x10, 3, 3),
	PIN_FIELD_BASE(122, 122, IOCFG_LM, 0x0010, 0x10, 12, 3),
	PIN_FIELD_BASE(123, 123, IOCFG_LM, 0x0010, 0x10, 9, 3),
	PIN_FIELD_BASE(124, 124, IOCFG_LM, 0x0010, 0x10, 6, 3),
	PIN_FIELD_BASE(125, 125, IOCFG_LT, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(126, 126, IOCFG_LT, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(127, 127, IOCFG_LT, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(128, 128, IOCFG_LT, 0x0020, 0x10, 27, 3),
	PIN_FIELD_BASE(129, 129, IOCFG_LT, 0x0020, 0x10, 27, 3),
	PIN_FIELD_BASE(130, 130, IOCFG_LT, 0x0020, 0x10, 27, 3),
	PIN_FIELD_BASE(131, 131, IOCFG_RM, 0x0000, 0x10, 0, 3),
	PIN_FIELD_BASE(132, 132, IOCFG_RM, 0x0000, 0x10, 15, 3),
	PIN_FIELD_BASE(133, 133, IOCFG_RM, 0x0000, 0x10, 18, 3),
	PIN_FIELD_BASE(134, 134, IOCFG_RM, 0x0000, 0x10, 21, 3),
	PIN_FIELD_BASE(135, 135, IOCFG_RM, 0x0020, 0x10, 15, 3),
	PIN_FIELD_BASE(136, 136, IOCFG_RM, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(137, 137, IOCFG_RM, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(138, 138, IOCFG_RM, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(139, 139, IOCFG_RM, 0x0020, 0x10, 18, 3),
	PIN_FIELD_BASE(140, 140, IOCFG_RM, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(141, 141, IOCFG_RM, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(142, 142, IOCFG_RM, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(143, 143, IOCFG_RM, 0x0000, 0x10, 3, 3),
	PIN_FIELD_BASE(144, 144, IOCFG_RM, 0x0000, 0x10, 6, 3),
	PIN_FIELD_BASE(145, 145, IOCFG_RM, 0x0000, 0x10, 9, 3),
	PIN_FIELD_BASE(146, 146, IOCFG_RM, 0x0000, 0x10, 12, 3),
	PIN_FIELD_BASE(147, 147, IOCFG_RM, 0x0020, 0x10, 21, 3),
	PIN_FIELD_BASE(148, 148, IOCFG_RM, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(149, 149, IOCFG_RM, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(150, 150, IOCFG_RM, 0x0020, 0x10, 24, 3),
	PIN_FIELD_BASE(151, 151, IOCFG_LT, 0x0010, 0x10, 15, 3),
	PIN_FIELD_BASE(152, 152, IOCFG_LT, 0x0010, 0x10, 12, 3),
	PIN_FIELD_BASE(153, 153, IOCFG_LT, 0x0010, 0x10, 9, 3),
	PIN_FIELD_BASE(154, 154, IOCFG_LT, 0x0010, 0x10, 6, 3),
	PIN_FIELD_BASE(155, 155, IOCFG_LT, 0x0010, 0x10, 21, 3),
	PIN_FIELD_BASE(156, 156, IOCFG_LT, 0x0000, 0x10, 21, 3),
	PIN_FIELD_BASE(157, 157, IOCFG_LT, 0x0000, 0x10, 18, 3),
	PIN_FIELD_BASE(158, 158, IOCFG_LT, 0x0010, 0x10, 3, 3),
	PIN_FIELD_BASE(159, 159, IOCFG_LT, 0x0010, 0x10, 0, 3),
	PIN_FIELD_BASE(160, 160, IOCFG_LT, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(161, 161, IOCFG_LT, 0x0000, 0x10, 24, 3),
	PIN_FIELD_BASE(162, 162, IOCFG_LT, 0x0010, 0x10, 18, 3),
	PIN_FIELD_BASE(163, 163, IOCFG_RT, 0x0000, 0x10, 12, 3),
	PIN_FIELD_BASE(164, 164, IOCFG_RT, 0x0000, 0x10, 9, 3),
	PIN_FIELD_BASE(165, 165, IOCFG_RT, 0x0000, 0x10, 15, 3),
	PIN_FIELD_BASE(166, 166, IOCFG_RT, 0x0000, 0x10, 18, 3),
	PIN_FIELD_BASE(167, 167, IOCFG_RT, 0x0000, 0x10, 21, 3),
	PIN_FIELD_BASE(168, 168, IOCFG_RT, 0x0000, 0x10, 24, 3),
	PIN_FIELD_BASE(169, 169, IOCFG_LM, 0x0000, 0x10, 18, 3),
	PIN_FIELD_BASE(170, 170, IOCFG_LM, 0x0000, 0x10, 15, 3),
	PIN_FIELD_BASE(171, 171, IOCFG_LM, 0x0000, 0x10, 21, 3),
	PIN_FIELD_BASE(172, 172, IOCFG_LM, 0x0000, 0x10, 24, 3),
	PIN_FIELD_BASE(173, 173, IOCFG_LM, 0x0000, 0x10, 27, 3),
	PIN_FIELD_BASE(174, 174, IOCFG_LM, 0x0010, 0x10, 0, 3),
	PIN_FIELD_BASE(175, 175, IOCFG_LT, 0x0030, 0x10, 3, 3),
	PIN_FIELD_BASE(176, 176, IOCFG_LT, 0x0030, 0x10, 3, 3),
};

static const struct mtk_pin_field_calc mt8188_pin_rsel_range[] = {
	PIN_FIELD_BASE(53, 53, IOCFG_LM, 0x00c0, 0x10, 0, 3),
	PIN_FIELD_BASE(54, 54, IOCFG_LM, 0x00c0, 0x10, 3, 3),
	PIN_FIELD_BASE(55, 55, IOCFG_RM, 0x0160, 0x10, 0, 3),
	PIN_FIELD_BASE(56, 56, IOCFG_RM, 0x0160, 0x10, 9, 3),
	PIN_FIELD_BASE(57, 57, IOCFG_LT, 0x0150, 0x10, 0, 3),
	PIN_FIELD_BASE(58, 58, IOCFG_LT, 0x0150, 0x10, 6, 3),
	PIN_FIELD_BASE(59, 59, IOCFG_RM, 0x0160, 0x10, 3, 3),
	PIN_FIELD_BASE(60, 60, IOCFG_RM, 0x0160, 0x10, 12, 3),
	PIN_FIELD_BASE(61, 61, IOCFG_RM, 0x0160, 0x10, 6, 3),
	PIN_FIELD_BASE(62, 62, IOCFG_RM, 0x0160, 0x10, 15, 3),
	PIN_FIELD_BASE(63, 63, IOCFG_LT, 0x0150, 0x10, 3, 3),
	PIN_FIELD_BASE(64, 64, IOCFG_LT, 0x0150, 0x10, 9, 3),
	PIN_FIELD_BASE(65, 65, IOCFG_RT, 0x00d0, 0x10, 0, 3),
	PIN_FIELD_BASE(66, 66, IOCFG_RT, 0x00d0, 0x10, 6, 3),
	PIN_FIELD_BASE(67, 67, IOCFG_RT, 0x00d0, 0x10, 3, 3),
	PIN_FIELD_BASE(68, 68, IOCFG_RT, 0x00d0, 0x10, 9, 3),
	PIN_FIELD_BASE(175, 175, IOCFG_LT, 0x0150, 0x10, 12, 3),
	PIN_FIELD_BASE(176, 176, IOCFG_LT, 0x0150, 0x10, 15, 3),
};

static const struct mtk_pin_reg_calc mt8188_reg_cals[PINCTRL_PIN_REG_MAX] = {
	[PINCTRL_PIN_REG_MODE] = MTK_RANGE(mt8188_pin_mode_range),
	[PINCTRL_PIN_REG_DIR] = MTK_RANGE(mt8188_pin_dir_range),
	[PINCTRL_PIN_REG_DI] = MTK_RANGE(mt8188_pin_di_range),
	[PINCTRL_PIN_REG_DO] = MTK_RANGE(mt8188_pin_do_range),
	[PINCTRL_PIN_REG_SMT] = MTK_RANGE(mt8188_pin_smt_range),
	[PINCTRL_PIN_REG_IES] = MTK_RANGE(mt8188_pin_ies_range),
	[PINCTRL_PIN_REG_PUPD] = MTK_RANGE(mt8188_pin_pupd_range),
	[PINCTRL_PIN_REG_R0] = MTK_RANGE(mt8188_pin_r0_range),
	[PINCTRL_PIN_REG_R1] = MTK_RANGE(mt8188_pin_r1_range),
	[PINCTRL_PIN_REG_PU] = MTK_RANGE(mt8188_pin_pu_range),
	[PINCTRL_PIN_REG_PD] = MTK_RANGE(mt8188_pin_pd_range),
	[PINCTRL_PIN_REG_DRV] = MTK_RANGE(mt8188_pin_drv_range),
};


static const struct mtk_pin_desc mt8188_pins[] = {
	MTK_TYPED_PIN(0, "GPIO00", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(1, "GPIO01", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(2, "GPIO02", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(3, "GPIO03", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(4, "GPIO04", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(5, "GPIO05", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(6, "GPIO06", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(7, "GPIO07", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(8, "GPIO08", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(9, "GPIO09", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(10, "GPIO10", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(11, "GPIO11", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(12, "GPIO12", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(13, "GPIO13", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(14, "GPIO14", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(15, "GPIO15", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(16, "GPIO16", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(17, "GPIO17", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(18, "CMMPDN0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(19, "CMMRST0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(20, "CMMPDN1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(21, "CMMRST1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(22, "CMMCLK0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(23, "CMMCLK1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(24, "CMMCLK2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(25, "DSI0_LCM_RST", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(26, "DSI0_DSI_TE", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(27, "DSI1_LCM_RST", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(28, "DSI1_DSI_TE", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(29, "DISP_PWM0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(30, "DISP_PWM1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(31, "UART0_TXD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(32, "UART0_RXD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(33, "UART1_TXD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(34, "UART1_RXD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(35, "UART2_TXD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(36, "UART2_RXD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(37, "JTMS", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(38, "JTCK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(39, "JTDI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(40, "JTDO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(41, "JTRST", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(42, "KPCOL0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(43, "KPCOL1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(44, "KPROW0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(45, "KPROW1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(46, "DPTX_HPD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(47, "PCIE_WAKE_N", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(48, "PCIE_PERESET_N", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(49, "PCIE_CLKREQ_N", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(50, "HDMITX_PWR5V", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(51, "HDMITX_HTPLG", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(52, "HDMITX_CEC", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(53, "HDMITX_SCL", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(54, "HDMITX_SDA", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(55, "SCL0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(56, "SDA0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(57, "SCL1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(58, "SDA1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(59, "SCL2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(60, "SDA2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(61, "SCL3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(62, "SDA3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(63, "SCL4", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(64, "SDA4", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(65, "SCL5", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(66, "SDA5", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(67, "SCL6", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(68, "SDA6", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(69, "SPIM0_CSB", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(70, "SPIM0_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(71, "SPIM0_MOSI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(72, "SPIM0_MISO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(73, "SPIM0_MIO2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(74, "SPIM0_MIO3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(75, "SPIM1_CSB", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(76, "SPIM1_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(77, "SPIM1_MOSI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(78, "SPIM1_MISO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(79, "SPIM2_CSB", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(80, "SPIM2_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(81, "SPIM2_MOSI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(82, "SPIM2_MISO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(83, "USB0_IDDIG", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(84, "USB0_DRV_VBUS", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(85, "USB0_VBUS_VALID", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(86, "USB1_IDDIG", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(87, "USB1_DRV_VBUS", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(88, "USB1_VBUS_VALID", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(89, "USB2_IDDIG", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(90, "USB2_DRV_VBUS", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(91, "USB2_VBUS_VALID", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(92, "PWRAP_SPI_CSN", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(93, "PWRAP_SPI_CK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(94, "PWRAP_SPI_MO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(95, "PWRAP_SPI_MI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(96, "PMIC_SRCLKENA0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(97, "PMIC_SRCLKENA1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(98, "SCP_VREQ_VAO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(99, "PMIC_RTC32K_CK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(100, "PMIC_WATCHDOG", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(101, "AUD_CLK_MOSI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(102, "AUD_SYNC_MOSI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(103, "AUD_DAT_MOSI0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(104, "AUD_DAT_MOSI1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(105, "AUD_DAT_MISO0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(106, "AUD_DAT_MISO1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(107, "I2SIN_MCK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(108, "I2SIN_BCK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(109, "I2SIN_WS", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(110, "I2SIN_D0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(111, "I2SIN_D1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(112, "I2SIN_D2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(113, "I2SIN_D3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(114, "I2SO2_MCK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(115, "I2SO2_BCK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(116, "I2SO2_WS", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(117, "I2SO2_D0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(118, "I2SO2_D1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(119, "I2SO2_D2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(120, "I2SO2_D3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(121, "PCM_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(122, "PCM_SYNC", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(123, "PCM_DO", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(124, "PCM_DI", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(125, "DMIC1_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(126, "DMIC1_DAT", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(127, "DMIC1_DAT_R", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(128, "DMIC2_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(129, "DMIC2_DAT", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(130, "DMIC2_DAT_R", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(131, "DPI_D0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(132, "DPI_D1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(133, "DPI_D2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(134, "DPI_D3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(135, "DPI_D4", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(136, "DPI_D5", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(137, "DPI_D6", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(138, "DPI_D7", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(139, "DPI_D8", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(140, "DPI_D9", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(141, "DPI_D10", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(142, "DPI_D11", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(143, "DPI_D12", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(144, "DPI_D13", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(145, "DPI_D14", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(146, "DPI_D15", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(147, "DPI_HSYNC", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(148, "DPI_VSYNC", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(149, "DPI_DE", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(150, "DPI_CK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(151, "EMMC_DAT7", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(152, "EMMC_DAT6", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(153, "EMMC_DAT5", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(154, "EMMC_DAT4", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(155, "EMMC_RSTB", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(156, "EMMC_CMD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(157, "EMMC_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(158, "EMMC_DAT3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(159, "EMMC_DAT2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(160, "EMMC_DAT1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(161, "EMMC_DAT0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(162, "EMMC_DSL", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(163, "MSDC1_CMD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(164, "MSDC1_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(165, "MSDC1_DAT0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(166, "MSDC1_DAT1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(167, "MSDC1_DAT2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(168, "MSDC1_DAT3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(169, "MSDC2_CMD", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(170, "MSDC2_CLK", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(171, "MSDC2_DAT0", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(172, "MSDC2_DAT1", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(173, "MSDC2_DAT2", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(174, "MSDC2_DAT3", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(175, "SPMI_M_SCL", DRV_GRP4, DRV_GRP0),
	MTK_TYPED_PIN(176, "SPMI_M_SDA", DRV_GRP4, DRV_GRP0),
};

// =========================================================================

static const struct mtk_io_type_desc mt8188_io_type_desc[] = {
	[IO_TYPE_GRP0] = {
		.name = "mt8188",
		.bias_set = mtk_pinconf_bias_set_combo,
		.drive_set = mtk_pinconf_drive_set_v1,
		.input_enable = mtk_pinconf_input_enable_v1,
	},
};


static int mt8188_uart0_pins[] = {32, 31};
static int mt8188_uart0_funcs[] = {1, 1};

static int mt8188_uart1_pins[] = {34, 33};
static int mt8188_uart1_funcs[] = {1, 1};

static int mt8188_msdc0_pins[] = {151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162};
static int mt8188_msdc0_funcs[] = {1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1};

static int mt8188_i2c0_pins[] = {55, 56};
static int mt8188_i2c0_funcs[] = {1, 1};

static int mt8188_i2c1_pins[] = {57, 58};
static int mt8188_i2c1_funcs[] = {1, 1};

static int mt8188_i2c2_pins[] = {59, 60};
static int mt8188_i2c2_funcs[] = {1, 1};

static int mt8188_i2c3_pins[] = {61, 62};
static int mt8188_i2c3_funcs[] = {1, 1};

static int mt8188_i2c4_pins[] = {63, 64};
static int mt8188_i2c4_funcs[] = {1, 1};

static int mt8188_i2c5_pins[] = {65, 66};
static int mt8188_i2c5_funcs[] = {1, 1};

static int mt8188_i2c6_pins[] = {67, 68};
static int mt8188_i2c6_funcs[] = {1, 1};

static int mt8188_spi0_pins[] = {69, 70, 71, 72};
static int mt8188_spi0_funcs[] = {1, 1, 1, 1};

static int mt8188_spi1_pins[] = {75, 76, 77, 78};
static int mt8188_spi1_funcs[] = {1, 1, 1, 1};

static int mt8188_spi2_pins[] = {79, 80, 81, 82};
static int mt8188_spi2_funcs[] = {1, 1, 1, 1};

static const struct mtk_group_desc mt8188_groups[] = {
	PINCTRL_PIN_GROUP("uart0_0_rxd_txd", mt8188_uart0),
	PINCTRL_PIN_GROUP("uart1_0", mt8188_uart1),
	PINCTRL_PIN_GROUP("msdc0", mt8188_msdc0),
	PINCTRL_PIN_GROUP("i2c0", mt8188_i2c0),
	PINCTRL_PIN_GROUP("i2c1", mt8188_i2c1),
	PINCTRL_PIN_GROUP("i2c2", mt8188_i2c2),
	PINCTRL_PIN_GROUP("i2c3", mt8188_i2c3),
	PINCTRL_PIN_GROUP("i2c4", mt8188_i2c4),
	PINCTRL_PIN_GROUP("i2c5", mt8188_i2c5),
	PINCTRL_PIN_GROUP("i2c6", mt8188_i2c6),
	PINCTRL_PIN_GROUP("spi0", mt8188_spi0),
	PINCTRL_PIN_GROUP("spi1", mt8188_spi1),
	PINCTRL_PIN_GROUP("spi2", mt8188_spi2),
};

static const char *const mt8188_uart_groups[] = {
	"uart0_0_rxd_txd", "uart1_0",
};

static const char *const mt8188_msdc_groups[] = {
	"msdc0",
};

static const char *const mt8188_i2c_groups[] = {
	"i2c0", "i2c1", "i2c2", "i2c3", "i2c4", "i2c5", "i2c6"
};

static const char *const mt8188_spi_groups[] = {
	"spi0", "spi1", "spi2",
};

static const struct mtk_function_desc mt8188_functions[] = {
	{"uart", mt8188_uart_groups, ARRAY_SIZE(mt8188_uart_groups)},
	{"msdc", mt8188_msdc_groups, ARRAY_SIZE(mt8188_msdc_groups)},
	{"i2c", mt8188_i2c_groups, ARRAY_SIZE(mt8188_i2c_groups)},
	{"spi", mt8188_spi_groups, ARRAY_SIZE(mt8188_spi_groups)},
};

static struct mtk_pinctrl_soc mt8188_data = {
	.name = "mt8188_pinctrl",
	.reg_cal = mt8188_reg_cals,
	.pins = mt8188_pins,
	.npins = ARRAY_SIZE(mt8188_pins),
	.grps = mt8188_groups,
	.ngrps = ARRAY_SIZE(mt8188_groups),
	.funcs = mt8188_functions,
	.nfuncs = ARRAY_SIZE(mt8188_functions),
	.io_type = mt8188_io_type_desc,
	.ntype = ARRAY_SIZE(mt8188_io_type_desc),
	.gpio_mode = 0,
	.base_names = mt8188_pinctrl_register_base_names,
	.nbase_names = ARRAY_SIZE(mt8188_pinctrl_register_base_names),
	.base_calc = 1,
};

static int mtk_pinctrl_mt8188_probe(struct udevice *dev)
{
	return mtk_pinctrl_common_probe(dev, &mt8188_data);
}

static const struct udevice_id mt8188_pctrl_match[] = {
	{.compatible = "mediatek,mt8188-pinctrl"},
	{ /* sentinel */ }
};

U_BOOT_DRIVER(mt8188_pinctrl) = {
	.name = "mt8188_pinctrl",
	.id = UCLASS_PINCTRL,
	.of_match = mt8188_pctrl_match,
	.ops = &mtk_pinctrl_ops,
	.probe = mtk_pinctrl_mt8188_probe,
	.priv_auto = sizeof(struct mtk_pinctrl_priv),
};
