<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Russell/git/Architecture/DataMem/FullDMRFALUTest_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="FullDMRFALUTest" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="15" />
   <wvobject fp_name="/FullDMRFALUTest/Zero" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/rs" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/rt" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/rd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/SEin" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SEin[15:0]</obj_property>
      <obj_property name="ObjectShortName">SEin[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/FuncCode" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">FuncCode[5:0]</obj_property>
      <obj_property name="ObjectShortName">FuncCode[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/Regsel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">Regsel</obj_property>
      <obj_property name="ObjectShortName">Regsel</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/ALUsel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ALUsel</obj_property>
      <obj_property name="ObjectShortName">ALUsel</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/ALUOp" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOp</obj_property>
      <obj_property name="ObjectShortName">ALUOp</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/MemWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/MemRead" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/MemToRegSel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemToRegSel</obj_property>
      <obj_property name="ObjectShortName">MemToRegSel</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/RegWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/FullDMRFALUTest/uut/ALUOut" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOut[31:0]</obj_property>
   </wvobject>
</wave_config>
