===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.0349 seconds

  ----Wall Time----  ----Name----
    3.5758 ( 18.8%)  FIR Parser
    8.0349 ( 42.2%)  'firrtl.circuit' Pipeline
    1.1081 (  5.8%)    'firrtl.module' Pipeline
    1.1081 (  5.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0929 (  0.5%)    InferWidths
    0.6927 (  3.6%)    LowerFIRRTLTypes
    5.2631 ( 27.6%)    'firrtl.module' Pipeline
    0.8093 (  4.3%)      ExpandWhens
    4.4538 ( 23.4%)      SimpleCanonicalizer
    0.8251 (  4.3%)    IMConstProp
    0.0288 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0529 (  0.3%)    'firrtl.module' Pipeline
    0.0529 (  0.3%)      CheckWidths
    2.0958 ( 11.0%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.1062 ( 16.3%)  'hw.module' Pipeline
    0.0720 (  0.4%)    HWCleanup
    0.8362 (  4.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.1980 ( 11.5%)    SimpleCanonicalizer
    0.2544 (  1.3%)  HWLegalizeNames
    0.6722 (  3.5%)  'hw.module' Pipeline
    0.6722 (  3.5%)    PrettifyVerilog
    1.2943 (  6.8%)  Output
    0.0014 (  0.0%)  Rest
   19.0349 (100.0%)  Total

{
  totalTime: 19.058,
  maxMemory: 560115712
}
