Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec 31 12:00:45 2022
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 10422 |     0 |          0 |    216960 |  4.80 |
|   LUT as Logic             | 10125 |     0 |          0 |    216960 |  4.67 |
|   LUT as Memory            |   297 |     0 |          0 |     99840 |  0.30 |
|     LUT as Distributed RAM |     0 |     0 |            |           |       |
|     LUT as Shift Register  |   297 |     0 |            |           |       |
| CLB Registers              | 19340 |     0 |          0 |    433920 |  4.46 |
|   Register as Flip Flop    | 18755 |     0 |          0 |    433920 |  4.32 |
|   Register as Latch        |   585 |     0 |          0 |    433920 |  0.13 |
| CARRY8                     |   236 |     0 |          0 |     27120 |  0.87 |
| F7 Muxes                   |  2239 |     0 |          0 |    108480 |  2.06 |
| F8 Muxes                   |  1067 |     0 |          0 |     54240 |  1.97 |
| F9 Muxes                   |     0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 4     |          Yes |           - |          Set |
| 18759 |          Yes |           - |        Reset |
| 22    |          Yes |         Set |            - |
| 555   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3711 |     0 |          0 |     27120 | 13.68 |
|   CLBL                                     |  2124 |     0 |            |           |       |
|   CLBM                                     |  1587 |     0 |            |           |       |
| LUT as Logic                               | 10125 |     0 |          0 |    216960 |  4.67 |
|   using O5 output only                     |    40 |       |            |           |       |
|   using O6 output only                     |  8453 |       |            |           |       |
|   using O5 and O6                          |  1632 |       |            |           |       |
| LUT as Memory                              |   297 |     0 |          0 |     99840 |  0.30 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|   LUT as Shift Register                    |   297 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   297 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 19340 |     0 |          0 |    433920 |  4.46 |
|   Register driven from within the CLB      |  1469 |       |            |           |       |
|   Register driven from outside the CLB     | 17871 |       |            |           |       |
|     LUT in front of the register is unused | 12301 |       |            |           |       |
|     LUT in front of the register is used   |  5570 |       |            |           |       |
| Unique Control Sets                        |  1607 |       |          0 |     54240 |  2.96 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    1 |     0 |          0 |       480 |  0.21 |
|   RAMB36/FIFO*    |    0 |     0 |          0 |       480 |  0.00 |
|   RAMB18          |    2 |     0 |          0 |       960 |  0.21 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1824 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     5 |          0 |       280 |  1.79 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    2 |     2 |          0 |        36 |  5.56 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        36 |  2.78 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   11 |     0 |          0 |       256 |  4.30 |
|   BUFGCE             |   11 |     0 |          0 |       112 |  9.82 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         1 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDCE       | 18174 |            Register |
| LUT6       |  7589 |                 CLB |
| MUXF7      |  2239 |                 CLB |
| LUT2       |  1386 |                 CLB |
| LUT4       |  1208 |                 CLB |
| MUXF8      |  1067 |                 CLB |
| LUT5       |  1035 |                 CLB |
| LDCE       |   585 |            Register |
| FDRE       |   555 |            Register |
| LUT3       |   515 |                 CLB |
| SRLC32E    |   248 |                 CLB |
| CARRY8     |   236 |                 CLB |
| SRL16E     |    49 |                 CLB |
| LUT1       |    24 |                 CLB |
| FDSE       |    22 |            Register |
| BUFGCE     |    11 |               Clock |
| FDPE       |     4 |            Register |
| IBUFCTRL   |     3 |              Others |
| RAMB18E2   |     2 |            BLOCKRAM |
| INBUF      |     2 |                 I/O |
| OBUF       |     1 |                 I/O |
| MMCME4_ADV |     1 |               Clock |
| DIFFINBUF  |     1 |                 I/O |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_rst_clk_wiz_100M_0       |    1 |
| design_1_clk_wiz_0_0              |    1 |
| design_1_SDF_Top_0_0              |    1 |
| design_1_AXI_Output_Interface_0_0 |    1 |
| design_1_AXI_Input_Interface_0_1  |    1 |
| design_1_AXI4Stream_UART_0_2      |    1 |
+-----------------------------------+------+


