
Project_STM32Cube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070f8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08007208  08007208  00008208  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075dc  080075dc  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080075dc  080075dc  000085dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080075e4  080075e4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075e4  080075e4  000085e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080075e8  080075e8  000085e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080075ec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001d4  080077c0  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  080077c0  00009458  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da17  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021b9  00000000  00000000  00016c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  00018dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad6  00000000  00000000  00019bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019213  00000000  00000000  0001a686  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f845  00000000  00000000  00033899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009138c  00000000  00000000  000430de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d446a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bf4  00000000  00000000  000d44b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000d90a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080071f0 	.word	0x080071f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080071f0 	.word	0x080071f0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2iz>:
 8000fe4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30f      	bcc.n	800100e <__aeabi_f2iz+0x2a>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d90d      	bls.n	8001014 <__aeabi_f2iz+0x30>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001004:	fa23 f002 	lsr.w	r0, r3, r2
 8001008:	bf18      	it	ne
 800100a:	4240      	negne	r0, r0
 800100c:	4770      	bx	lr
 800100e:	f04f 0000 	mov.w	r0, #0
 8001012:	4770      	bx	lr
 8001014:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001018:	d101      	bne.n	800101e <__aeabi_f2iz+0x3a>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	d105      	bne.n	800102a <__aeabi_f2iz+0x46>
 800101e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001022:	bf08      	it	eq
 8001024:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001028:	4770      	bx	lr
 800102a:	f04f 0000 	mov.w	r0, #0
 800102e:	4770      	bx	lr

08001030 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b09a      	sub	sp, #104	@ 0x68
 8001034:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001036:	f000 fce1 	bl	80019fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103a:	f000 f89f 	bl	800117c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800103e:	f000 fa2b 	bl	8001498 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001042:	f000 f93b 	bl	80012bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001046:	f000 f9fd 	bl	8001444 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800104a:	f000 f8f3 	bl	8001234 <MX_ADC1_Init>
  MX_TIM3_Init();
 800104e:	f000 f9ab 	bl	80013a8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  // Start Timers
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001052:	2100      	movs	r1, #0
 8001054:	483c      	ldr	r0, [pc, #240]	@ (8001148 <main+0x118>)
 8001056:	f002 fb13 	bl	8003680 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim3);
 800105a:	483c      	ldr	r0, [pc, #240]	@ (800114c <main+0x11c>)
 800105c:	f002 fa6e 	bl	800353c <HAL_TIM_Base_Start>
  // Calibrate ADCs
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001060:	483b      	ldr	r0, [pc, #236]	@ (8001150 <main+0x120>)
 8001062:	f001 f923 	bl	80022ac <HAL_ADCEx_Calibration_Start>
  // Start ADCs
  HAL_ADC_Start_IT(&hadc1);
 8001066:	483a      	ldr	r0, [pc, #232]	@ (8001150 <main+0x120>)
 8001068:	f000 fe02 	bl	8001c70 <HAL_ADC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	uint32_t duty_cycle = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	667b      	str	r3, [r7, #100]	@ 0x64

	if(updateEvent)
 8001070:	4b38      	ldr	r3, [pc, #224]	@ (8001154 <main+0x124>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d04f      	beq.n	8001118 <main+0xe8>
	{
		// Calcul of the temperature
		VRefint 			= (float)(adcValue * 3.3) / 4095;
 8001078:	4b37      	ldr	r3, [pc, #220]	@ (8001158 <main+0x128>)
 800107a:	881b      	ldrh	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff f9c1 	bl	8000404 <__aeabi_i2d>
 8001082:	a32f      	add	r3, pc, #188	@ (adr r3, 8001140 <main+0x110>)
 8001084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001088:	f7ff fa26 	bl	80004d8 <__aeabi_dmul>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fcf8 	bl	8000a88 <__aeabi_d2f>
 8001098:	4603      	mov	r3, r0
 800109a:	4930      	ldr	r1, [pc, #192]	@ (800115c <main+0x12c>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff05 	bl	8000eac <__aeabi_fdiv>
 80010a2:	4603      	mov	r3, r0
 80010a4:	461a      	mov	r2, r3
 80010a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001160 <main+0x130>)
 80010a8:	601a      	str	r2, [r3, #0]
		temperatureValue 	= (float)((V_AT_25C - VRefint) / AVG_SLOPE) +25;
 80010aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001160 <main+0x130>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4619      	mov	r1, r3
 80010b0:	482c      	ldr	r0, [pc, #176]	@ (8001164 <main+0x134>)
 80010b2:	f7ff fd3d 	bl	8000b30 <__aeabi_fsub>
 80010b6:	4603      	mov	r3, r0
 80010b8:	492b      	ldr	r1, [pc, #172]	@ (8001168 <main+0x138>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fef6 	bl	8000eac <__aeabi_fdiv>
 80010c0:	4603      	mov	r3, r0
 80010c2:	492a      	ldr	r1, [pc, #168]	@ (800116c <main+0x13c>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fd35 	bl	8000b34 <__addsf3>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b28      	ldr	r3, [pc, #160]	@ (8001170 <main+0x140>)
 80010d0:	601a      	str	r2, [r3, #0]

		// Sending temperature value to an Arduino UNO board with UART Serial Communication
		char msg[100];
		sprintf(msg, "Internal temperature is %d\r\n", (int)temperatureValue);
 80010d2:	4b27      	ldr	r3, [pc, #156]	@ (8001170 <main+0x140>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff84 	bl	8000fe4 <__aeabi_f2iz>
 80010dc:	4602      	mov	r2, r0
 80010de:	463b      	mov	r3, r7
 80010e0:	4924      	ldr	r1, [pc, #144]	@ (8001174 <main+0x144>)
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 ff46 	bl	8004f74 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 80010e8:	463b      	mov	r3, r7
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff f830 	bl	8000150 <strlen>
 80010f0:	4603      	mov	r3, r0
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	4639      	mov	r1, r7
 80010f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010fa:	481f      	ldr	r0, [pc, #124]	@ (8001178 <main+0x148>)
 80010fc:	f003 f84a 	bl	8004194 <HAL_UART_Transmit>
		// Reset the ADC flag
		updateEvent = 0;
 8001100:	4b14      	ldr	r3, [pc, #80]	@ (8001154 <main+0x124>)
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
	}

	//While loops to control PWM signal for the LED
	while (duty_cycle < MAX_COUNTER_PERIOD)
 8001106:	e007      	b.n	8001118 <main+0xe8>
	{
		TIM2->CCR1 = duty_cycle;
 8001108:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800110c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800110e:	6353      	str	r3, [r2, #52]	@ 0x34
		duty_cycle += 350;
 8001110:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001112:	f503 73af 	add.w	r3, r3, #350	@ 0x15e
 8001116:	667b      	str	r3, [r7, #100]	@ 0x64
	while (duty_cycle < MAX_COUNTER_PERIOD)
 8001118:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800111a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800111e:	4293      	cmp	r3, r2
 8001120:	d9f2      	bls.n	8001108 <main+0xd8>
	}
	while (duty_cycle > 0)
 8001122:	e007      	b.n	8001134 <main+0x104>
	{
		TIM2->CCR1 = duty_cycle;
 8001124:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001128:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800112a:	6353      	str	r3, [r2, #52]	@ 0x34
		duty_cycle -= 350;
 800112c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800112e:	f5a3 73af 	sub.w	r3, r3, #350	@ 0x15e
 8001132:	667b      	str	r3, [r7, #100]	@ 0x64
	while (duty_cycle > 0)
 8001134:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1f4      	bne.n	8001124 <main+0xf4>
  {
 800113a:	e797      	b.n	800106c <main+0x3c>
 800113c:	f3af 8000 	nop.w
 8001140:	66666666 	.word	0x66666666
 8001144:	400a6666 	.word	0x400a6666
 8001148:	20000220 	.word	0x20000220
 800114c:	20000268 	.word	0x20000268
 8001150:	200001f0 	.word	0x200001f0
 8001154:	200002fa 	.word	0x200002fa
 8001158:	200002f8 	.word	0x200002f8
 800115c:	457ff000 	.word	0x457ff000
 8001160:	20000300 	.word	0x20000300
 8001164:	3fb70a3d 	.word	0x3fb70a3d
 8001168:	4089999a 	.word	0x4089999a
 800116c:	41c80000 	.word	0x41c80000
 8001170:	200002fc 	.word	0x200002fc
 8001174:	08007208 	.word	0x08007208
 8001178:	200002b0 	.word	0x200002b0

0800117c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b094      	sub	sp, #80	@ 0x50
 8001180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001182:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001186:	2228      	movs	r2, #40	@ 0x28
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f003 ff57 	bl	800503e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001190:	f107 0314 	add.w	r3, r7, #20
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]
 800119e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a0:	1d3b      	adds	r3, r7, #4
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011ac:	2301      	movs	r3, #1
 80011ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ba:	2301      	movs	r3, #1
 80011bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011be:	2302      	movs	r3, #2
 80011c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80011c8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80011cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d2:	4618      	mov	r0, r3
 80011d4:	f001 fbe6 	bl	80029a4 <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011de:	f000 f9c9 	bl	8001574 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	230f      	movs	r3, #15
 80011e4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011f2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	2102      	movs	r1, #2
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 fe52 	bl	8002ea8 <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800120a:	f000 f9b3 	bl	8001574 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800120e:	2302      	movs	r3, #2
 8001210:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001216:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	4618      	mov	r0, r3
 800121c:	f001 ffd2 	bl	80031c4 <HAL_RCCEx_PeriphCLKConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001226:	f000 f9a5 	bl	8001574 <Error_Handler>
  }
}
 800122a:	bf00      	nop
 800122c:	3750      	adds	r7, #80	@ 0x50
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800123a:	1d3b      	adds	r3, r7, #4
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC1_Init 1 */
  // Activate internal temperature sensor and internal reference
  ADC1->CR2 |= ADC_CR2_TSVREFE;
 8001244:	4b1b      	ldr	r3, [pc, #108]	@ (80012b4 <MX_ADC1_Init+0x80>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4a1a      	ldr	r2, [pc, #104]	@ (80012b4 <MX_ADC1_Init+0x80>)
 800124a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800124e:	6093      	str	r3, [r2, #8]
  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001250:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <MX_ADC1_Init+0x84>)
 8001252:	4a18      	ldr	r2, [pc, #96]	@ (80012b4 <MX_ADC1_Init+0x80>)
 8001254:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001256:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <MX_ADC1_Init+0x84>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800125c:	4b16      	ldr	r3, [pc, #88]	@ (80012b8 <MX_ADC1_Init+0x84>)
 800125e:	2200      	movs	r2, #0
 8001260:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001262:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <MX_ADC1_Init+0x84>)
 8001264:	2200      	movs	r2, #0
 8001266:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001268:	4b13      	ldr	r3, [pc, #76]	@ (80012b8 <MX_ADC1_Init+0x84>)
 800126a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800126e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001270:	4b11      	ldr	r3, [pc, #68]	@ (80012b8 <MX_ADC1_Init+0x84>)
 8001272:	2200      	movs	r2, #0
 8001274:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001276:	4b10      	ldr	r3, [pc, #64]	@ (80012b8 <MX_ADC1_Init+0x84>)
 8001278:	2201      	movs	r2, #1
 800127a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800127c:	480e      	ldr	r0, [pc, #56]	@ (80012b8 <MX_ADC1_Init+0x84>)
 800127e:	f000 fc1f 	bl	8001ac0 <HAL_ADC_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 8001288:	f000 f974 	bl	8001574 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800128c:	2310      	movs	r3, #16
 800128e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001290:	2301      	movs	r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001294:	2307      	movs	r3, #7
 8001296:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	4619      	mov	r1, r3
 800129c:	4806      	ldr	r0, [pc, #24]	@ (80012b8 <MX_ADC1_Init+0x84>)
 800129e:	f000 fe71 	bl	8001f84 <HAL_ADC_ConfigChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_ADC1_Init+0x78>
  {
    Error_Handler();
 80012a8:	f000 f964 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40012400 	.word	0x40012400
 80012b8:	200001f0 	.word	0x200001f0

080012bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08e      	sub	sp, #56	@ 0x38
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	f107 0320 	add.w	r3, r7, #32
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]
 80012ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ec:	4b2d      	ldr	r3, [pc, #180]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012f4:	4b2b      	ldr	r3, [pc, #172]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b2a      	ldr	r3, [pc, #168]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001300:	4b28      	ldr	r3, [pc, #160]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001302:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b26      	ldr	r3, [pc, #152]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800130e:	4b25      	ldr	r3, [pc, #148]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001310:	2280      	movs	r2, #128	@ 0x80
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001314:	4823      	ldr	r0, [pc, #140]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001316:	f002 f8c1 	bl	800349c <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001320:	f000 f928 	bl	8001574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800132e:	4619      	mov	r1, r3
 8001330:	481c      	ldr	r0, [pc, #112]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001332:	f002 fb09 	bl	8003948 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800133c:	f000 f91a 	bl	8001574 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001340:	4818      	ldr	r0, [pc, #96]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001342:	f002 f945 	bl	80035d0 <HAL_TIM_PWM_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800134c:	f000 f912 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001358:	f107 0320 	add.w	r3, r7, #32
 800135c:	4619      	mov	r1, r3
 800135e:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001360:	f002 fe6a 	bl	8004038 <HAL_TIMEx_MasterConfigSynchronization>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800136a:	f000 f903 	bl	8001574 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	@ 0x60
 8001370:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	2200      	movs	r2, #0
 8001382:	4619      	mov	r1, r3
 8001384:	4807      	ldr	r0, [pc, #28]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001386:	f002 fa1d 	bl	80037c4 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001390:	f000 f8f0 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001394:	4803      	ldr	r0, [pc, #12]	@ (80013a4 <MX_TIM2_Init+0xe8>)
 8001396:	f000 f97b 	bl	8001690 <HAL_TIM_MspPostInit>

}
 800139a:	bf00      	nop
 800139c:	3738      	adds	r7, #56	@ 0x38
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000220 	.word	0x20000220

080013a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ae:	f107 0308 	add.w	r3, r7, #8
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013bc:	463b      	mov	r3, r7
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013c4:	4b1d      	ldr	r3, [pc, #116]	@ (800143c <MX_TIM3_Init+0x94>)
 80013c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001440 <MX_TIM3_Init+0x98>)
 80013c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 80013ca:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <MX_TIM3_Init+0x94>)
 80013cc:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80013d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d2:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <MX_TIM3_Init+0x94>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80013d8:	4b18      	ldr	r3, [pc, #96]	@ (800143c <MX_TIM3_Init+0x94>)
 80013da:	f242 720f 	movw	r2, #9999	@ 0x270f
 80013de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e0:	4b16      	ldr	r3, [pc, #88]	@ (800143c <MX_TIM3_Init+0x94>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <MX_TIM3_Init+0x94>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013ec:	4813      	ldr	r0, [pc, #76]	@ (800143c <MX_TIM3_Init+0x94>)
 80013ee:	f002 f855 	bl	800349c <HAL_TIM_Base_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80013f8:	f000 f8bc 	bl	8001574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001400:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001402:	f107 0308 	add.w	r3, r7, #8
 8001406:	4619      	mov	r1, r3
 8001408:	480c      	ldr	r0, [pc, #48]	@ (800143c <MX_TIM3_Init+0x94>)
 800140a:	f002 fa9d 	bl	8003948 <HAL_TIM_ConfigClockSource>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001414:	f000 f8ae 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001418:	2320      	movs	r3, #32
 800141a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001420:	463b      	mov	r3, r7
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_TIM3_Init+0x94>)
 8001426:	f002 fe07 	bl	8004038 <HAL_TIMEx_MasterConfigSynchronization>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001430:	f000 f8a0 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000268 	.word	0x20000268
 8001440:	40000400 	.word	0x40000400

08001444 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001448:	4b11      	ldr	r3, [pc, #68]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 800144a:	4a12      	ldr	r2, [pc, #72]	@ (8001494 <MX_USART1_UART_Init+0x50>)
 800144c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800144e:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 8001450:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001454:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001456:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800145c:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001462:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001468:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 800146a:	220c      	movs	r2, #12
 800146c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146e:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001474:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	@ (8001490 <MX_USART1_UART_Init+0x4c>)
 800147c:	f002 fe3a 	bl	80040f4 <HAL_UART_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001486:	f000 f875 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200002b0 	.word	0x200002b0
 8001494:	40013800 	.word	0x40013800

08001498 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149e:	f107 0310 	add.w	r3, r7, #16
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	4a1c      	ldr	r2, [pc, #112]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014b2:	f043 0320 	orr.w	r3, r3, #32
 80014b6:	6193      	str	r3, [r2, #24]
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	f003 0320 	and.w	r3, r3, #32
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c4:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	4a16      	ldr	r2, [pc, #88]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014ca:	f043 0304 	orr.w	r3, r3, #4
 80014ce:	6193      	str	r3, [r2, #24]
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014dc:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	4a10      	ldr	r2, [pc, #64]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014e2:	f043 0308 	orr.w	r3, r3, #8
 80014e6:	6193      	str	r3, [r2, #24]
 80014e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <MX_GPIO_Init+0x8c>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	f003 0308 	and.w	r3, r3, #8
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIMER_LED_GPIO_Port, TIMER_LED_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	2108      	movs	r1, #8
 80014f8:	480b      	ldr	r0, [pc, #44]	@ (8001528 <MX_GPIO_Init+0x90>)
 80014fa:	f001 fa21 	bl	8002940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TIMER_LED_Pin */
  GPIO_InitStruct.Pin = TIMER_LED_Pin;
 80014fe:	2308      	movs	r3, #8
 8001500:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001502:	2301      	movs	r3, #1
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2302      	movs	r3, #2
 800150c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TIMER_LED_GPIO_Port, &GPIO_InitStruct);
 800150e:	f107 0310 	add.w	r3, r7, #16
 8001512:	4619      	mov	r1, r3
 8001514:	4804      	ldr	r0, [pc, #16]	@ (8001528 <MX_GPIO_Init+0x90>)
 8001516:	f001 f88f 	bl	8002638 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800151a:	bf00      	nop
 800151c:	3720      	adds	r7, #32
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40021000 	.word	0x40021000
 8001528:	40010c00 	.word	0x40010c00

0800152c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <HAL_ADC_ConvCpltCallback+0x38>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d10d      	bne.n	800155a <HAL_ADC_ConvCpltCallback+0x2e>
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800153e:	2108      	movs	r1, #8
 8001540:	4809      	ldr	r0, [pc, #36]	@ (8001568 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001542:	f001 fa15 	bl	8002970 <HAL_GPIO_TogglePin>
	  adcValue = HAL_ADC_GetValue(hadc);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 fc48 	bl	8001ddc <HAL_ADC_GetValue>
 800154c:	4603      	mov	r3, r0
 800154e:	b29a      	uxth	r2, r3
 8001550:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_ADC_ConvCpltCallback+0x40>)
 8001552:	801a      	strh	r2, [r3, #0]
	  updateEvent = 1;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_ADC_ConvCpltCallback+0x44>)
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]
  }
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40012400 	.word	0x40012400
 8001568:	40010c00 	.word	0x40010c00
 800156c:	200002f8 	.word	0x200002f8
 8001570:	200002fa 	.word	0x200002fa

08001574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001578:	b672      	cpsid	i
}
 800157a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <Error_Handler+0x8>

08001580 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001586:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <HAL_MspInit+0x5c>)
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	4a14      	ldr	r2, [pc, #80]	@ (80015dc <HAL_MspInit+0x5c>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6193      	str	r3, [r2, #24]
 8001592:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <HAL_MspInit+0x5c>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800159e:	4b0f      	ldr	r3, [pc, #60]	@ (80015dc <HAL_MspInit+0x5c>)
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	4a0e      	ldr	r2, [pc, #56]	@ (80015dc <HAL_MspInit+0x5c>)
 80015a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a8:	61d3      	str	r3, [r2, #28]
 80015aa:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <HAL_MspInit+0x5c>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015b2:	607b      	str	r3, [r7, #4]
 80015b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015b6:	4b0a      	ldr	r3, [pc, #40]	@ (80015e0 <HAL_MspInit+0x60>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	4a04      	ldr	r2, [pc, #16]	@ (80015e0 <HAL_MspInit+0x60>)
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d2:	bf00      	nop
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40010000 	.word	0x40010000

080015e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001628 <HAL_ADC_MspInit+0x44>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d113      	bne.n	800161e <HAL_ADC_MspInit+0x3a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015f6:	4b0d      	ldr	r3, [pc, #52]	@ (800162c <HAL_ADC_MspInit+0x48>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	4a0c      	ldr	r2, [pc, #48]	@ (800162c <HAL_ADC_MspInit+0x48>)
 80015fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001600:	6193      	str	r3, [r2, #24]
 8001602:	4b0a      	ldr	r3, [pc, #40]	@ (800162c <HAL_ADC_MspInit+0x48>)
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	2012      	movs	r0, #18
 8001614:	f000 ffd9 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001618:	2012      	movs	r0, #18
 800161a:	f000 fff2 	bl	8002602 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800161e:	bf00      	nop
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40012400 	.word	0x40012400
 800162c:	40021000 	.word	0x40021000

08001630 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001640:	d10c      	bne.n	800165c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <HAL_TIM_Base_MspInit+0x58>)
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	4a10      	ldr	r2, [pc, #64]	@ (8001688 <HAL_TIM_Base_MspInit+0x58>)
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	61d3      	str	r3, [r2, #28]
 800164e:	4b0e      	ldr	r3, [pc, #56]	@ (8001688 <HAL_TIM_Base_MspInit+0x58>)
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800165a:	e010      	b.n	800167e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a0a      	ldr	r2, [pc, #40]	@ (800168c <HAL_TIM_Base_MspInit+0x5c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d10b      	bne.n	800167e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <HAL_TIM_Base_MspInit+0x58>)
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	4a07      	ldr	r2, [pc, #28]	@ (8001688 <HAL_TIM_Base_MspInit+0x58>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	61d3      	str	r3, [r2, #28]
 8001672:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <HAL_TIM_Base_MspInit+0x58>)
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
}
 800167e:	bf00      	nop
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	40021000 	.word	0x40021000
 800168c:	40000400 	.word	0x40000400

08001690 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b088      	sub	sp, #32
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 030c 	add.w	r3, r7, #12
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016ae:	d12a      	bne.n	8001706 <HAL_TIM_MspPostInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b17      	ldr	r3, [pc, #92]	@ (8001710 <HAL_TIM_MspPostInit+0x80>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a16      	ldr	r2, [pc, #88]	@ (8001710 <HAL_TIM_MspPostInit+0x80>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <HAL_TIM_MspPostInit+0x80>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80016c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d2:	2302      	movs	r3, #2
 80016d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d6:	f107 030c 	add.w	r3, r7, #12
 80016da:	4619      	mov	r1, r3
 80016dc:	480d      	ldr	r0, [pc, #52]	@ (8001714 <HAL_TIM_MspPostInit+0x84>)
 80016de:	f000 ffab 	bl	8002638 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80016e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <HAL_TIM_MspPostInit+0x88>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	61fb      	str	r3, [r7, #28]
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80016ee:	61fb      	str	r3, [r7, #28]
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80016f6:	61fb      	str	r3, [r7, #28]
 80016f8:	69fb      	ldr	r3, [r7, #28]
 80016fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016fe:	61fb      	str	r3, [r7, #28]
 8001700:	4a05      	ldr	r2, [pc, #20]	@ (8001718 <HAL_TIM_MspPostInit+0x88>)
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001706:	bf00      	nop
 8001708:	3720      	adds	r7, #32
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000
 8001714:	40010800 	.word	0x40010800
 8001718:	40010000 	.word	0x40010000

0800171c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0310 	add.w	r3, r7, #16
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a1c      	ldr	r2, [pc, #112]	@ (80017a8 <HAL_UART_MspInit+0x8c>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d131      	bne.n	80017a0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800173c:	4b1b      	ldr	r3, [pc, #108]	@ (80017ac <HAL_UART_MspInit+0x90>)
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	4a1a      	ldr	r2, [pc, #104]	@ (80017ac <HAL_UART_MspInit+0x90>)
 8001742:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001746:	6193      	str	r3, [r2, #24]
 8001748:	4b18      	ldr	r3, [pc, #96]	@ (80017ac <HAL_UART_MspInit+0x90>)
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	4b15      	ldr	r3, [pc, #84]	@ (80017ac <HAL_UART_MspInit+0x90>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a14      	ldr	r2, [pc, #80]	@ (80017ac <HAL_UART_MspInit+0x90>)
 800175a:	f043 0304 	orr.w	r3, r3, #4
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b12      	ldr	r3, [pc, #72]	@ (80017ac <HAL_UART_MspInit+0x90>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0304 	and.w	r3, r3, #4
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 800176c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001770:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001776:	2303      	movs	r3, #3
 8001778:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 800177a:	f107 0310 	add.w	r3, r7, #16
 800177e:	4619      	mov	r1, r3
 8001780:	480b      	ldr	r0, [pc, #44]	@ (80017b0 <HAL_UART_MspInit+0x94>)
 8001782:	f000 ff59 	bl	8002638 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8001786:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800178a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	4619      	mov	r1, r3
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <HAL_UART_MspInit+0x94>)
 800179c:	f000 ff4c 	bl	8002638 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80017a0:	bf00      	nop
 80017a2:	3720      	adds	r7, #32
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40013800 	.word	0x40013800
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40010800 	.word	0x40010800

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <NMI_Handler+0x4>

080017bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <HardFault_Handler+0x4>

080017c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <MemManage_Handler+0x4>

080017cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <BusFault_Handler+0x4>

080017d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <UsageFault_Handler+0x4>

080017dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017e0:	bf00      	nop
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr

080017e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bc80      	pop	{r7}
 80017fe:	4770      	bx	lr

08001800 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001804:	f000 f940 	bl	8001a88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001808:	bf00      	nop
 800180a:	bd80      	pop	{r7, pc}

0800180c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001810:	4802      	ldr	r0, [pc, #8]	@ (800181c <ADC1_2_IRQHandler+0x10>)
 8001812:	f000 faef 	bl	8001df4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200001f0 	.word	0x200001f0

08001820 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return 1;
 8001824:	2301      	movs	r3, #1
}
 8001826:	4618      	mov	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <_kill>:

int _kill(int pid, int sig)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
 8001836:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001838:	f003 fc54 	bl	80050e4 <__errno>
 800183c:	4603      	mov	r3, r0
 800183e:	2216      	movs	r2, #22
 8001840:	601a      	str	r2, [r3, #0]
  return -1;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <_exit>:

void _exit (int status)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001856:	f04f 31ff 	mov.w	r1, #4294967295
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff ffe7 	bl	800182e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <_exit+0x12>

08001864 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	e00a      	b.n	800188c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001876:	f3af 8000 	nop.w
 800187a:	4601      	mov	r1, r0
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	60ba      	str	r2, [r7, #8]
 8001882:	b2ca      	uxtb	r2, r1
 8001884:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf0      	blt.n	8001876 <_read+0x12>
  }

  return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
 80018ae:	e009      	b.n	80018c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	60ba      	str	r2, [r7, #8]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	3301      	adds	r3, #1
 80018c2:	617b      	str	r3, [r7, #20]
 80018c4:	697a      	ldr	r2, [r7, #20]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	dbf1      	blt.n	80018b0 <_write+0x12>
  }
  return len;
 80018cc:	687b      	ldr	r3, [r7, #4]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <_close>:

int _close(int file)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018fc:	605a      	str	r2, [r3, #4]
  return 0;
 80018fe:	2300      	movs	r3, #0
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <_isatty>:

int _isatty(int file)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001912:	2301      	movs	r3, #1
}
 8001914:	4618      	mov	r0, r3
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800191e:	b480      	push	{r7}
 8001920:	b085      	sub	sp, #20
 8001922:	af00      	add	r7, sp, #0
 8001924:	60f8      	str	r0, [r7, #12]
 8001926:	60b9      	str	r1, [r7, #8]
 8001928:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800192a:	2300      	movs	r3, #0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
	...

08001938 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b086      	sub	sp, #24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001940:	4a14      	ldr	r2, [pc, #80]	@ (8001994 <_sbrk+0x5c>)
 8001942:	4b15      	ldr	r3, [pc, #84]	@ (8001998 <_sbrk+0x60>)
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800194c:	4b13      	ldr	r3, [pc, #76]	@ (800199c <_sbrk+0x64>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d102      	bne.n	800195a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001954:	4b11      	ldr	r3, [pc, #68]	@ (800199c <_sbrk+0x64>)
 8001956:	4a12      	ldr	r2, [pc, #72]	@ (80019a0 <_sbrk+0x68>)
 8001958:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800195a:	4b10      	ldr	r3, [pc, #64]	@ (800199c <_sbrk+0x64>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	429a      	cmp	r2, r3
 8001966:	d207      	bcs.n	8001978 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001968:	f003 fbbc 	bl	80050e4 <__errno>
 800196c:	4603      	mov	r3, r0
 800196e:	220c      	movs	r2, #12
 8001970:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
 8001976:	e009      	b.n	800198c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001978:	4b08      	ldr	r3, [pc, #32]	@ (800199c <_sbrk+0x64>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800197e:	4b07      	ldr	r3, [pc, #28]	@ (800199c <_sbrk+0x64>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	4a05      	ldr	r2, [pc, #20]	@ (800199c <_sbrk+0x64>)
 8001988:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800198a:	68fb      	ldr	r3, [r7, #12]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20005000 	.word	0x20005000
 8001998:	00000400 	.word	0x00000400
 800199c:	20000304 	.word	0x20000304
 80019a0:	20000458 	.word	0x20000458

080019a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bc80      	pop	{r7}
 80019ae:	4770      	bx	lr

080019b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019b0:	f7ff fff8 	bl	80019a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b4:	480b      	ldr	r0, [pc, #44]	@ (80019e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019b6:	490c      	ldr	r1, [pc, #48]	@ (80019e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019b8:	4a0c      	ldr	r2, [pc, #48]	@ (80019ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019bc:	e002      	b.n	80019c4 <LoopCopyDataInit>

080019be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c2:	3304      	adds	r3, #4

080019c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c8:	d3f9      	bcc.n	80019be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ca:	4a09      	ldr	r2, [pc, #36]	@ (80019f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019cc:	4c09      	ldr	r4, [pc, #36]	@ (80019f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d0:	e001      	b.n	80019d6 <LoopFillZerobss>

080019d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d4:	3204      	adds	r2, #4

080019d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d8:	d3fb      	bcc.n	80019d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019da:	f003 fb89 	bl	80050f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019de:	f7ff fb27 	bl	8001030 <main>
  bx lr
 80019e2:	4770      	bx	lr
  ldr r0, =_sdata
 80019e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80019ec:	080075ec 	.word	0x080075ec
  ldr r2, =_sbss
 80019f0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80019f4:	20000458 	.word	0x20000458

080019f8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019f8:	e7fe      	b.n	80019f8 <CAN1_RX1_IRQHandler>
	...

080019fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a00:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <HAL_Init+0x28>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a07      	ldr	r2, [pc, #28]	@ (8001a24 <HAL_Init+0x28>)
 8001a06:	f043 0310 	orr.w	r3, r3, #16
 8001a0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a0c:	2003      	movs	r0, #3
 8001a0e:	f000 fdd1 	bl	80025b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a12:	200f      	movs	r0, #15
 8001a14:	f000 f808 	bl	8001a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a18:	f7ff fdb2 	bl	8001580 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	40022000 	.word	0x40022000

08001a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a30:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <HAL_InitTick+0x54>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <HAL_InitTick+0x58>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a46:	4618      	mov	r0, r3
 8001a48:	f000 fde9 	bl	800261e <HAL_SYSTICK_Config>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e00e      	b.n	8001a74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b0f      	cmp	r3, #15
 8001a5a:	d80a      	bhi.n	8001a72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f000 fdb1 	bl	80025ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a68:	4a06      	ldr	r2, [pc, #24]	@ (8001a84 <HAL_InitTick+0x5c>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	e000      	b.n	8001a74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000000 	.word	0x20000000
 8001a80:	20000008 	.word	0x20000008
 8001a84:	20000004 	.word	0x20000004

08001a88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a8c:	4b05      	ldr	r3, [pc, #20]	@ (8001aa4 <HAL_IncTick+0x1c>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b05      	ldr	r3, [pc, #20]	@ (8001aa8 <HAL_IncTick+0x20>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4413      	add	r3, r2
 8001a98:	4a03      	ldr	r2, [pc, #12]	@ (8001aa8 <HAL_IncTick+0x20>)
 8001a9a:	6013      	str	r3, [r2, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	20000308 	.word	0x20000308

08001aac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  return uwTick;
 8001ab0:	4b02      	ldr	r3, [pc, #8]	@ (8001abc <HAL_GetTick+0x10>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr
 8001abc:	20000308 	.word	0x20000308

08001ac0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e0be      	b.n	8001c60 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d109      	bne.n	8001b04 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2200      	movs	r2, #0
 8001afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fd70 	bl	80015e4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f000 fb8f 	bl	8002228 <ADC_ConversionStop_Disable>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f040 8099 	bne.w	8001c4e <HAL_ADC_Init+0x18e>
 8001b1c:	7dfb      	ldrb	r3, [r7, #23]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	f040 8095 	bne.w	8001c4e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001b2c:	f023 0302 	bic.w	r3, r3, #2
 8001b30:	f043 0202 	orr.w	r2, r3, #2
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b40:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7b1b      	ldrb	r3, [r3, #12]
 8001b46:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b48:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b4a:	68ba      	ldr	r2, [r7, #8]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b58:	d003      	beq.n	8001b62 <HAL_ADC_Init+0xa2>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d102      	bne.n	8001b68 <HAL_ADC_Init+0xa8>
 8001b62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b66:	e000      	b.n	8001b6a <HAL_ADC_Init+0xaa>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	7d1b      	ldrb	r3, [r3, #20]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d119      	bne.n	8001bac <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7b1b      	ldrb	r3, [r3, #12]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d109      	bne.n	8001b94 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	3b01      	subs	r3, #1
 8001b86:	035a      	lsls	r2, r3, #13
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b90:	613b      	str	r3, [r7, #16]
 8001b92:	e00b      	b.n	8001bac <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b98:	f043 0220 	orr.w	r2, r3, #32
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ba4:	f043 0201 	orr.w	r2, r3, #1
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	4b28      	ldr	r3, [pc, #160]	@ (8001c68 <HAL_ADC_Init+0x1a8>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	68b9      	ldr	r1, [r7, #8]
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001bdc:	d003      	beq.n	8001be6 <HAL_ADC_Init+0x126>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d104      	bne.n	8001bf0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	051b      	lsls	r3, r3, #20
 8001bee:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bf6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	430a      	orrs	r2, r1
 8001c02:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <HAL_ADC_Init+0x1ac>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d10b      	bne.n	8001c2c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c1e:	f023 0303 	bic.w	r3, r3, #3
 8001c22:	f043 0201 	orr.w	r2, r3, #1
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c2a:	e018      	b.n	8001c5e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c30:	f023 0312 	bic.w	r3, r3, #18
 8001c34:	f043 0210 	orr.w	r2, r3, #16
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c40:	f043 0201 	orr.w	r2, r3, #1
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001c4c:	e007      	b.n	8001c5e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c52:	f043 0210 	orr.w	r2, r3, #16
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	ffe1f7fd 	.word	0xffe1f7fd
 8001c6c:	ff1f0efe 	.word	0xff1f0efe

08001c70 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d101      	bne.n	8001c8a <HAL_ADC_Start_IT+0x1a>
 8001c86:	2302      	movs	r3, #2
 8001c88:	e0a0      	b.n	8001dcc <HAL_ADC_Start_IT+0x15c>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 fa6e 	bl	8002174 <ADC_Enable>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001c9c:	7bfb      	ldrb	r3, [r7, #15]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f040 808f 	bne.w	8001dc2 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001cac:	f023 0301 	bic.w	r3, r3, #1
 8001cb0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a45      	ldr	r2, [pc, #276]	@ (8001dd4 <HAL_ADC_Start_IT+0x164>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d105      	bne.n	8001cce <HAL_ADC_Start_IT+0x5e>
 8001cc2:	4b45      	ldr	r3, [pc, #276]	@ (8001dd8 <HAL_ADC_Start_IT+0x168>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d115      	bne.n	8001cfa <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d026      	beq.n	8001d36 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cf0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cf8:	e01d      	b.n	8001d36 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cfe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a33      	ldr	r2, [pc, #204]	@ (8001dd8 <HAL_ADC_Start_IT+0x168>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d004      	beq.n	8001d1a <HAL_ADC_Start_IT+0xaa>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a2f      	ldr	r2, [pc, #188]	@ (8001dd4 <HAL_ADC_Start_IT+0x164>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d10d      	bne.n	8001d36 <HAL_ADC_Start_IT+0xc6>
 8001d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd8 <HAL_ADC_Start_IT+0x168>)
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d007      	beq.n	8001d36 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d2e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d006      	beq.n	8001d50 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d46:	f023 0206 	bic.w	r2, r3, #6
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001d4e:	e002      	b.n	8001d56 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f06f 0202 	mvn.w	r2, #2
 8001d66:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f042 0220 	orr.w	r2, r2, #32
 8001d76:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001d82:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001d86:	d113      	bne.n	8001db0 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d8c:	4a11      	ldr	r2, [pc, #68]	@ (8001dd4 <HAL_ADC_Start_IT+0x164>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d105      	bne.n	8001d9e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001d92:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <HAL_ADC_Start_IT+0x168>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d108      	bne.n	8001db0 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001dac:	609a      	str	r2, [r3, #8]
 8001dae:	e00c      	b.n	8001dca <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689a      	ldr	r2, [r3, #8]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001dbe:	609a      	str	r2, [r3, #8]
 8001dc0:	e003      	b.n	8001dca <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40012800 	.word	0x40012800
 8001dd8:	40012400 	.word	0x40012400

08001ddc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bc80      	pop	{r7}
 8001df2:	4770      	bx	lr

08001df4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	f003 0320 	and.w	r3, r3, #32
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d03e      	beq.n	8001e94 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f003 0302 	and.w	r3, r3, #2
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d039      	beq.n	8001e94 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d105      	bne.n	8001e38 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001e42:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001e46:	d11d      	bne.n	8001e84 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d119      	bne.n	8001e84 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 0220 	bic.w	r2, r2, #32
 8001e5e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d105      	bne.n	8001e84 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f043 0201 	orr.w	r2, r3, #1
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7ff fb51 	bl	800152c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f06f 0212 	mvn.w	r2, #18
 8001e92:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d04d      	beq.n	8001f3a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d048      	beq.n	8001f3a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d105      	bne.n	8001ec0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001eca:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001ece:	d012      	beq.n	8001ef6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d125      	bne.n	8001f2a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001ee8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001eec:	d11d      	bne.n	8001f2a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d119      	bne.n	8001f2a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f04:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f0a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d105      	bne.n	8001f2a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f22:	f043 0201 	orr.w	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 fa6c 	bl	8002408 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f06f 020c 	mvn.w	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d012      	beq.n	8001f6a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00d      	beq.n	8001f6a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f52:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f809 	bl	8001f72 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0201 	mvn.w	r2, #1
 8001f68:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001f7a:	bf00      	nop
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr

08001f84 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d101      	bne.n	8001fa4 <HAL_ADC_ConfigChannel+0x20>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e0dc      	b.n	800215e <HAL_ADC_ConfigChannel+0x1da>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	2b06      	cmp	r3, #6
 8001fb2:	d81c      	bhi.n	8001fee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	685a      	ldr	r2, [r3, #4]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3b05      	subs	r3, #5
 8001fc6:	221f      	movs	r2, #31
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	4019      	ands	r1, r3
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	6818      	ldr	r0, [r3, #0]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685a      	ldr	r2, [r3, #4]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	3b05      	subs	r3, #5
 8001fe0:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	635a      	str	r2, [r3, #52]	@ 0x34
 8001fec:	e03c      	b.n	8002068 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b0c      	cmp	r3, #12
 8001ff4:	d81c      	bhi.n	8002030 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	3b23      	subs	r3, #35	@ 0x23
 8002008:	221f      	movs	r2, #31
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	4019      	ands	r1, r3
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685a      	ldr	r2, [r3, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	3b23      	subs	r3, #35	@ 0x23
 8002022:	fa00 f203 	lsl.w	r2, r0, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	430a      	orrs	r2, r1
 800202c:	631a      	str	r2, [r3, #48]	@ 0x30
 800202e:	e01b      	b.n	8002068 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	4613      	mov	r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	3b41      	subs	r3, #65	@ 0x41
 8002042:	221f      	movs	r2, #31
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	43db      	mvns	r3, r3
 800204a:	4019      	ands	r1, r3
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	6818      	ldr	r0, [r3, #0]
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	3b41      	subs	r3, #65	@ 0x41
 800205c:	fa00 f203 	lsl.w	r2, r0, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b09      	cmp	r3, #9
 800206e:	d91c      	bls.n	80020aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68d9      	ldr	r1, [r3, #12]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	4613      	mov	r3, r2
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	4413      	add	r3, r2
 8002080:	3b1e      	subs	r3, #30
 8002082:	2207      	movs	r2, #7
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	4019      	ands	r1, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	6898      	ldr	r0, [r3, #8]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4613      	mov	r3, r2
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4413      	add	r3, r2
 800209a:	3b1e      	subs	r3, #30
 800209c:	fa00 f203 	lsl.w	r2, r0, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	60da      	str	r2, [r3, #12]
 80020a8:	e019      	b.n	80020de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6919      	ldr	r1, [r3, #16]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4613      	mov	r3, r2
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	4413      	add	r3, r2
 80020ba:	2207      	movs	r2, #7
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	4019      	ands	r1, r3
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6898      	ldr	r0, [r3, #8]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4613      	mov	r3, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4413      	add	r3, r2
 80020d2:	fa00 f203 	lsl.w	r2, r0, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2b10      	cmp	r3, #16
 80020e4:	d003      	beq.n	80020ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80020ea:	2b11      	cmp	r3, #17
 80020ec:	d132      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a1d      	ldr	r2, [pc, #116]	@ (8002168 <HAL_ADC_ConfigChannel+0x1e4>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d125      	bne.n	8002144 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d126      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002114:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2b10      	cmp	r3, #16
 800211c:	d11a      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800211e:	4b13      	ldr	r3, [pc, #76]	@ (800216c <HAL_ADC_ConfigChannel+0x1e8>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a13      	ldr	r2, [pc, #76]	@ (8002170 <HAL_ADC_ConfigChannel+0x1ec>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	0c9a      	lsrs	r2, r3, #18
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002134:	e002      	b.n	800213c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	3b01      	subs	r3, #1
 800213a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d1f9      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x1b2>
 8002142:	e007      	b.n	8002154 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002148:	f043 0220 	orr.w	r2, r3, #32
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr
 8002168:	40012400 	.word	0x40012400
 800216c:	20000000 	.word	0x20000000
 8002170:	431bde83 	.word	0x431bde83

08002174 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800217c:	2300      	movs	r3, #0
 800217e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b01      	cmp	r3, #1
 8002190:	d040      	beq.n	8002214 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f042 0201 	orr.w	r2, r2, #1
 80021a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002220 <ADC_Enable+0xac>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002224 <ADC_Enable+0xb0>)
 80021a8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ac:	0c9b      	lsrs	r3, r3, #18
 80021ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021b0:	e002      	b.n	80021b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	3b01      	subs	r3, #1
 80021b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f9      	bne.n	80021b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80021be:	f7ff fc75 	bl	8001aac <HAL_GetTick>
 80021c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021c4:	e01f      	b.n	8002206 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021c6:	f7ff fc71 	bl	8001aac <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d918      	bls.n	8002206 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d011      	beq.n	8002206 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e6:	f043 0210 	orr.w	r2, r3, #16
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f2:	f043 0201 	orr.w	r2, r3, #1
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e007      	b.n	8002216 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b01      	cmp	r3, #1
 8002212:	d1d8      	bne.n	80021c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000000 	.word	0x20000000
 8002224:	431bde83 	.word	0x431bde83

08002228 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002230:	2300      	movs	r3, #0
 8002232:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b01      	cmp	r3, #1
 8002240:	d12e      	bne.n	80022a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0201 	bic.w	r2, r2, #1
 8002250:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002252:	f7ff fc2b 	bl	8001aac <HAL_GetTick>
 8002256:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002258:	e01b      	b.n	8002292 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800225a:	f7ff fc27 	bl	8001aac <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	2b02      	cmp	r3, #2
 8002266:	d914      	bls.n	8002292 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	2b01      	cmp	r3, #1
 8002274:	d10d      	bne.n	8002292 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227a:	f043 0210 	orr.w	r2, r3, #16
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002286:	f043 0201 	orr.w	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e007      	b.n	80022a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f003 0301 	and.w	r3, r3, #1
 800229c:	2b01      	cmp	r3, #1
 800229e:	d0dc      	beq.n	800225a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
	...

080022ac <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80022ac:	b590      	push	{r4, r7, lr}
 80022ae:	b087      	sub	sp, #28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d101      	bne.n	80022ca <HAL_ADCEx_Calibration_Start+0x1e>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e097      	b.n	80023fa <HAL_ADCEx_Calibration_Start+0x14e>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f7ff ffa8 	bl	8002228 <ADC_ConversionStop_Disable>
 80022d8:	4603      	mov	r3, r0
 80022da:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7ff ff49 	bl	8002174 <ADC_Enable>
 80022e2:	4603      	mov	r3, r0
 80022e4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80022e6:	7dfb      	ldrb	r3, [r7, #23]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f040 8081 	bne.w	80023f0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022f6:	f023 0302 	bic.w	r3, r3, #2
 80022fa:	f043 0202 	orr.w	r2, r3, #2
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002302:	4b40      	ldr	r3, [pc, #256]	@ (8002404 <HAL_ADCEx_Calibration_Start+0x158>)
 8002304:	681c      	ldr	r4, [r3, #0]
 8002306:	2002      	movs	r0, #2
 8002308:	f001 f812 	bl	8003330 <HAL_RCCEx_GetPeriphCLKFreq>
 800230c:	4603      	mov	r3, r0
 800230e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002312:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002314:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002316:	e002      	b.n	800231e <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3b01      	subs	r3, #1
 800231c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1f9      	bne.n	8002318 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f042 0208 	orr.w	r2, r2, #8
 8002332:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002334:	f7ff fbba 	bl	8001aac <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800233a:	e01b      	b.n	8002374 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800233c:	f7ff fbb6 	bl	8001aac <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b0a      	cmp	r3, #10
 8002348:	d914      	bls.n	8002374 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0308 	and.w	r3, r3, #8
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00d      	beq.n	8002374 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235c:	f023 0312 	bic.w	r3, r3, #18
 8002360:	f043 0210 	orr.w	r2, r3, #16
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e042      	b.n	80023fa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1dc      	bne.n	800233c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f042 0204 	orr.w	r2, r2, #4
 8002390:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002392:	f7ff fb8b 	bl	8001aac <HAL_GetTick>
 8002396:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002398:	e01b      	b.n	80023d2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800239a:	f7ff fb87 	bl	8001aac <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b0a      	cmp	r3, #10
 80023a6:	d914      	bls.n	80023d2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0304 	and.w	r3, r3, #4
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00d      	beq.n	80023d2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ba:	f023 0312 	bic.w	r3, r3, #18
 80023be:	f043 0210 	orr.w	r2, r3, #16
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e013      	b.n	80023fa <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1dc      	bne.n	800239a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023e4:	f023 0303 	bic.w	r3, r3, #3
 80023e8:	f043 0201 	orr.w	r2, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	371c      	adds	r7, #28
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd90      	pop	{r4, r7, pc}
 8002402:	bf00      	nop
 8002404:	20000000 	.word	0x20000000

08002408 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr
	...

0800241c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800242c:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <__NVIC_SetPriorityGrouping+0x44>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002432:	68ba      	ldr	r2, [r7, #8]
 8002434:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002438:	4013      	ands	r3, r2
 800243a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002444:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800244c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244e:	4a04      	ldr	r2, [pc, #16]	@ (8002460 <__NVIC_SetPriorityGrouping+0x44>)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	60d3      	str	r3, [r2, #12]
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000ed00 	.word	0xe000ed00

08002464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002468:	4b04      	ldr	r3, [pc, #16]	@ (800247c <__NVIC_GetPriorityGrouping+0x18>)
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	0a1b      	lsrs	r3, r3, #8
 800246e:	f003 0307 	and.w	r3, r3, #7
}
 8002472:	4618      	mov	r0, r3
 8002474:	46bd      	mov	sp, r7
 8002476:	bc80      	pop	{r7}
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000ed00 	.word	0xe000ed00

08002480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248e:	2b00      	cmp	r3, #0
 8002490:	db0b      	blt.n	80024aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	f003 021f 	and.w	r2, r3, #31
 8002498:	4906      	ldr	r1, [pc, #24]	@ (80024b4 <__NVIC_EnableIRQ+0x34>)
 800249a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249e:	095b      	lsrs	r3, r3, #5
 80024a0:	2001      	movs	r0, #1
 80024a2:	fa00 f202 	lsl.w	r2, r0, r2
 80024a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024aa:	bf00      	nop
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bc80      	pop	{r7}
 80024b2:	4770      	bx	lr
 80024b4:	e000e100 	.word	0xe000e100

080024b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	db0a      	blt.n	80024e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	b2da      	uxtb	r2, r3
 80024d0:	490c      	ldr	r1, [pc, #48]	@ (8002504 <__NVIC_SetPriority+0x4c>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	0112      	lsls	r2, r2, #4
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	440b      	add	r3, r1
 80024dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024e0:	e00a      	b.n	80024f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	4908      	ldr	r1, [pc, #32]	@ (8002508 <__NVIC_SetPriority+0x50>)
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	3b04      	subs	r3, #4
 80024f0:	0112      	lsls	r2, r2, #4
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	440b      	add	r3, r1
 80024f6:	761a      	strb	r2, [r3, #24]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000e100 	.word	0xe000e100
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800250c:	b480      	push	{r7}
 800250e:	b089      	sub	sp, #36	@ 0x24
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	f1c3 0307 	rsb	r3, r3, #7
 8002526:	2b04      	cmp	r3, #4
 8002528:	bf28      	it	cs
 800252a:	2304      	movcs	r3, #4
 800252c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	3304      	adds	r3, #4
 8002532:	2b06      	cmp	r3, #6
 8002534:	d902      	bls.n	800253c <NVIC_EncodePriority+0x30>
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3b03      	subs	r3, #3
 800253a:	e000      	b.n	800253e <NVIC_EncodePriority+0x32>
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002540:	f04f 32ff 	mov.w	r2, #4294967295
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43da      	mvns	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	401a      	ands	r2, r3
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002554:	f04f 31ff 	mov.w	r1, #4294967295
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	43d9      	mvns	r1, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002564:	4313      	orrs	r3, r2
         );
}
 8002566:	4618      	mov	r0, r3
 8002568:	3724      	adds	r7, #36	@ 0x24
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002580:	d301      	bcc.n	8002586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002582:	2301      	movs	r3, #1
 8002584:	e00f      	b.n	80025a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002586:	4a0a      	ldr	r2, [pc, #40]	@ (80025b0 <SysTick_Config+0x40>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3b01      	subs	r3, #1
 800258c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258e:	210f      	movs	r1, #15
 8002590:	f04f 30ff 	mov.w	r0, #4294967295
 8002594:	f7ff ff90 	bl	80024b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <SysTick_Config+0x40>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259e:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <SysTick_Config+0x40>)
 80025a0:	2207      	movs	r2, #7
 80025a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	e000e010 	.word	0xe000e010

080025b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff2d 	bl	800241c <__NVIC_SetPriorityGrouping>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4603      	mov	r3, r0
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025dc:	f7ff ff42 	bl	8002464 <__NVIC_GetPriorityGrouping>
 80025e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	f7ff ff90 	bl	800250c <NVIC_EncodePriority>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff5f 	bl	80024b8 <__NVIC_SetPriority>
}
 80025fa:	bf00      	nop
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff35 	bl	8002480 <__NVIC_EnableIRQ>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7ff ffa2 	bl	8002570 <SysTick_Config>
 800262c:	4603      	mov	r3, r0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
	...

08002638 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002638:	b480      	push	{r7}
 800263a:	b08b      	sub	sp, #44	@ 0x2c
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002642:	2300      	movs	r3, #0
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002646:	2300      	movs	r3, #0
 8002648:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800264a:	e169      	b.n	8002920 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800264c:	2201      	movs	r2, #1
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	69fa      	ldr	r2, [r7, #28]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	429a      	cmp	r2, r3
 8002666:	f040 8158 	bne.w	800291a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	4a9a      	ldr	r2, [pc, #616]	@ (80028d8 <HAL_GPIO_Init+0x2a0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d05e      	beq.n	8002732 <HAL_GPIO_Init+0xfa>
 8002674:	4a98      	ldr	r2, [pc, #608]	@ (80028d8 <HAL_GPIO_Init+0x2a0>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d875      	bhi.n	8002766 <HAL_GPIO_Init+0x12e>
 800267a:	4a98      	ldr	r2, [pc, #608]	@ (80028dc <HAL_GPIO_Init+0x2a4>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d058      	beq.n	8002732 <HAL_GPIO_Init+0xfa>
 8002680:	4a96      	ldr	r2, [pc, #600]	@ (80028dc <HAL_GPIO_Init+0x2a4>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d86f      	bhi.n	8002766 <HAL_GPIO_Init+0x12e>
 8002686:	4a96      	ldr	r2, [pc, #600]	@ (80028e0 <HAL_GPIO_Init+0x2a8>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d052      	beq.n	8002732 <HAL_GPIO_Init+0xfa>
 800268c:	4a94      	ldr	r2, [pc, #592]	@ (80028e0 <HAL_GPIO_Init+0x2a8>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d869      	bhi.n	8002766 <HAL_GPIO_Init+0x12e>
 8002692:	4a94      	ldr	r2, [pc, #592]	@ (80028e4 <HAL_GPIO_Init+0x2ac>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d04c      	beq.n	8002732 <HAL_GPIO_Init+0xfa>
 8002698:	4a92      	ldr	r2, [pc, #584]	@ (80028e4 <HAL_GPIO_Init+0x2ac>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d863      	bhi.n	8002766 <HAL_GPIO_Init+0x12e>
 800269e:	4a92      	ldr	r2, [pc, #584]	@ (80028e8 <HAL_GPIO_Init+0x2b0>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d046      	beq.n	8002732 <HAL_GPIO_Init+0xfa>
 80026a4:	4a90      	ldr	r2, [pc, #576]	@ (80028e8 <HAL_GPIO_Init+0x2b0>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d85d      	bhi.n	8002766 <HAL_GPIO_Init+0x12e>
 80026aa:	2b12      	cmp	r3, #18
 80026ac:	d82a      	bhi.n	8002704 <HAL_GPIO_Init+0xcc>
 80026ae:	2b12      	cmp	r3, #18
 80026b0:	d859      	bhi.n	8002766 <HAL_GPIO_Init+0x12e>
 80026b2:	a201      	add	r2, pc, #4	@ (adr r2, 80026b8 <HAL_GPIO_Init+0x80>)
 80026b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b8:	08002733 	.word	0x08002733
 80026bc:	0800270d 	.word	0x0800270d
 80026c0:	0800271f 	.word	0x0800271f
 80026c4:	08002761 	.word	0x08002761
 80026c8:	08002767 	.word	0x08002767
 80026cc:	08002767 	.word	0x08002767
 80026d0:	08002767 	.word	0x08002767
 80026d4:	08002767 	.word	0x08002767
 80026d8:	08002767 	.word	0x08002767
 80026dc:	08002767 	.word	0x08002767
 80026e0:	08002767 	.word	0x08002767
 80026e4:	08002767 	.word	0x08002767
 80026e8:	08002767 	.word	0x08002767
 80026ec:	08002767 	.word	0x08002767
 80026f0:	08002767 	.word	0x08002767
 80026f4:	08002767 	.word	0x08002767
 80026f8:	08002767 	.word	0x08002767
 80026fc:	08002715 	.word	0x08002715
 8002700:	08002729 	.word	0x08002729
 8002704:	4a79      	ldr	r2, [pc, #484]	@ (80028ec <HAL_GPIO_Init+0x2b4>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d013      	beq.n	8002732 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800270a:	e02c      	b.n	8002766 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	623b      	str	r3, [r7, #32]
          break;
 8002712:	e029      	b.n	8002768 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	3304      	adds	r3, #4
 800271a:	623b      	str	r3, [r7, #32]
          break;
 800271c:	e024      	b.n	8002768 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	3308      	adds	r3, #8
 8002724:	623b      	str	r3, [r7, #32]
          break;
 8002726:	e01f      	b.n	8002768 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	330c      	adds	r3, #12
 800272e:	623b      	str	r3, [r7, #32]
          break;
 8002730:	e01a      	b.n	8002768 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d102      	bne.n	8002740 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800273a:	2304      	movs	r3, #4
 800273c:	623b      	str	r3, [r7, #32]
          break;
 800273e:	e013      	b.n	8002768 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d105      	bne.n	8002754 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002748:	2308      	movs	r3, #8
 800274a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	69fa      	ldr	r2, [r7, #28]
 8002750:	611a      	str	r2, [r3, #16]
          break;
 8002752:	e009      	b.n	8002768 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002754:	2308      	movs	r3, #8
 8002756:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	615a      	str	r2, [r3, #20]
          break;
 800275e:	e003      	b.n	8002768 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002760:	2300      	movs	r3, #0
 8002762:	623b      	str	r3, [r7, #32]
          break;
 8002764:	e000      	b.n	8002768 <HAL_GPIO_Init+0x130>
          break;
 8002766:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	2bff      	cmp	r3, #255	@ 0xff
 800276c:	d801      	bhi.n	8002772 <HAL_GPIO_Init+0x13a>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	e001      	b.n	8002776 <HAL_GPIO_Init+0x13e>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	3304      	adds	r3, #4
 8002776:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002778:	69bb      	ldr	r3, [r7, #24]
 800277a:	2bff      	cmp	r3, #255	@ 0xff
 800277c:	d802      	bhi.n	8002784 <HAL_GPIO_Init+0x14c>
 800277e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	e002      	b.n	800278a <HAL_GPIO_Init+0x152>
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	3b08      	subs	r3, #8
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	210f      	movs	r1, #15
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	fa01 f303 	lsl.w	r3, r1, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	401a      	ands	r2, r3
 800279c:	6a39      	ldr	r1, [r7, #32]
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	fa01 f303 	lsl.w	r3, r1, r3
 80027a4:	431a      	orrs	r2, r3
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 80b1 	beq.w	800291a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027b8:	4b4d      	ldr	r3, [pc, #308]	@ (80028f0 <HAL_GPIO_Init+0x2b8>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	4a4c      	ldr	r2, [pc, #304]	@ (80028f0 <HAL_GPIO_Init+0x2b8>)
 80027be:	f043 0301 	orr.w	r3, r3, #1
 80027c2:	6193      	str	r3, [r2, #24]
 80027c4:	4b4a      	ldr	r3, [pc, #296]	@ (80028f0 <HAL_GPIO_Init+0x2b8>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027d0:	4a48      	ldr	r2, [pc, #288]	@ (80028f4 <HAL_GPIO_Init+0x2bc>)
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	089b      	lsrs	r3, r3, #2
 80027d6:	3302      	adds	r3, #2
 80027d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	220f      	movs	r2, #15
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a40      	ldr	r2, [pc, #256]	@ (80028f8 <HAL_GPIO_Init+0x2c0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d013      	beq.n	8002824 <HAL_GPIO_Init+0x1ec>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a3f      	ldr	r2, [pc, #252]	@ (80028fc <HAL_GPIO_Init+0x2c4>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00d      	beq.n	8002820 <HAL_GPIO_Init+0x1e8>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a3e      	ldr	r2, [pc, #248]	@ (8002900 <HAL_GPIO_Init+0x2c8>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d007      	beq.n	800281c <HAL_GPIO_Init+0x1e4>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a3d      	ldr	r2, [pc, #244]	@ (8002904 <HAL_GPIO_Init+0x2cc>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d101      	bne.n	8002818 <HAL_GPIO_Init+0x1e0>
 8002814:	2303      	movs	r3, #3
 8002816:	e006      	b.n	8002826 <HAL_GPIO_Init+0x1ee>
 8002818:	2304      	movs	r3, #4
 800281a:	e004      	b.n	8002826 <HAL_GPIO_Init+0x1ee>
 800281c:	2302      	movs	r3, #2
 800281e:	e002      	b.n	8002826 <HAL_GPIO_Init+0x1ee>
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <HAL_GPIO_Init+0x1ee>
 8002824:	2300      	movs	r3, #0
 8002826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002828:	f002 0203 	and.w	r2, r2, #3
 800282c:	0092      	lsls	r2, r2, #2
 800282e:	4093      	lsls	r3, r2
 8002830:	68fa      	ldr	r2, [r7, #12]
 8002832:	4313      	orrs	r3, r2
 8002834:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002836:	492f      	ldr	r1, [pc, #188]	@ (80028f4 <HAL_GPIO_Init+0x2bc>)
 8002838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283a:	089b      	lsrs	r3, r3, #2
 800283c:	3302      	adds	r3, #2
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d006      	beq.n	800285e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002850:	4b2d      	ldr	r3, [pc, #180]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	492c      	ldr	r1, [pc, #176]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	4313      	orrs	r3, r2
 800285a:	608b      	str	r3, [r1, #8]
 800285c:	e006      	b.n	800286c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800285e:	4b2a      	ldr	r3, [pc, #168]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	43db      	mvns	r3, r3
 8002866:	4928      	ldr	r1, [pc, #160]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 8002868:	4013      	ands	r3, r2
 800286a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d006      	beq.n	8002886 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002878:	4b23      	ldr	r3, [pc, #140]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	4922      	ldr	r1, [pc, #136]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	4313      	orrs	r3, r2
 8002882:	60cb      	str	r3, [r1, #12]
 8002884:	e006      	b.n	8002894 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002886:	4b20      	ldr	r3, [pc, #128]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 8002888:	68da      	ldr	r2, [r3, #12]
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	43db      	mvns	r3, r3
 800288e:	491e      	ldr	r1, [pc, #120]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 8002890:	4013      	ands	r3, r2
 8002892:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d006      	beq.n	80028ae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028a0:	4b19      	ldr	r3, [pc, #100]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	4918      	ldr	r1, [pc, #96]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	604b      	str	r3, [r1, #4]
 80028ac:	e006      	b.n	80028bc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028ae:	4b16      	ldr	r3, [pc, #88]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	4914      	ldr	r1, [pc, #80]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d021      	beq.n	800290c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	490e      	ldr	r1, [pc, #56]	@ (8002908 <HAL_GPIO_Init+0x2d0>)
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	600b      	str	r3, [r1, #0]
 80028d4:	e021      	b.n	800291a <HAL_GPIO_Init+0x2e2>
 80028d6:	bf00      	nop
 80028d8:	10320000 	.word	0x10320000
 80028dc:	10310000 	.word	0x10310000
 80028e0:	10220000 	.word	0x10220000
 80028e4:	10210000 	.word	0x10210000
 80028e8:	10120000 	.word	0x10120000
 80028ec:	10110000 	.word	0x10110000
 80028f0:	40021000 	.word	0x40021000
 80028f4:	40010000 	.word	0x40010000
 80028f8:	40010800 	.word	0x40010800
 80028fc:	40010c00 	.word	0x40010c00
 8002900:	40011000 	.word	0x40011000
 8002904:	40011400 	.word	0x40011400
 8002908:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800290c:	4b0b      	ldr	r3, [pc, #44]	@ (800293c <HAL_GPIO_Init+0x304>)
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	43db      	mvns	r3, r3
 8002914:	4909      	ldr	r1, [pc, #36]	@ (800293c <HAL_GPIO_Init+0x304>)
 8002916:	4013      	ands	r3, r2
 8002918:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	3301      	adds	r3, #1
 800291e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	fa22 f303 	lsr.w	r3, r2, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	f47f ae8e 	bne.w	800264c <HAL_GPIO_Init+0x14>
  }
}
 8002930:	bf00      	nop
 8002932:	bf00      	nop
 8002934:	372c      	adds	r7, #44	@ 0x2c
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	40010400 	.word	0x40010400

08002940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	807b      	strh	r3, [r7, #2]
 800294c:	4613      	mov	r3, r2
 800294e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002950:	787b      	ldrb	r3, [r7, #1]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002956:	887a      	ldrh	r2, [r7, #2]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800295c:	e003      	b.n	8002966 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800295e:	887b      	ldrh	r3, [r7, #2]
 8002960:	041a      	lsls	r2, r3, #16
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	611a      	str	r2, [r3, #16]
}
 8002966:	bf00      	nop
 8002968:	370c      	adds	r7, #12
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr

08002970 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002982:	887a      	ldrh	r2, [r7, #2]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4013      	ands	r3, r2
 8002988:	041a      	lsls	r2, r3, #16
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	43d9      	mvns	r1, r3
 800298e:	887b      	ldrh	r3, [r7, #2]
 8002990:	400b      	ands	r3, r1
 8002992:	431a      	orrs	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	611a      	str	r2, [r3, #16]
}
 8002998:	bf00      	nop
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr
	...

080029a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b086      	sub	sp, #24
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d101      	bne.n	80029b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e272      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 8087 	beq.w	8002ad2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029c4:	4b92      	ldr	r3, [pc, #584]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 030c 	and.w	r3, r3, #12
 80029cc:	2b04      	cmp	r3, #4
 80029ce:	d00c      	beq.n	80029ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029d0:	4b8f      	ldr	r3, [pc, #572]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 030c 	and.w	r3, r3, #12
 80029d8:	2b08      	cmp	r3, #8
 80029da:	d112      	bne.n	8002a02 <HAL_RCC_OscConfig+0x5e>
 80029dc:	4b8c      	ldr	r3, [pc, #560]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e8:	d10b      	bne.n	8002a02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029ea:	4b89      	ldr	r3, [pc, #548]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d06c      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x12c>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d168      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e24c      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a0a:	d106      	bne.n	8002a1a <HAL_RCC_OscConfig+0x76>
 8002a0c:	4b80      	ldr	r3, [pc, #512]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a7f      	ldr	r2, [pc, #508]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a16:	6013      	str	r3, [r2, #0]
 8002a18:	e02e      	b.n	8002a78 <HAL_RCC_OscConfig+0xd4>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10c      	bne.n	8002a3c <HAL_RCC_OscConfig+0x98>
 8002a22:	4b7b      	ldr	r3, [pc, #492]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a7a      	ldr	r2, [pc, #488]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a2c:	6013      	str	r3, [r2, #0]
 8002a2e:	4b78      	ldr	r3, [pc, #480]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a77      	ldr	r2, [pc, #476]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	e01d      	b.n	8002a78 <HAL_RCC_OscConfig+0xd4>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a44:	d10c      	bne.n	8002a60 <HAL_RCC_OscConfig+0xbc>
 8002a46:	4b72      	ldr	r3, [pc, #456]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a71      	ldr	r2, [pc, #452]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	4b6f      	ldr	r3, [pc, #444]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a6e      	ldr	r2, [pc, #440]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5c:	6013      	str	r3, [r2, #0]
 8002a5e:	e00b      	b.n	8002a78 <HAL_RCC_OscConfig+0xd4>
 8002a60:	4b6b      	ldr	r3, [pc, #428]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a6a      	ldr	r2, [pc, #424]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	4b68      	ldr	r3, [pc, #416]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a67      	ldr	r2, [pc, #412]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d013      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a80:	f7ff f814 	bl	8001aac <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a88:	f7ff f810 	bl	8001aac <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e200      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9a:	4b5d      	ldr	r3, [pc, #372]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0xe4>
 8002aa6:	e014      	b.n	8002ad2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa8:	f7ff f800 	bl	8001aac <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab0:	f7fe fffc 	bl	8001aac <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b64      	cmp	r3, #100	@ 0x64
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e1ec      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac2:	4b53      	ldr	r3, [pc, #332]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f0      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x10c>
 8002ace:	e000      	b.n	8002ad2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d063      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ade:	4b4c      	ldr	r3, [pc, #304]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f003 030c 	and.w	r3, r3, #12
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00b      	beq.n	8002b02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002aea:	4b49      	ldr	r3, [pc, #292]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	2b08      	cmp	r3, #8
 8002af4:	d11c      	bne.n	8002b30 <HAL_RCC_OscConfig+0x18c>
 8002af6:	4b46      	ldr	r3, [pc, #280]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d116      	bne.n	8002b30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b02:	4b43      	ldr	r3, [pc, #268]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d005      	beq.n	8002b1a <HAL_RCC_OscConfig+0x176>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d001      	beq.n	8002b1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e1c0      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b1a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	4939      	ldr	r1, [pc, #228]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b2e:	e03a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d020      	beq.n	8002b7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b38:	4b36      	ldr	r3, [pc, #216]	@ (8002c14 <HAL_RCC_OscConfig+0x270>)
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b3e:	f7fe ffb5 	bl	8001aac <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b46:	f7fe ffb1 	bl	8001aac <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e1a1      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b58:	4b2d      	ldr	r3, [pc, #180]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d0f0      	beq.n	8002b46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b64:	4b2a      	ldr	r3, [pc, #168]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	695b      	ldr	r3, [r3, #20]
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	4927      	ldr	r1, [pc, #156]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	600b      	str	r3, [r1, #0]
 8002b78:	e015      	b.n	8002ba6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b7a:	4b26      	ldr	r3, [pc, #152]	@ (8002c14 <HAL_RCC_OscConfig+0x270>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b80:	f7fe ff94 	bl	8001aac <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b88:	f7fe ff90 	bl	8001aac <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e180      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0308 	and.w	r3, r3, #8
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d03a      	beq.n	8002c28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d019      	beq.n	8002bee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bba:	4b17      	ldr	r3, [pc, #92]	@ (8002c18 <HAL_RCC_OscConfig+0x274>)
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc0:	f7fe ff74 	bl	8001aac <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc8:	f7fe ff70 	bl	8001aac <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e160      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bda:	4b0d      	ldr	r3, [pc, #52]	@ (8002c10 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d0f0      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002be6:	2001      	movs	r0, #1
 8002be8:	f000 face 	bl	8003188 <RCC_Delay>
 8002bec:	e01c      	b.n	8002c28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bee:	4b0a      	ldr	r3, [pc, #40]	@ (8002c18 <HAL_RCC_OscConfig+0x274>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf4:	f7fe ff5a 	bl	8001aac <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bfa:	e00f      	b.n	8002c1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfc:	f7fe ff56 	bl	8001aac <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d908      	bls.n	8002c1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e146      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
 8002c0e:	bf00      	nop
 8002c10:	40021000 	.word	0x40021000
 8002c14:	42420000 	.word	0x42420000
 8002c18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c1c:	4b92      	ldr	r3, [pc, #584]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c20:	f003 0302 	and.w	r3, r3, #2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1e9      	bne.n	8002bfc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f000 80a6 	beq.w	8002d82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c36:	2300      	movs	r3, #0
 8002c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c3a:	4b8b      	ldr	r3, [pc, #556]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10d      	bne.n	8002c62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c46:	4b88      	ldr	r3, [pc, #544]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	4a87      	ldr	r2, [pc, #540]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c50:	61d3      	str	r3, [r2, #28]
 8002c52:	4b85      	ldr	r3, [pc, #532]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002c54:	69db      	ldr	r3, [r3, #28]
 8002c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c62:	4b82      	ldr	r3, [pc, #520]	@ (8002e6c <HAL_RCC_OscConfig+0x4c8>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d118      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c6e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e6c <HAL_RCC_OscConfig+0x4c8>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a7e      	ldr	r2, [pc, #504]	@ (8002e6c <HAL_RCC_OscConfig+0x4c8>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c7a:	f7fe ff17 	bl	8001aac <HAL_GetTick>
 8002c7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c82:	f7fe ff13 	bl	8001aac <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b64      	cmp	r3, #100	@ 0x64
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e103      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c94:	4b75      	ldr	r3, [pc, #468]	@ (8002e6c <HAL_RCC_OscConfig+0x4c8>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d106      	bne.n	8002cb6 <HAL_RCC_OscConfig+0x312>
 8002ca8:	4b6f      	ldr	r3, [pc, #444]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	4a6e      	ldr	r2, [pc, #440]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6213      	str	r3, [r2, #32]
 8002cb4:	e02d      	b.n	8002d12 <HAL_RCC_OscConfig+0x36e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x334>
 8002cbe:	4b6a      	ldr	r3, [pc, #424]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	4a69      	ldr	r2, [pc, #420]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cc4:	f023 0301 	bic.w	r3, r3, #1
 8002cc8:	6213      	str	r3, [r2, #32]
 8002cca:	4b67      	ldr	r3, [pc, #412]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	4a66      	ldr	r2, [pc, #408]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cd0:	f023 0304 	bic.w	r3, r3, #4
 8002cd4:	6213      	str	r3, [r2, #32]
 8002cd6:	e01c      	b.n	8002d12 <HAL_RCC_OscConfig+0x36e>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	2b05      	cmp	r3, #5
 8002cde:	d10c      	bne.n	8002cfa <HAL_RCC_OscConfig+0x356>
 8002ce0:	4b61      	ldr	r3, [pc, #388]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	4a60      	ldr	r2, [pc, #384]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002ce6:	f043 0304 	orr.w	r3, r3, #4
 8002cea:	6213      	str	r3, [r2, #32]
 8002cec:	4b5e      	ldr	r3, [pc, #376]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	4a5d      	ldr	r2, [pc, #372]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	6213      	str	r3, [r2, #32]
 8002cf8:	e00b      	b.n	8002d12 <HAL_RCC_OscConfig+0x36e>
 8002cfa:	4b5b      	ldr	r3, [pc, #364]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
 8002cfe:	4a5a      	ldr	r2, [pc, #360]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d00:	f023 0301 	bic.w	r3, r3, #1
 8002d04:	6213      	str	r3, [r2, #32]
 8002d06:	4b58      	ldr	r3, [pc, #352]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	4a57      	ldr	r2, [pc, #348]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d0c:	f023 0304 	bic.w	r3, r3, #4
 8002d10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d015      	beq.n	8002d46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d1a:	f7fe fec7 	bl	8001aac <HAL_GetTick>
 8002d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d20:	e00a      	b.n	8002d38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d22:	f7fe fec3 	bl	8001aac <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e0b1      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d38:	4b4b      	ldr	r3, [pc, #300]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0ee      	beq.n	8002d22 <HAL_RCC_OscConfig+0x37e>
 8002d44:	e014      	b.n	8002d70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d46:	f7fe feb1 	bl	8001aac <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d4c:	e00a      	b.n	8002d64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4e:	f7fe fead 	bl	8001aac <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e09b      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d64:	4b40      	ldr	r3, [pc, #256]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	f003 0302 	and.w	r3, r3, #2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1ee      	bne.n	8002d4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d70:	7dfb      	ldrb	r3, [r7, #23]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d105      	bne.n	8002d82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d76:	4b3c      	ldr	r3, [pc, #240]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d78:	69db      	ldr	r3, [r3, #28]
 8002d7a:	4a3b      	ldr	r2, [pc, #236]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 8087 	beq.w	8002e9a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d8c:	4b36      	ldr	r3, [pc, #216]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f003 030c 	and.w	r3, r3, #12
 8002d94:	2b08      	cmp	r3, #8
 8002d96:	d061      	beq.n	8002e5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d146      	bne.n	8002e2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002da0:	4b33      	ldr	r3, [pc, #204]	@ (8002e70 <HAL_RCC_OscConfig+0x4cc>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da6:	f7fe fe81 	bl	8001aac <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dac:	e008      	b.n	8002dc0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dae:	f7fe fe7d 	bl	8001aac <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e06d      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dc0:	4b29      	ldr	r3, [pc, #164]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1f0      	bne.n	8002dae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dd4:	d108      	bne.n	8002de8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dd6:	4b24      	ldr	r3, [pc, #144]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	4921      	ldr	r1, [pc, #132]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002de8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a19      	ldr	r1, [r3, #32]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	491b      	ldr	r1, [pc, #108]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e00:	4b1b      	ldr	r3, [pc, #108]	@ (8002e70 <HAL_RCC_OscConfig+0x4cc>)
 8002e02:	2201      	movs	r2, #1
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e06:	f7fe fe51 	bl	8001aac <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e0e:	f7fe fe4d 	bl	8001aac <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e03d      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e20:	4b11      	ldr	r3, [pc, #68]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d0f0      	beq.n	8002e0e <HAL_RCC_OscConfig+0x46a>
 8002e2c:	e035      	b.n	8002e9a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2e:	4b10      	ldr	r3, [pc, #64]	@ (8002e70 <HAL_RCC_OscConfig+0x4cc>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e34:	f7fe fe3a 	bl	8001aac <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3c:	f7fe fe36 	bl	8001aac <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e026      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e4e:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_RCC_OscConfig+0x4c4>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1f0      	bne.n	8002e3c <HAL_RCC_OscConfig+0x498>
 8002e5a:	e01e      	b.n	8002e9a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	69db      	ldr	r3, [r3, #28]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e019      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40007000 	.word	0x40007000
 8002e70:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <HAL_RCC_OscConfig+0x500>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d106      	bne.n	8002e96 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d001      	beq.n	8002e9a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40021000 	.word	0x40021000

08002ea8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0d0      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ebc:	4b6a      	ldr	r3, [pc, #424]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d910      	bls.n	8002eec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eca:	4b67      	ldr	r3, [pc, #412]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f023 0207 	bic.w	r2, r3, #7
 8002ed2:	4965      	ldr	r1, [pc, #404]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eda:	4b63      	ldr	r3, [pc, #396]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0307 	and.w	r3, r3, #7
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0b8      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d020      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f04:	4b59      	ldr	r3, [pc, #356]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	4a58      	ldr	r2, [pc, #352]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f0e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d005      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f1c:	4b53      	ldr	r3, [pc, #332]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	4a52      	ldr	r2, [pc, #328]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f22:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002f26:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f28:	4b50      	ldr	r3, [pc, #320]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	494d      	ldr	r1, [pc, #308]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d040      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d107      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4e:	4b47      	ldr	r3, [pc, #284]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d115      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e07f      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d107      	bne.n	8002f76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f66:	4b41      	ldr	r3, [pc, #260]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e073      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f76:	4b3d      	ldr	r3, [pc, #244]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e06b      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f86:	4b39      	ldr	r3, [pc, #228]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f023 0203 	bic.w	r2, r3, #3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	4936      	ldr	r1, [pc, #216]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f98:	f7fe fd88 	bl	8001aac <HAL_GetTick>
 8002f9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f9e:	e00a      	b.n	8002fb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa0:	f7fe fd84 	bl	8001aac <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e053      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb6:	4b2d      	ldr	r3, [pc, #180]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f003 020c 	and.w	r2, r3, #12
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d1eb      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fc8:	4b27      	ldr	r3, [pc, #156]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0307 	and.w	r3, r3, #7
 8002fd0:	683a      	ldr	r2, [r7, #0]
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d210      	bcs.n	8002ff8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fd6:	4b24      	ldr	r3, [pc, #144]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f023 0207 	bic.w	r2, r3, #7
 8002fde:	4922      	ldr	r1, [pc, #136]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe6:	4b20      	ldr	r3, [pc, #128]	@ (8003068 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d001      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e032      	b.n	800305e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d008      	beq.n	8003016 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003004:	4b19      	ldr	r3, [pc, #100]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4916      	ldr	r1, [pc, #88]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8003012:	4313      	orrs	r3, r2
 8003014:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003022:	4b12      	ldr	r3, [pc, #72]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	490e      	ldr	r1, [pc, #56]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 8003032:	4313      	orrs	r3, r2
 8003034:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003036:	f000 f821 	bl	800307c <HAL_RCC_GetSysClockFreq>
 800303a:	4602      	mov	r2, r0
 800303c:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <HAL_RCC_ClockConfig+0x1c4>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	490a      	ldr	r1, [pc, #40]	@ (8003070 <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	5ccb      	ldrb	r3, [r1, r3]
 800304a:	fa22 f303 	lsr.w	r3, r2, r3
 800304e:	4a09      	ldr	r2, [pc, #36]	@ (8003074 <HAL_RCC_ClockConfig+0x1cc>)
 8003050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003052:	4b09      	ldr	r3, [pc, #36]	@ (8003078 <HAL_RCC_ClockConfig+0x1d0>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe fce6 	bl	8001a28 <HAL_InitTick>

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40022000 	.word	0x40022000
 800306c:	40021000 	.word	0x40021000
 8003070:	08007228 	.word	0x08007228
 8003074:	20000000 	.word	0x20000000
 8003078:	20000004 	.word	0x20000004

0800307c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	b087      	sub	sp, #28
 8003080:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	2300      	movs	r3, #0
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
 800308e:	2300      	movs	r3, #0
 8003090:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003092:	2300      	movs	r3, #0
 8003094:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003096:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x94>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f003 030c 	and.w	r3, r3, #12
 80030a2:	2b04      	cmp	r3, #4
 80030a4:	d002      	beq.n	80030ac <HAL_RCC_GetSysClockFreq+0x30>
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d003      	beq.n	80030b2 <HAL_RCC_GetSysClockFreq+0x36>
 80030aa:	e027      	b.n	80030fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030ac:	4b19      	ldr	r3, [pc, #100]	@ (8003114 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ae:	613b      	str	r3, [r7, #16]
      break;
 80030b0:	e027      	b.n	8003102 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	0c9b      	lsrs	r3, r3, #18
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	4a17      	ldr	r2, [pc, #92]	@ (8003118 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030bc:	5cd3      	ldrb	r3, [r2, r3]
 80030be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d010      	beq.n	80030ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030ca:	4b11      	ldr	r3, [pc, #68]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x94>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	0c5b      	lsrs	r3, r3, #17
 80030d0:	f003 0301 	and.w	r3, r3, #1
 80030d4:	4a11      	ldr	r2, [pc, #68]	@ (800311c <HAL_RCC_GetSysClockFreq+0xa0>)
 80030d6:	5cd3      	ldrb	r3, [r2, r3]
 80030d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003114 <HAL_RCC_GetSysClockFreq+0x98>)
 80030de:	fb03 f202 	mul.w	r2, r3, r2
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	e004      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a0c      	ldr	r2, [pc, #48]	@ (8003120 <HAL_RCC_GetSysClockFreq+0xa4>)
 80030f0:	fb02 f303 	mul.w	r3, r2, r3
 80030f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	613b      	str	r3, [r7, #16]
      break;
 80030fa:	e002      	b.n	8003102 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030fc:	4b05      	ldr	r3, [pc, #20]	@ (8003114 <HAL_RCC_GetSysClockFreq+0x98>)
 80030fe:	613b      	str	r3, [r7, #16]
      break;
 8003100:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003102:	693b      	ldr	r3, [r7, #16]
}
 8003104:	4618      	mov	r0, r3
 8003106:	371c      	adds	r7, #28
 8003108:	46bd      	mov	sp, r7
 800310a:	bc80      	pop	{r7}
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	40021000 	.word	0x40021000
 8003114:	007a1200 	.word	0x007a1200
 8003118:	08007240 	.word	0x08007240
 800311c:	08007250 	.word	0x08007250
 8003120:	003d0900 	.word	0x003d0900

08003124 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003128:	4b02      	ldr	r3, [pc, #8]	@ (8003134 <HAL_RCC_GetHCLKFreq+0x10>)
 800312a:	681b      	ldr	r3, [r3, #0]
}
 800312c:	4618      	mov	r0, r3
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr
 8003134:	20000000 	.word	0x20000000

08003138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800313c:	f7ff fff2 	bl	8003124 <HAL_RCC_GetHCLKFreq>
 8003140:	4602      	mov	r2, r0
 8003142:	4b05      	ldr	r3, [pc, #20]	@ (8003158 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	0a1b      	lsrs	r3, r3, #8
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	4903      	ldr	r1, [pc, #12]	@ (800315c <HAL_RCC_GetPCLK1Freq+0x24>)
 800314e:	5ccb      	ldrb	r3, [r1, r3]
 8003150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40021000 	.word	0x40021000
 800315c:	08007238 	.word	0x08007238

08003160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003164:	f7ff ffde 	bl	8003124 <HAL_RCC_GetHCLKFreq>
 8003168:	4602      	mov	r2, r0
 800316a:	4b05      	ldr	r3, [pc, #20]	@ (8003180 <HAL_RCC_GetPCLK2Freq+0x20>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	0adb      	lsrs	r3, r3, #11
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	4903      	ldr	r1, [pc, #12]	@ (8003184 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003176:	5ccb      	ldrb	r3, [r1, r3]
 8003178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800317c:	4618      	mov	r0, r3
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40021000 	.word	0x40021000
 8003184:	08007238 	.word	0x08007238

08003188 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003190:	4b0a      	ldr	r3, [pc, #40]	@ (80031bc <RCC_Delay+0x34>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a0a      	ldr	r2, [pc, #40]	@ (80031c0 <RCC_Delay+0x38>)
 8003196:	fba2 2303 	umull	r2, r3, r2, r3
 800319a:	0a5b      	lsrs	r3, r3, #9
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	fb02 f303 	mul.w	r3, r2, r3
 80031a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031a4:	bf00      	nop
  }
  while (Delay --);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	1e5a      	subs	r2, r3, #1
 80031aa:	60fa      	str	r2, [r7, #12]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1f9      	bne.n	80031a4 <RCC_Delay+0x1c>
}
 80031b0:	bf00      	nop
 80031b2:	bf00      	nop
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr
 80031bc:	20000000 	.word	0x20000000
 80031c0:	10624dd3 	.word	0x10624dd3

080031c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80031cc:	2300      	movs	r3, #0
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	2300      	movs	r3, #0
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0301 	and.w	r3, r3, #1
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d07d      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80031e0:	2300      	movs	r3, #0
 80031e2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e4:	4b4f      	ldr	r3, [pc, #316]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d10d      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f0:	4b4c      	ldr	r3, [pc, #304]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031f2:	69db      	ldr	r3, [r3, #28]
 80031f4:	4a4b      	ldr	r2, [pc, #300]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	61d3      	str	r3, [r2, #28]
 80031fc:	4b49      	ldr	r3, [pc, #292]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003208:	2301      	movs	r3, #1
 800320a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800320c:	4b46      	ldr	r3, [pc, #280]	@ (8003328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003214:	2b00      	cmp	r3, #0
 8003216:	d118      	bne.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003218:	4b43      	ldr	r3, [pc, #268]	@ (8003328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a42      	ldr	r2, [pc, #264]	@ (8003328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800321e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003222:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003224:	f7fe fc42 	bl	8001aac <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322a:	e008      	b.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800322c:	f7fe fc3e 	bl	8001aac <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	@ 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e06d      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800323e:	4b3a      	ldr	r3, [pc, #232]	@ (8003328 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0f0      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800324a:	4b36      	ldr	r3, [pc, #216]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003252:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d02e      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	429a      	cmp	r2, r3
 8003266:	d027      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003268:	4b2e      	ldr	r3, [pc, #184]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003270:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003272:	4b2e      	ldr	r3, [pc, #184]	@ (800332c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003274:	2201      	movs	r2, #1
 8003276:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003278:	4b2c      	ldr	r3, [pc, #176]	@ (800332c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800327a:	2200      	movs	r2, #0
 800327c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800327e:	4a29      	ldr	r2, [pc, #164]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b00      	cmp	r3, #0
 800328c:	d014      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800328e:	f7fe fc0d 	bl	8001aac <HAL_GetTick>
 8003292:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003294:	e00a      	b.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003296:	f7fe fc09 	bl	8001aac <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d901      	bls.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e036      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0ee      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	4917      	ldr	r1, [pc, #92]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d105      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d0:	4b14      	ldr	r3, [pc, #80]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	4a13      	ldr	r2, [pc, #76]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032e8:	4b0e      	ldr	r3, [pc, #56]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	490b      	ldr	r1, [pc, #44]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0310 	and.w	r3, r3, #16
 8003302:	2b00      	cmp	r3, #0
 8003304:	d008      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003306:	4b07      	ldr	r3, [pc, #28]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	4904      	ldr	r1, [pc, #16]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003314:	4313      	orrs	r3, r2
 8003316:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40021000 	.word	0x40021000
 8003328:	40007000 	.word	0x40007000
 800332c:	42420440 	.word	0x42420440

08003330 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b088      	sub	sp, #32
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	2300      	movs	r3, #0
 800333e:	61fb      	str	r3, [r7, #28]
 8003340:	2300      	movs	r3, #0
 8003342:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
 8003348:	2300      	movs	r3, #0
 800334a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b10      	cmp	r3, #16
 8003350:	d00a      	beq.n	8003368 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b10      	cmp	r3, #16
 8003356:	f200 808a 	bhi.w	800346e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d045      	beq.n	80033ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b02      	cmp	r3, #2
 8003364:	d075      	beq.n	8003452 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003366:	e082      	b.n	800346e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003368:	4b46      	ldr	r3, [pc, #280]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800336e:	4b45      	ldr	r3, [pc, #276]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d07b      	beq.n	8003472 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	0c9b      	lsrs	r3, r3, #18
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	4a41      	ldr	r2, [pc, #260]	@ (8003488 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003384:	5cd3      	ldrb	r3, [r2, r3]
 8003386:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d015      	beq.n	80033be <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003392:	4b3c      	ldr	r3, [pc, #240]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	0c5b      	lsrs	r3, r3, #17
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	4a3b      	ldr	r2, [pc, #236]	@ (800348c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800339e:	5cd3      	ldrb	r3, [r2, r3]
 80033a0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00d      	beq.n	80033c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80033ac:	4a38      	ldr	r2, [pc, #224]	@ (8003490 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	fb02 f303 	mul.w	r3, r2, r3
 80033ba:	61fb      	str	r3, [r7, #28]
 80033bc:	e004      	b.n	80033c8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	4a34      	ldr	r2, [pc, #208]	@ (8003494 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80033c2:	fb02 f303 	mul.w	r3, r2, r3
 80033c6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80033c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033d4:	d102      	bne.n	80033dc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	61bb      	str	r3, [r7, #24]
      break;
 80033da:	e04a      	b.n	8003472 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	4a2d      	ldr	r2, [pc, #180]	@ (8003498 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80033e2:	fba2 2303 	umull	r2, r3, r2, r3
 80033e6:	085b      	lsrs	r3, r3, #1
 80033e8:	61bb      	str	r3, [r7, #24]
      break;
 80033ea:	e042      	b.n	8003472 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80033ec:	4b25      	ldr	r3, [pc, #148]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033fc:	d108      	bne.n	8003410 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003408:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	e01f      	b.n	8003450 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003416:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800341a:	d109      	bne.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800341c:	4b19      	ldr	r3, [pc, #100]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003428:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800342c:	61bb      	str	r3, [r7, #24]
 800342e:	e00f      	b.n	8003450 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003436:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800343a:	d11c      	bne.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800343c:	4b11      	ldr	r3, [pc, #68]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d016      	beq.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003448:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800344c:	61bb      	str	r3, [r7, #24]
      break;
 800344e:	e012      	b.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003450:	e011      	b.n	8003476 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003452:	f7ff fe85 	bl	8003160 <HAL_RCC_GetPCLK2Freq>
 8003456:	4602      	mov	r2, r0
 8003458:	4b0a      	ldr	r3, [pc, #40]	@ (8003484 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	0b9b      	lsrs	r3, r3, #14
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	3301      	adds	r3, #1
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	fbb2 f3f3 	udiv	r3, r2, r3
 800346a:	61bb      	str	r3, [r7, #24]
      break;
 800346c:	e004      	b.n	8003478 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800346e:	bf00      	nop
 8003470:	e002      	b.n	8003478 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003472:	bf00      	nop
 8003474:	e000      	b.n	8003478 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003476:	bf00      	nop
    }
  }
  return (frequency);
 8003478:	69bb      	ldr	r3, [r7, #24]
}
 800347a:	4618      	mov	r0, r3
 800347c:	3720      	adds	r7, #32
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40021000 	.word	0x40021000
 8003488:	08007254 	.word	0x08007254
 800348c:	08007264 	.word	0x08007264
 8003490:	007a1200 	.word	0x007a1200
 8003494:	003d0900 	.word	0x003d0900
 8003498:	aaaaaaab 	.word	0xaaaaaaab

0800349c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e041      	b.n	8003532 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d106      	bne.n	80034c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7fe f8b4 	bl	8001630 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3304      	adds	r3, #4
 80034d8:	4619      	mov	r1, r3
 80034da:	4610      	mov	r0, r2
 80034dc:	f000 fafc 	bl	8003ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800354a:	b2db      	uxtb	r3, r3
 800354c:	2b01      	cmp	r3, #1
 800354e:	d001      	beq.n	8003554 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e032      	b.n	80035ba <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a18      	ldr	r2, [pc, #96]	@ (80035c4 <HAL_TIM_Base_Start+0x88>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00e      	beq.n	8003584 <HAL_TIM_Base_Start+0x48>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800356e:	d009      	beq.n	8003584 <HAL_TIM_Base_Start+0x48>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a14      	ldr	r2, [pc, #80]	@ (80035c8 <HAL_TIM_Base_Start+0x8c>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d004      	beq.n	8003584 <HAL_TIM_Base_Start+0x48>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a13      	ldr	r2, [pc, #76]	@ (80035cc <HAL_TIM_Base_Start+0x90>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d111      	bne.n	80035a8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b06      	cmp	r3, #6
 8003594:	d010      	beq.n	80035b8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 0201 	orr.w	r2, r2, #1
 80035a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a6:	e007      	b.n	80035b8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0201 	orr.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	bc80      	pop	{r7}
 80035c2:	4770      	bx	lr
 80035c4:	40012c00 	.word	0x40012c00
 80035c8:	40000400 	.word	0x40000400
 80035cc:	40000800 	.word	0x40000800

080035d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d101      	bne.n	80035e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e041      	b.n	8003666 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f839 	bl	800366e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2202      	movs	r2, #2
 8003600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	3304      	adds	r3, #4
 800360c:	4619      	mov	r1, r3
 800360e:	4610      	mov	r0, r2
 8003610:	f000 fa62 	bl	8003ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	bc80      	pop	{r7}
 800367e:	4770      	bx	lr

08003680 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b084      	sub	sp, #16
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d109      	bne.n	80036a4 <HAL_TIM_PWM_Start+0x24>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2b01      	cmp	r3, #1
 800369a:	bf14      	ite	ne
 800369c:	2301      	movne	r3, #1
 800369e:	2300      	moveq	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	e022      	b.n	80036ea <HAL_TIM_PWM_Start+0x6a>
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d109      	bne.n	80036be <HAL_TIM_PWM_Start+0x3e>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	bf14      	ite	ne
 80036b6:	2301      	movne	r3, #1
 80036b8:	2300      	moveq	r3, #0
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	e015      	b.n	80036ea <HAL_TIM_PWM_Start+0x6a>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d109      	bne.n	80036d8 <HAL_TIM_PWM_Start+0x58>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	bf14      	ite	ne
 80036d0:	2301      	movne	r3, #1
 80036d2:	2300      	moveq	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	e008      	b.n	80036ea <HAL_TIM_PWM_Start+0x6a>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	bf14      	ite	ne
 80036e4:	2301      	movne	r3, #1
 80036e6:	2300      	moveq	r3, #0
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e05e      	b.n	80037b0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d104      	bne.n	8003702 <HAL_TIM_PWM_Start+0x82>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2202      	movs	r2, #2
 80036fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003700:	e013      	b.n	800372a <HAL_TIM_PWM_Start+0xaa>
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	2b04      	cmp	r3, #4
 8003706:	d104      	bne.n	8003712 <HAL_TIM_PWM_Start+0x92>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2202      	movs	r2, #2
 800370c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003710:	e00b      	b.n	800372a <HAL_TIM_PWM_Start+0xaa>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	2b08      	cmp	r3, #8
 8003716:	d104      	bne.n	8003722 <HAL_TIM_PWM_Start+0xa2>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003720:	e003      	b.n	800372a <HAL_TIM_PWM_Start+0xaa>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2202      	movs	r2, #2
 8003726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2201      	movs	r2, #1
 8003730:	6839      	ldr	r1, [r7, #0]
 8003732:	4618      	mov	r0, r3
 8003734:	f000 fc5c 	bl	8003ff0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1e      	ldr	r2, [pc, #120]	@ (80037b8 <HAL_TIM_PWM_Start+0x138>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d107      	bne.n	8003752 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003750:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a18      	ldr	r2, [pc, #96]	@ (80037b8 <HAL_TIM_PWM_Start+0x138>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d00e      	beq.n	800377a <HAL_TIM_PWM_Start+0xfa>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003764:	d009      	beq.n	800377a <HAL_TIM_PWM_Start+0xfa>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a14      	ldr	r2, [pc, #80]	@ (80037bc <HAL_TIM_PWM_Start+0x13c>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d004      	beq.n	800377a <HAL_TIM_PWM_Start+0xfa>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a12      	ldr	r2, [pc, #72]	@ (80037c0 <HAL_TIM_PWM_Start+0x140>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d111      	bne.n	800379e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2b06      	cmp	r3, #6
 800378a:	d010      	beq.n	80037ae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 0201 	orr.w	r2, r2, #1
 800379a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800379c:	e007      	b.n	80037ae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f042 0201 	orr.w	r2, r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40012c00 	.word	0x40012c00
 80037bc:	40000400 	.word	0x40000400
 80037c0:	40000800 	.word	0x40000800

080037c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037d0:	2300      	movs	r3, #0
 80037d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80037de:	2302      	movs	r3, #2
 80037e0:	e0ae      	b.n	8003940 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b0c      	cmp	r3, #12
 80037ee:	f200 809f 	bhi.w	8003930 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80037f2:	a201      	add	r2, pc, #4	@ (adr r2, 80037f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80037f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037f8:	0800382d 	.word	0x0800382d
 80037fc:	08003931 	.word	0x08003931
 8003800:	08003931 	.word	0x08003931
 8003804:	08003931 	.word	0x08003931
 8003808:	0800386d 	.word	0x0800386d
 800380c:	08003931 	.word	0x08003931
 8003810:	08003931 	.word	0x08003931
 8003814:	08003931 	.word	0x08003931
 8003818:	080038af 	.word	0x080038af
 800381c:	08003931 	.word	0x08003931
 8003820:	08003931 	.word	0x08003931
 8003824:	08003931 	.word	0x08003931
 8003828:	080038ef 	.word	0x080038ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68b9      	ldr	r1, [r7, #8]
 8003832:	4618      	mov	r0, r3
 8003834:	f000 f9be 	bl	8003bb4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	699a      	ldr	r2, [r3, #24]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0208 	orr.w	r2, r2, #8
 8003846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f022 0204 	bic.w	r2, r2, #4
 8003856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6999      	ldr	r1, [r3, #24]
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	691a      	ldr	r2, [r3, #16]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	619a      	str	r2, [r3, #24]
      break;
 800386a:	e064      	b.n	8003936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68b9      	ldr	r1, [r7, #8]
 8003872:	4618      	mov	r0, r3
 8003874:	f000 fa04 	bl	8003c80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	699a      	ldr	r2, [r3, #24]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699a      	ldr	r2, [r3, #24]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6999      	ldr	r1, [r3, #24]
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	021a      	lsls	r2, r3, #8
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	619a      	str	r2, [r3, #24]
      break;
 80038ac:	e043      	b.n	8003936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68b9      	ldr	r1, [r7, #8]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 fa4d 	bl	8003d54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69da      	ldr	r2, [r3, #28]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0208 	orr.w	r2, r2, #8
 80038c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69da      	ldr	r2, [r3, #28]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0204 	bic.w	r2, r2, #4
 80038d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69d9      	ldr	r1, [r3, #28]
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	61da      	str	r2, [r3, #28]
      break;
 80038ec:	e023      	b.n	8003936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68b9      	ldr	r1, [r7, #8]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f000 fa97 	bl	8003e28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69da      	ldr	r2, [r3, #28]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	69da      	ldr	r2, [r3, #28]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	69d9      	ldr	r1, [r3, #28]
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	021a      	lsls	r2, r3, #8
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	430a      	orrs	r2, r1
 800392c:	61da      	str	r2, [r3, #28]
      break;
 800392e:	e002      	b.n	8003936 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	75fb      	strb	r3, [r7, #23]
      break;
 8003934:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800393e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003940:	4618      	mov	r0, r3
 8003942:	3718      	adds	r7, #24
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003952:	2300      	movs	r3, #0
 8003954:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800395c:	2b01      	cmp	r3, #1
 800395e:	d101      	bne.n	8003964 <HAL_TIM_ConfigClockSource+0x1c>
 8003960:	2302      	movs	r3, #2
 8003962:	e0b4      	b.n	8003ace <HAL_TIM_ConfigClockSource+0x186>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800398a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800399c:	d03e      	beq.n	8003a1c <HAL_TIM_ConfigClockSource+0xd4>
 800399e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039a2:	f200 8087 	bhi.w	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039aa:	f000 8086 	beq.w	8003aba <HAL_TIM_ConfigClockSource+0x172>
 80039ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039b2:	d87f      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039b4:	2b70      	cmp	r3, #112	@ 0x70
 80039b6:	d01a      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0xa6>
 80039b8:	2b70      	cmp	r3, #112	@ 0x70
 80039ba:	d87b      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039bc:	2b60      	cmp	r3, #96	@ 0x60
 80039be:	d050      	beq.n	8003a62 <HAL_TIM_ConfigClockSource+0x11a>
 80039c0:	2b60      	cmp	r3, #96	@ 0x60
 80039c2:	d877      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039c4:	2b50      	cmp	r3, #80	@ 0x50
 80039c6:	d03c      	beq.n	8003a42 <HAL_TIM_ConfigClockSource+0xfa>
 80039c8:	2b50      	cmp	r3, #80	@ 0x50
 80039ca:	d873      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039cc:	2b40      	cmp	r3, #64	@ 0x40
 80039ce:	d058      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x13a>
 80039d0:	2b40      	cmp	r3, #64	@ 0x40
 80039d2:	d86f      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039d4:	2b30      	cmp	r3, #48	@ 0x30
 80039d6:	d064      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80039d8:	2b30      	cmp	r3, #48	@ 0x30
 80039da:	d86b      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039dc:	2b20      	cmp	r3, #32
 80039de:	d060      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80039e0:	2b20      	cmp	r3, #32
 80039e2:	d867      	bhi.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d05c      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80039e8:	2b10      	cmp	r3, #16
 80039ea:	d05a      	beq.n	8003aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80039ec:	e062      	b.n	8003ab4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039fe:	f000 fad8 	bl	8003fb2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003a10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	609a      	str	r2, [r3, #8]
      break;
 8003a1a:	e04f      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a2c:	f000 fac1 	bl	8003fb2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a3e:	609a      	str	r2, [r3, #8]
      break;
 8003a40:	e03c      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a4e:	461a      	mov	r2, r3
 8003a50:	f000 fa38 	bl	8003ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2150      	movs	r1, #80	@ 0x50
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f000 fa8f 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003a60:	e02c      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a6e:	461a      	mov	r2, r3
 8003a70:	f000 fa56 	bl	8003f20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2160      	movs	r1, #96	@ 0x60
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 fa7f 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003a80:	e01c      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a8e:	461a      	mov	r2, r3
 8003a90:	f000 fa18 	bl	8003ec4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2140      	movs	r1, #64	@ 0x40
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fa6f 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003aa0:	e00c      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4610      	mov	r0, r2
 8003aae:	f000 fa66 	bl	8003f7e <TIM_ITRx_SetConfig>
      break;
 8003ab2:	e003      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ab8:	e000      	b.n	8003abc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003aba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba8 <TIM_Base_SetConfig+0xd0>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d00b      	beq.n	8003b08 <TIM_Base_SetConfig+0x30>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af6:	d007      	beq.n	8003b08 <TIM_Base_SetConfig+0x30>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4a2c      	ldr	r2, [pc, #176]	@ (8003bac <TIM_Base_SetConfig+0xd4>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d003      	beq.n	8003b08 <TIM_Base_SetConfig+0x30>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a2b      	ldr	r2, [pc, #172]	@ (8003bb0 <TIM_Base_SetConfig+0xd8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d108      	bne.n	8003b1a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	68fa      	ldr	r2, [r7, #12]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a22      	ldr	r2, [pc, #136]	@ (8003ba8 <TIM_Base_SetConfig+0xd0>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00b      	beq.n	8003b3a <TIM_Base_SetConfig+0x62>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b28:	d007      	beq.n	8003b3a <TIM_Base_SetConfig+0x62>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8003bac <TIM_Base_SetConfig+0xd4>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d003      	beq.n	8003b3a <TIM_Base_SetConfig+0x62>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a1e      	ldr	r2, [pc, #120]	@ (8003bb0 <TIM_Base_SetConfig+0xd8>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d108      	bne.n	8003b4c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	68fa      	ldr	r2, [r7, #12]
 8003b5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba8 <TIM_Base_SetConfig+0xd0>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d103      	bne.n	8003b80 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	691a      	ldr	r2, [r3, #16]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	691b      	ldr	r3, [r3, #16]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d005      	beq.n	8003b9e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f023 0201 	bic.w	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	611a      	str	r2, [r3, #16]
  }
}
 8003b9e:	bf00      	nop
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bc80      	pop	{r7}
 8003ba6:	4770      	bx	lr
 8003ba8:	40012c00 	.word	0x40012c00
 8003bac:	40000400 	.word	0x40000400
 8003bb0:	40000800 	.word	0x40000800

08003bb4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b087      	sub	sp, #28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a1b      	ldr	r3, [r3, #32]
 8003bc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	f023 0201 	bic.w	r2, r3, #1
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f023 0303 	bic.w	r3, r3, #3
 8003bea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	f023 0302 	bic.w	r3, r3, #2
 8003bfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8003c7c <TIM_OC1_SetConfig+0xc8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d10c      	bne.n	8003c2a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	f023 0308 	bic.w	r3, r3, #8
 8003c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	697a      	ldr	r2, [r7, #20]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f023 0304 	bic.w	r3, r3, #4
 8003c28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a13      	ldr	r2, [pc, #76]	@ (8003c7c <TIM_OC1_SetConfig+0xc8>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d111      	bne.n	8003c56 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	693a      	ldr	r2, [r7, #16]
 8003c5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685a      	ldr	r2, [r3, #4]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	697a      	ldr	r2, [r7, #20]
 8003c6e:	621a      	str	r2, [r3, #32]
}
 8003c70:	bf00      	nop
 8003c72:	371c      	adds	r7, #28
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bc80      	pop	{r7}
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	40012c00 	.word	0x40012c00

08003c80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b087      	sub	sp, #28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a1b      	ldr	r3, [r3, #32]
 8003c94:	f023 0210 	bic.w	r2, r3, #16
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	021b      	lsls	r3, r3, #8
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	f023 0320 	bic.w	r3, r3, #32
 8003cca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	011b      	lsls	r3, r3, #4
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a1d      	ldr	r2, [pc, #116]	@ (8003d50 <TIM_OC2_SetConfig+0xd0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d10d      	bne.n	8003cfc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ce6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	011b      	lsls	r3, r3, #4
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003cfa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a14      	ldr	r2, [pc, #80]	@ (8003d50 <TIM_OC2_SetConfig+0xd0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d113      	bne.n	8003d2c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	693a      	ldr	r2, [r7, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	621a      	str	r2, [r3, #32]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr
 8003d50:	40012c00 	.word	0x40012c00

08003d54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f023 0303 	bic.w	r3, r3, #3
 8003d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	021b      	lsls	r3, r3, #8
 8003da4:	697a      	ldr	r2, [r7, #20]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a1d      	ldr	r2, [pc, #116]	@ (8003e24 <TIM_OC3_SetConfig+0xd0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d10d      	bne.n	8003dce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003db8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003dcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a14      	ldr	r2, [pc, #80]	@ (8003e24 <TIM_OC3_SetConfig+0xd0>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d113      	bne.n	8003dfe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ddc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003de4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	693a      	ldr	r2, [r7, #16]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685a      	ldr	r2, [r3, #4]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	621a      	str	r2, [r3, #32]
}
 8003e18:	bf00      	nop
 8003e1a:	371c      	adds	r7, #28
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	40012c00 	.word	0x40012c00

08003e28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b087      	sub	sp, #28
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	69db      	ldr	r3, [r3, #28]
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	021b      	lsls	r3, r3, #8
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003e72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	031b      	lsls	r3, r3, #12
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a0f      	ldr	r2, [pc, #60]	@ (8003ec0 <TIM_OC4_SetConfig+0x98>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d109      	bne.n	8003e9c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	019b      	lsls	r3, r3, #6
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	621a      	str	r2, [r3, #32]
}
 8003eb6:	bf00      	nop
 8003eb8:	371c      	adds	r7, #28
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	40012c00 	.word	0x40012c00

08003ec4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	f023 0201 	bic.w	r2, r3, #1
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	693a      	ldr	r2, [r7, #16]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f023 030a 	bic.w	r3, r3, #10
 8003f00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	621a      	str	r2, [r3, #32]
}
 8003f16:	bf00      	nop
 8003f18:	371c      	adds	r7, #28
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bc80      	pop	{r7}
 8003f1e:	4770      	bx	lr

08003f20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b087      	sub	sp, #28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	f023 0210 	bic.w	r2, r3, #16
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	031b      	lsls	r3, r3, #12
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003f5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	697a      	ldr	r2, [r7, #20]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	621a      	str	r2, [r3, #32]
}
 8003f74:	bf00      	nop
 8003f76:	371c      	adds	r7, #28
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr

08003f7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b085      	sub	sp, #20
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
 8003f86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f043 0307 	orr.w	r3, r3, #7
 8003fa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68fa      	ldr	r2, [r7, #12]
 8003fa6:	609a      	str	r2, [r3, #8]
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bc80      	pop	{r7}
 8003fb0:	4770      	bx	lr

08003fb2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fb2:	b480      	push	{r7}
 8003fb4:	b087      	sub	sp, #28
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	60f8      	str	r0, [r7, #12]
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	607a      	str	r2, [r7, #4]
 8003fbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003fcc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	021a      	lsls	r2, r3, #8
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	697a      	ldr	r2, [r7, #20]
 8003fe4:	609a      	str	r2, [r3, #8]
}
 8003fe6:	bf00      	nop
 8003fe8:	371c      	adds	r7, #28
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr

08003ff0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b087      	sub	sp, #28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	f003 031f 	and.w	r3, r3, #31
 8004002:	2201      	movs	r2, #1
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6a1a      	ldr	r2, [r3, #32]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	43db      	mvns	r3, r3
 8004012:	401a      	ands	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6a1a      	ldr	r2, [r3, #32]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	f003 031f 	and.w	r3, r3, #31
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	fa01 f303 	lsl.w	r3, r1, r3
 8004028:	431a      	orrs	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	621a      	str	r2, [r3, #32]
}
 800402e:	bf00      	nop
 8004030:	371c      	adds	r7, #28
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr

08004038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004038:	b480      	push	{r7}
 800403a:	b085      	sub	sp, #20
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004048:	2b01      	cmp	r3, #1
 800404a:	d101      	bne.n	8004050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800404c:	2302      	movs	r3, #2
 800404e:	e046      	b.n	80040de <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004076:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	4313      	orrs	r3, r2
 8004080:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a16      	ldr	r2, [pc, #88]	@ (80040e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d00e      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800409c:	d009      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a12      	ldr	r2, [pc, #72]	@ (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d004      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a10      	ldr	r2, [pc, #64]	@ (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d10c      	bne.n	80040cc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr
 80040e8:	40012c00 	.word	0x40012c00
 80040ec:	40000400 	.word	0x40000400
 80040f0:	40000800 	.word	0x40000800

080040f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e042      	b.n	800418c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fd fafe 	bl	800171c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2224      	movs	r2, #36	@ 0x24
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004136:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 f971 	bl	8004420 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	691a      	ldr	r2, [r3, #16]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800414c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695a      	ldr	r2, [r3, #20]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800415c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800416c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2220      	movs	r2, #32
 8004180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3708      	adds	r7, #8
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b08a      	sub	sp, #40	@ 0x28
 8004198:	af02      	add	r7, sp, #8
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	603b      	str	r3, [r7, #0]
 80041a0:	4613      	mov	r3, r2
 80041a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	2b20      	cmp	r3, #32
 80041b2:	d175      	bne.n	80042a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d002      	beq.n	80041c0 <HAL_UART_Transmit+0x2c>
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d101      	bne.n	80041c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e06e      	b.n	80042a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2221      	movs	r2, #33	@ 0x21
 80041ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041d2:	f7fd fc6b 	bl	8001aac <HAL_GetTick>
 80041d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	88fa      	ldrh	r2, [r7, #6]
 80041dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	88fa      	ldrh	r2, [r7, #6]
 80041e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ec:	d108      	bne.n	8004200 <HAL_UART_Transmit+0x6c>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d104      	bne.n	8004200 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041f6:	2300      	movs	r3, #0
 80041f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	e003      	b.n	8004208 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004204:	2300      	movs	r3, #0
 8004206:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004208:	e02e      	b.n	8004268 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	2200      	movs	r2, #0
 8004212:	2180      	movs	r1, #128	@ 0x80
 8004214:	68f8      	ldr	r0, [r7, #12]
 8004216:	f000 f848 	bl	80042aa <UART_WaitOnFlagUntilTimeout>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d005      	beq.n	800422c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e03a      	b.n	80042a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d10b      	bne.n	800424a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	881b      	ldrh	r3, [r3, #0]
 8004236:	461a      	mov	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004240:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	3302      	adds	r3, #2
 8004246:	61bb      	str	r3, [r7, #24]
 8004248:	e007      	b.n	800425a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	781a      	ldrb	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	3301      	adds	r3, #1
 8004258:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800425e:	b29b      	uxth	r3, r3
 8004260:	3b01      	subs	r3, #1
 8004262:	b29a      	uxth	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800426c:	b29b      	uxth	r3, r3
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1cb      	bne.n	800420a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	2200      	movs	r2, #0
 800427a:	2140      	movs	r1, #64	@ 0x40
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 f814 	bl	80042aa <UART_WaitOnFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d005      	beq.n	8004294 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2220      	movs	r2, #32
 800428c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e006      	b.n	80042a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800429c:	2300      	movs	r3, #0
 800429e:	e000      	b.n	80042a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042a0:	2302      	movs	r3, #2
  }
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3720      	adds	r7, #32
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80042aa:	b580      	push	{r7, lr}
 80042ac:	b086      	sub	sp, #24
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	603b      	str	r3, [r7, #0]
 80042b6:	4613      	mov	r3, r2
 80042b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042ba:	e03b      	b.n	8004334 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c2:	d037      	beq.n	8004334 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042c4:	f7fd fbf2 	bl	8001aac <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	6a3a      	ldr	r2, [r7, #32]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d302      	bcc.n	80042da <UART_WaitOnFlagUntilTimeout+0x30>
 80042d4:	6a3b      	ldr	r3, [r7, #32]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e03a      	b.n	8004354 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d023      	beq.n	8004334 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	2b80      	cmp	r3, #128	@ 0x80
 80042f0:	d020      	beq.n	8004334 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b40      	cmp	r3, #64	@ 0x40
 80042f6:	d01d      	beq.n	8004334 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b08      	cmp	r3, #8
 8004304:	d116      	bne.n	8004334 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004306:	2300      	movs	r3, #0
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	617b      	str	r3, [r7, #20]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	617b      	str	r3, [r7, #20]
 800431a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f000 f81d 	bl	800435c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2208      	movs	r2, #8
 8004326:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e00f      	b.n	8004354 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4013      	ands	r3, r2
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	429a      	cmp	r2, r3
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	461a      	mov	r2, r3
 800434c:	79fb      	ldrb	r3, [r7, #7]
 800434e:	429a      	cmp	r2, r3
 8004350:	d0b4      	beq.n	80042bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800435c:	b480      	push	{r7}
 800435e:	b095      	sub	sp, #84	@ 0x54
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	330c      	adds	r3, #12
 800436a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800436c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800436e:	e853 3f00 	ldrex	r3, [r3]
 8004372:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004376:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800437a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	330c      	adds	r3, #12
 8004382:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004384:	643a      	str	r2, [r7, #64]	@ 0x40
 8004386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004388:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800438a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800438c:	e841 2300 	strex	r3, r2, [r1]
 8004390:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004394:	2b00      	cmp	r3, #0
 8004396:	d1e5      	bne.n	8004364 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3314      	adds	r3, #20
 800439e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a0:	6a3b      	ldr	r3, [r7, #32]
 80043a2:	e853 3f00 	ldrex	r3, [r3]
 80043a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	f023 0301 	bic.w	r3, r3, #1
 80043ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	3314      	adds	r3, #20
 80043b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043c0:	e841 2300 	strex	r3, r2, [r1]
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1e5      	bne.n	8004398 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d119      	bne.n	8004408 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	330c      	adds	r3, #12
 80043da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	e853 3f00 	ldrex	r3, [r3]
 80043e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f023 0310 	bic.w	r3, r3, #16
 80043ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	330c      	adds	r3, #12
 80043f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043f4:	61ba      	str	r2, [r7, #24]
 80043f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f8:	6979      	ldr	r1, [r7, #20]
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	e841 2300 	strex	r3, r2, [r1]
 8004400:	613b      	str	r3, [r7, #16]
   return(result);
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1e5      	bne.n	80043d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2220      	movs	r2, #32
 800440c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004416:	bf00      	nop
 8004418:	3754      	adds	r7, #84	@ 0x54
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr

08004420 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	68da      	ldr	r2, [r3, #12]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	430a      	orrs	r2, r1
 800443c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	431a      	orrs	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	4313      	orrs	r3, r2
 800444e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800445a:	f023 030c 	bic.w	r3, r3, #12
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6812      	ldr	r2, [r2, #0]
 8004462:	68b9      	ldr	r1, [r7, #8]
 8004464:	430b      	orrs	r3, r1
 8004466:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	699a      	ldr	r2, [r3, #24]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	430a      	orrs	r2, r1
 800447c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a2c      	ldr	r2, [pc, #176]	@ (8004534 <UART_SetConfig+0x114>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d103      	bne.n	8004490 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004488:	f7fe fe6a 	bl	8003160 <HAL_RCC_GetPCLK2Freq>
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	e002      	b.n	8004496 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004490:	f7fe fe52 	bl	8003138 <HAL_RCC_GetPCLK1Freq>
 8004494:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	4613      	mov	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	4413      	add	r3, r2
 800449e:	009a      	lsls	r2, r3, #2
 80044a0:	441a      	add	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ac:	4a22      	ldr	r2, [pc, #136]	@ (8004538 <UART_SetConfig+0x118>)
 80044ae:	fba2 2303 	umull	r2, r3, r2, r3
 80044b2:	095b      	lsrs	r3, r3, #5
 80044b4:	0119      	lsls	r1, r3, #4
 80044b6:	68fa      	ldr	r2, [r7, #12]
 80044b8:	4613      	mov	r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	4413      	add	r3, r2
 80044be:	009a      	lsls	r2, r3, #2
 80044c0:	441a      	add	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80044cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004538 <UART_SetConfig+0x118>)
 80044ce:	fba3 0302 	umull	r0, r3, r3, r2
 80044d2:	095b      	lsrs	r3, r3, #5
 80044d4:	2064      	movs	r0, #100	@ 0x64
 80044d6:	fb00 f303 	mul.w	r3, r0, r3
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	011b      	lsls	r3, r3, #4
 80044de:	3332      	adds	r3, #50	@ 0x32
 80044e0:	4a15      	ldr	r2, [pc, #84]	@ (8004538 <UART_SetConfig+0x118>)
 80044e2:	fba2 2303 	umull	r2, r3, r2, r3
 80044e6:	095b      	lsrs	r3, r3, #5
 80044e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044ec:	4419      	add	r1, r3
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	4613      	mov	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	009a      	lsls	r2, r3, #2
 80044f8:	441a      	add	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	009b      	lsls	r3, r3, #2
 8004500:	fbb2 f2f3 	udiv	r2, r2, r3
 8004504:	4b0c      	ldr	r3, [pc, #48]	@ (8004538 <UART_SetConfig+0x118>)
 8004506:	fba3 0302 	umull	r0, r3, r3, r2
 800450a:	095b      	lsrs	r3, r3, #5
 800450c:	2064      	movs	r0, #100	@ 0x64
 800450e:	fb00 f303 	mul.w	r3, r0, r3
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	3332      	adds	r3, #50	@ 0x32
 8004518:	4a07      	ldr	r2, [pc, #28]	@ (8004538 <UART_SetConfig+0x118>)
 800451a:	fba2 2303 	umull	r2, r3, r2, r3
 800451e:	095b      	lsrs	r3, r3, #5
 8004520:	f003 020f 	and.w	r2, r3, #15
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	440a      	add	r2, r1
 800452a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800452c:	bf00      	nop
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40013800 	.word	0x40013800
 8004538:	51eb851f 	.word	0x51eb851f

0800453c <__cvt>:
 800453c:	2b00      	cmp	r3, #0
 800453e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004542:	461d      	mov	r5, r3
 8004544:	bfbb      	ittet	lt
 8004546:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800454a:	461d      	movlt	r5, r3
 800454c:	2300      	movge	r3, #0
 800454e:	232d      	movlt	r3, #45	@ 0x2d
 8004550:	b088      	sub	sp, #32
 8004552:	4614      	mov	r4, r2
 8004554:	bfb8      	it	lt
 8004556:	4614      	movlt	r4, r2
 8004558:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800455a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800455c:	7013      	strb	r3, [r2, #0]
 800455e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004560:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004564:	f023 0820 	bic.w	r8, r3, #32
 8004568:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800456c:	d005      	beq.n	800457a <__cvt+0x3e>
 800456e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004572:	d100      	bne.n	8004576 <__cvt+0x3a>
 8004574:	3601      	adds	r6, #1
 8004576:	2302      	movs	r3, #2
 8004578:	e000      	b.n	800457c <__cvt+0x40>
 800457a:	2303      	movs	r3, #3
 800457c:	aa07      	add	r2, sp, #28
 800457e:	9204      	str	r2, [sp, #16]
 8004580:	aa06      	add	r2, sp, #24
 8004582:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004586:	e9cd 3600 	strd	r3, r6, [sp]
 800458a:	4622      	mov	r2, r4
 800458c:	462b      	mov	r3, r5
 800458e:	f000 fe6f 	bl	8005270 <_dtoa_r>
 8004592:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004596:	4607      	mov	r7, r0
 8004598:	d119      	bne.n	80045ce <__cvt+0x92>
 800459a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800459c:	07db      	lsls	r3, r3, #31
 800459e:	d50e      	bpl.n	80045be <__cvt+0x82>
 80045a0:	eb00 0906 	add.w	r9, r0, r6
 80045a4:	2200      	movs	r2, #0
 80045a6:	2300      	movs	r3, #0
 80045a8:	4620      	mov	r0, r4
 80045aa:	4629      	mov	r1, r5
 80045ac:	f7fc f9fc 	bl	80009a8 <__aeabi_dcmpeq>
 80045b0:	b108      	cbz	r0, 80045b6 <__cvt+0x7a>
 80045b2:	f8cd 901c 	str.w	r9, [sp, #28]
 80045b6:	2230      	movs	r2, #48	@ 0x30
 80045b8:	9b07      	ldr	r3, [sp, #28]
 80045ba:	454b      	cmp	r3, r9
 80045bc:	d31e      	bcc.n	80045fc <__cvt+0xc0>
 80045be:	4638      	mov	r0, r7
 80045c0:	9b07      	ldr	r3, [sp, #28]
 80045c2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80045c4:	1bdb      	subs	r3, r3, r7
 80045c6:	6013      	str	r3, [r2, #0]
 80045c8:	b008      	add	sp, #32
 80045ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ce:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80045d2:	eb00 0906 	add.w	r9, r0, r6
 80045d6:	d1e5      	bne.n	80045a4 <__cvt+0x68>
 80045d8:	7803      	ldrb	r3, [r0, #0]
 80045da:	2b30      	cmp	r3, #48	@ 0x30
 80045dc:	d10a      	bne.n	80045f4 <__cvt+0xb8>
 80045de:	2200      	movs	r2, #0
 80045e0:	2300      	movs	r3, #0
 80045e2:	4620      	mov	r0, r4
 80045e4:	4629      	mov	r1, r5
 80045e6:	f7fc f9df 	bl	80009a8 <__aeabi_dcmpeq>
 80045ea:	b918      	cbnz	r0, 80045f4 <__cvt+0xb8>
 80045ec:	f1c6 0601 	rsb	r6, r6, #1
 80045f0:	f8ca 6000 	str.w	r6, [sl]
 80045f4:	f8da 3000 	ldr.w	r3, [sl]
 80045f8:	4499      	add	r9, r3
 80045fa:	e7d3      	b.n	80045a4 <__cvt+0x68>
 80045fc:	1c59      	adds	r1, r3, #1
 80045fe:	9107      	str	r1, [sp, #28]
 8004600:	701a      	strb	r2, [r3, #0]
 8004602:	e7d9      	b.n	80045b8 <__cvt+0x7c>

08004604 <__exponent>:
 8004604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004606:	2900      	cmp	r1, #0
 8004608:	bfb6      	itet	lt
 800460a:	232d      	movlt	r3, #45	@ 0x2d
 800460c:	232b      	movge	r3, #43	@ 0x2b
 800460e:	4249      	neglt	r1, r1
 8004610:	2909      	cmp	r1, #9
 8004612:	7002      	strb	r2, [r0, #0]
 8004614:	7043      	strb	r3, [r0, #1]
 8004616:	dd29      	ble.n	800466c <__exponent+0x68>
 8004618:	f10d 0307 	add.w	r3, sp, #7
 800461c:	461d      	mov	r5, r3
 800461e:	270a      	movs	r7, #10
 8004620:	fbb1 f6f7 	udiv	r6, r1, r7
 8004624:	461a      	mov	r2, r3
 8004626:	fb07 1416 	mls	r4, r7, r6, r1
 800462a:	3430      	adds	r4, #48	@ 0x30
 800462c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004630:	460c      	mov	r4, r1
 8004632:	2c63      	cmp	r4, #99	@ 0x63
 8004634:	4631      	mov	r1, r6
 8004636:	f103 33ff 	add.w	r3, r3, #4294967295
 800463a:	dcf1      	bgt.n	8004620 <__exponent+0x1c>
 800463c:	3130      	adds	r1, #48	@ 0x30
 800463e:	1e94      	subs	r4, r2, #2
 8004640:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004644:	4623      	mov	r3, r4
 8004646:	1c41      	adds	r1, r0, #1
 8004648:	42ab      	cmp	r3, r5
 800464a:	d30a      	bcc.n	8004662 <__exponent+0x5e>
 800464c:	f10d 0309 	add.w	r3, sp, #9
 8004650:	1a9b      	subs	r3, r3, r2
 8004652:	42ac      	cmp	r4, r5
 8004654:	bf88      	it	hi
 8004656:	2300      	movhi	r3, #0
 8004658:	3302      	adds	r3, #2
 800465a:	4403      	add	r3, r0
 800465c:	1a18      	subs	r0, r3, r0
 800465e:	b003      	add	sp, #12
 8004660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004662:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004666:	f801 6f01 	strb.w	r6, [r1, #1]!
 800466a:	e7ed      	b.n	8004648 <__exponent+0x44>
 800466c:	2330      	movs	r3, #48	@ 0x30
 800466e:	3130      	adds	r1, #48	@ 0x30
 8004670:	7083      	strb	r3, [r0, #2]
 8004672:	70c1      	strb	r1, [r0, #3]
 8004674:	1d03      	adds	r3, r0, #4
 8004676:	e7f1      	b.n	800465c <__exponent+0x58>

08004678 <_printf_float>:
 8004678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467c:	b091      	sub	sp, #68	@ 0x44
 800467e:	460c      	mov	r4, r1
 8004680:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004684:	4616      	mov	r6, r2
 8004686:	461f      	mov	r7, r3
 8004688:	4605      	mov	r5, r0
 800468a:	f000 fce1 	bl	8005050 <_localeconv_r>
 800468e:	6803      	ldr	r3, [r0, #0]
 8004690:	4618      	mov	r0, r3
 8004692:	9308      	str	r3, [sp, #32]
 8004694:	f7fb fd5c 	bl	8000150 <strlen>
 8004698:	2300      	movs	r3, #0
 800469a:	930e      	str	r3, [sp, #56]	@ 0x38
 800469c:	f8d8 3000 	ldr.w	r3, [r8]
 80046a0:	9009      	str	r0, [sp, #36]	@ 0x24
 80046a2:	3307      	adds	r3, #7
 80046a4:	f023 0307 	bic.w	r3, r3, #7
 80046a8:	f103 0208 	add.w	r2, r3, #8
 80046ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 80046b0:	f8d4 b000 	ldr.w	fp, [r4]
 80046b4:	f8c8 2000 	str.w	r2, [r8]
 80046b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80046bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80046c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80046c2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80046c6:	f04f 32ff 	mov.w	r2, #4294967295
 80046ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80046ce:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80046d2:	4b9c      	ldr	r3, [pc, #624]	@ (8004944 <_printf_float+0x2cc>)
 80046d4:	f7fc f99a 	bl	8000a0c <__aeabi_dcmpun>
 80046d8:	bb70      	cbnz	r0, 8004738 <_printf_float+0xc0>
 80046da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80046de:	f04f 32ff 	mov.w	r2, #4294967295
 80046e2:	4b98      	ldr	r3, [pc, #608]	@ (8004944 <_printf_float+0x2cc>)
 80046e4:	f7fc f974 	bl	80009d0 <__aeabi_dcmple>
 80046e8:	bb30      	cbnz	r0, 8004738 <_printf_float+0xc0>
 80046ea:	2200      	movs	r2, #0
 80046ec:	2300      	movs	r3, #0
 80046ee:	4640      	mov	r0, r8
 80046f0:	4649      	mov	r1, r9
 80046f2:	f7fc f963 	bl	80009bc <__aeabi_dcmplt>
 80046f6:	b110      	cbz	r0, 80046fe <_printf_float+0x86>
 80046f8:	232d      	movs	r3, #45	@ 0x2d
 80046fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046fe:	4a92      	ldr	r2, [pc, #584]	@ (8004948 <_printf_float+0x2d0>)
 8004700:	4b92      	ldr	r3, [pc, #584]	@ (800494c <_printf_float+0x2d4>)
 8004702:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004706:	bf8c      	ite	hi
 8004708:	4690      	movhi	r8, r2
 800470a:	4698      	movls	r8, r3
 800470c:	2303      	movs	r3, #3
 800470e:	f04f 0900 	mov.w	r9, #0
 8004712:	6123      	str	r3, [r4, #16]
 8004714:	f02b 0304 	bic.w	r3, fp, #4
 8004718:	6023      	str	r3, [r4, #0]
 800471a:	4633      	mov	r3, r6
 800471c:	4621      	mov	r1, r4
 800471e:	4628      	mov	r0, r5
 8004720:	9700      	str	r7, [sp, #0]
 8004722:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004724:	f000 f9d4 	bl	8004ad0 <_printf_common>
 8004728:	3001      	adds	r0, #1
 800472a:	f040 8090 	bne.w	800484e <_printf_float+0x1d6>
 800472e:	f04f 30ff 	mov.w	r0, #4294967295
 8004732:	b011      	add	sp, #68	@ 0x44
 8004734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004738:	4642      	mov	r2, r8
 800473a:	464b      	mov	r3, r9
 800473c:	4640      	mov	r0, r8
 800473e:	4649      	mov	r1, r9
 8004740:	f7fc f964 	bl	8000a0c <__aeabi_dcmpun>
 8004744:	b148      	cbz	r0, 800475a <_printf_float+0xe2>
 8004746:	464b      	mov	r3, r9
 8004748:	2b00      	cmp	r3, #0
 800474a:	bfb8      	it	lt
 800474c:	232d      	movlt	r3, #45	@ 0x2d
 800474e:	4a80      	ldr	r2, [pc, #512]	@ (8004950 <_printf_float+0x2d8>)
 8004750:	bfb8      	it	lt
 8004752:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004756:	4b7f      	ldr	r3, [pc, #508]	@ (8004954 <_printf_float+0x2dc>)
 8004758:	e7d3      	b.n	8004702 <_printf_float+0x8a>
 800475a:	6863      	ldr	r3, [r4, #4]
 800475c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004760:	1c5a      	adds	r2, r3, #1
 8004762:	d13f      	bne.n	80047e4 <_printf_float+0x16c>
 8004764:	2306      	movs	r3, #6
 8004766:	6063      	str	r3, [r4, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800476e:	6023      	str	r3, [r4, #0]
 8004770:	9206      	str	r2, [sp, #24]
 8004772:	aa0e      	add	r2, sp, #56	@ 0x38
 8004774:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004778:	aa0d      	add	r2, sp, #52	@ 0x34
 800477a:	9203      	str	r2, [sp, #12]
 800477c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004780:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004784:	6863      	ldr	r3, [r4, #4]
 8004786:	4642      	mov	r2, r8
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	4628      	mov	r0, r5
 800478c:	464b      	mov	r3, r9
 800478e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004790:	f7ff fed4 	bl	800453c <__cvt>
 8004794:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004796:	4680      	mov	r8, r0
 8004798:	2947      	cmp	r1, #71	@ 0x47
 800479a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800479c:	d128      	bne.n	80047f0 <_printf_float+0x178>
 800479e:	1cc8      	adds	r0, r1, #3
 80047a0:	db02      	blt.n	80047a8 <_printf_float+0x130>
 80047a2:	6863      	ldr	r3, [r4, #4]
 80047a4:	4299      	cmp	r1, r3
 80047a6:	dd40      	ble.n	800482a <_printf_float+0x1b2>
 80047a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80047ac:	fa5f fa8a 	uxtb.w	sl, sl
 80047b0:	4652      	mov	r2, sl
 80047b2:	3901      	subs	r1, #1
 80047b4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80047b8:	910d      	str	r1, [sp, #52]	@ 0x34
 80047ba:	f7ff ff23 	bl	8004604 <__exponent>
 80047be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80047c0:	4681      	mov	r9, r0
 80047c2:	1813      	adds	r3, r2, r0
 80047c4:	2a01      	cmp	r2, #1
 80047c6:	6123      	str	r3, [r4, #16]
 80047c8:	dc02      	bgt.n	80047d0 <_printf_float+0x158>
 80047ca:	6822      	ldr	r2, [r4, #0]
 80047cc:	07d2      	lsls	r2, r2, #31
 80047ce:	d501      	bpl.n	80047d4 <_printf_float+0x15c>
 80047d0:	3301      	adds	r3, #1
 80047d2:	6123      	str	r3, [r4, #16]
 80047d4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d09e      	beq.n	800471a <_printf_float+0xa2>
 80047dc:	232d      	movs	r3, #45	@ 0x2d
 80047de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047e2:	e79a      	b.n	800471a <_printf_float+0xa2>
 80047e4:	2947      	cmp	r1, #71	@ 0x47
 80047e6:	d1bf      	bne.n	8004768 <_printf_float+0xf0>
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1bd      	bne.n	8004768 <_printf_float+0xf0>
 80047ec:	2301      	movs	r3, #1
 80047ee:	e7ba      	b.n	8004766 <_printf_float+0xee>
 80047f0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80047f4:	d9dc      	bls.n	80047b0 <_printf_float+0x138>
 80047f6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80047fa:	d118      	bne.n	800482e <_printf_float+0x1b6>
 80047fc:	2900      	cmp	r1, #0
 80047fe:	6863      	ldr	r3, [r4, #4]
 8004800:	dd0b      	ble.n	800481a <_printf_float+0x1a2>
 8004802:	6121      	str	r1, [r4, #16]
 8004804:	b913      	cbnz	r3, 800480c <_printf_float+0x194>
 8004806:	6822      	ldr	r2, [r4, #0]
 8004808:	07d0      	lsls	r0, r2, #31
 800480a:	d502      	bpl.n	8004812 <_printf_float+0x19a>
 800480c:	3301      	adds	r3, #1
 800480e:	440b      	add	r3, r1
 8004810:	6123      	str	r3, [r4, #16]
 8004812:	f04f 0900 	mov.w	r9, #0
 8004816:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004818:	e7dc      	b.n	80047d4 <_printf_float+0x15c>
 800481a:	b913      	cbnz	r3, 8004822 <_printf_float+0x1aa>
 800481c:	6822      	ldr	r2, [r4, #0]
 800481e:	07d2      	lsls	r2, r2, #31
 8004820:	d501      	bpl.n	8004826 <_printf_float+0x1ae>
 8004822:	3302      	adds	r3, #2
 8004824:	e7f4      	b.n	8004810 <_printf_float+0x198>
 8004826:	2301      	movs	r3, #1
 8004828:	e7f2      	b.n	8004810 <_printf_float+0x198>
 800482a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800482e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004830:	4299      	cmp	r1, r3
 8004832:	db05      	blt.n	8004840 <_printf_float+0x1c8>
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	6121      	str	r1, [r4, #16]
 8004838:	07d8      	lsls	r0, r3, #31
 800483a:	d5ea      	bpl.n	8004812 <_printf_float+0x19a>
 800483c:	1c4b      	adds	r3, r1, #1
 800483e:	e7e7      	b.n	8004810 <_printf_float+0x198>
 8004840:	2900      	cmp	r1, #0
 8004842:	bfcc      	ite	gt
 8004844:	2201      	movgt	r2, #1
 8004846:	f1c1 0202 	rsble	r2, r1, #2
 800484a:	4413      	add	r3, r2
 800484c:	e7e0      	b.n	8004810 <_printf_float+0x198>
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	055a      	lsls	r2, r3, #21
 8004852:	d407      	bmi.n	8004864 <_printf_float+0x1ec>
 8004854:	6923      	ldr	r3, [r4, #16]
 8004856:	4642      	mov	r2, r8
 8004858:	4631      	mov	r1, r6
 800485a:	4628      	mov	r0, r5
 800485c:	47b8      	blx	r7
 800485e:	3001      	adds	r0, #1
 8004860:	d12b      	bne.n	80048ba <_printf_float+0x242>
 8004862:	e764      	b.n	800472e <_printf_float+0xb6>
 8004864:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004868:	f240 80dc 	bls.w	8004a24 <_printf_float+0x3ac>
 800486c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004870:	2200      	movs	r2, #0
 8004872:	2300      	movs	r3, #0
 8004874:	f7fc f898 	bl	80009a8 <__aeabi_dcmpeq>
 8004878:	2800      	cmp	r0, #0
 800487a:	d033      	beq.n	80048e4 <_printf_float+0x26c>
 800487c:	2301      	movs	r3, #1
 800487e:	4631      	mov	r1, r6
 8004880:	4628      	mov	r0, r5
 8004882:	4a35      	ldr	r2, [pc, #212]	@ (8004958 <_printf_float+0x2e0>)
 8004884:	47b8      	blx	r7
 8004886:	3001      	adds	r0, #1
 8004888:	f43f af51 	beq.w	800472e <_printf_float+0xb6>
 800488c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004890:	4543      	cmp	r3, r8
 8004892:	db02      	blt.n	800489a <_printf_float+0x222>
 8004894:	6823      	ldr	r3, [r4, #0]
 8004896:	07d8      	lsls	r0, r3, #31
 8004898:	d50f      	bpl.n	80048ba <_printf_float+0x242>
 800489a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800489e:	4631      	mov	r1, r6
 80048a0:	4628      	mov	r0, r5
 80048a2:	47b8      	blx	r7
 80048a4:	3001      	adds	r0, #1
 80048a6:	f43f af42 	beq.w	800472e <_printf_float+0xb6>
 80048aa:	f04f 0900 	mov.w	r9, #0
 80048ae:	f108 38ff 	add.w	r8, r8, #4294967295
 80048b2:	f104 0a1a 	add.w	sl, r4, #26
 80048b6:	45c8      	cmp	r8, r9
 80048b8:	dc09      	bgt.n	80048ce <_printf_float+0x256>
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	079b      	lsls	r3, r3, #30
 80048be:	f100 8102 	bmi.w	8004ac6 <_printf_float+0x44e>
 80048c2:	68e0      	ldr	r0, [r4, #12]
 80048c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80048c6:	4298      	cmp	r0, r3
 80048c8:	bfb8      	it	lt
 80048ca:	4618      	movlt	r0, r3
 80048cc:	e731      	b.n	8004732 <_printf_float+0xba>
 80048ce:	2301      	movs	r3, #1
 80048d0:	4652      	mov	r2, sl
 80048d2:	4631      	mov	r1, r6
 80048d4:	4628      	mov	r0, r5
 80048d6:	47b8      	blx	r7
 80048d8:	3001      	adds	r0, #1
 80048da:	f43f af28 	beq.w	800472e <_printf_float+0xb6>
 80048de:	f109 0901 	add.w	r9, r9, #1
 80048e2:	e7e8      	b.n	80048b6 <_printf_float+0x23e>
 80048e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	dc38      	bgt.n	800495c <_printf_float+0x2e4>
 80048ea:	2301      	movs	r3, #1
 80048ec:	4631      	mov	r1, r6
 80048ee:	4628      	mov	r0, r5
 80048f0:	4a19      	ldr	r2, [pc, #100]	@ (8004958 <_printf_float+0x2e0>)
 80048f2:	47b8      	blx	r7
 80048f4:	3001      	adds	r0, #1
 80048f6:	f43f af1a 	beq.w	800472e <_printf_float+0xb6>
 80048fa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80048fe:	ea59 0303 	orrs.w	r3, r9, r3
 8004902:	d102      	bne.n	800490a <_printf_float+0x292>
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	07d9      	lsls	r1, r3, #31
 8004908:	d5d7      	bpl.n	80048ba <_printf_float+0x242>
 800490a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800490e:	4631      	mov	r1, r6
 8004910:	4628      	mov	r0, r5
 8004912:	47b8      	blx	r7
 8004914:	3001      	adds	r0, #1
 8004916:	f43f af0a 	beq.w	800472e <_printf_float+0xb6>
 800491a:	f04f 0a00 	mov.w	sl, #0
 800491e:	f104 0b1a 	add.w	fp, r4, #26
 8004922:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004924:	425b      	negs	r3, r3
 8004926:	4553      	cmp	r3, sl
 8004928:	dc01      	bgt.n	800492e <_printf_float+0x2b6>
 800492a:	464b      	mov	r3, r9
 800492c:	e793      	b.n	8004856 <_printf_float+0x1de>
 800492e:	2301      	movs	r3, #1
 8004930:	465a      	mov	r2, fp
 8004932:	4631      	mov	r1, r6
 8004934:	4628      	mov	r0, r5
 8004936:	47b8      	blx	r7
 8004938:	3001      	adds	r0, #1
 800493a:	f43f aef8 	beq.w	800472e <_printf_float+0xb6>
 800493e:	f10a 0a01 	add.w	sl, sl, #1
 8004942:	e7ee      	b.n	8004922 <_printf_float+0x2aa>
 8004944:	7fefffff 	.word	0x7fefffff
 8004948:	0800726a 	.word	0x0800726a
 800494c:	08007266 	.word	0x08007266
 8004950:	08007272 	.word	0x08007272
 8004954:	0800726e 	.word	0x0800726e
 8004958:	08007276 	.word	0x08007276
 800495c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800495e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004962:	4553      	cmp	r3, sl
 8004964:	bfa8      	it	ge
 8004966:	4653      	movge	r3, sl
 8004968:	2b00      	cmp	r3, #0
 800496a:	4699      	mov	r9, r3
 800496c:	dc36      	bgt.n	80049dc <_printf_float+0x364>
 800496e:	f04f 0b00 	mov.w	fp, #0
 8004972:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004976:	f104 021a 	add.w	r2, r4, #26
 800497a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800497c:	930a      	str	r3, [sp, #40]	@ 0x28
 800497e:	eba3 0309 	sub.w	r3, r3, r9
 8004982:	455b      	cmp	r3, fp
 8004984:	dc31      	bgt.n	80049ea <_printf_float+0x372>
 8004986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004988:	459a      	cmp	sl, r3
 800498a:	dc3a      	bgt.n	8004a02 <_printf_float+0x38a>
 800498c:	6823      	ldr	r3, [r4, #0]
 800498e:	07da      	lsls	r2, r3, #31
 8004990:	d437      	bmi.n	8004a02 <_printf_float+0x38a>
 8004992:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004994:	ebaa 0903 	sub.w	r9, sl, r3
 8004998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800499a:	ebaa 0303 	sub.w	r3, sl, r3
 800499e:	4599      	cmp	r9, r3
 80049a0:	bfa8      	it	ge
 80049a2:	4699      	movge	r9, r3
 80049a4:	f1b9 0f00 	cmp.w	r9, #0
 80049a8:	dc33      	bgt.n	8004a12 <_printf_float+0x39a>
 80049aa:	f04f 0800 	mov.w	r8, #0
 80049ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049b2:	f104 0b1a 	add.w	fp, r4, #26
 80049b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049b8:	ebaa 0303 	sub.w	r3, sl, r3
 80049bc:	eba3 0309 	sub.w	r3, r3, r9
 80049c0:	4543      	cmp	r3, r8
 80049c2:	f77f af7a 	ble.w	80048ba <_printf_float+0x242>
 80049c6:	2301      	movs	r3, #1
 80049c8:	465a      	mov	r2, fp
 80049ca:	4631      	mov	r1, r6
 80049cc:	4628      	mov	r0, r5
 80049ce:	47b8      	blx	r7
 80049d0:	3001      	adds	r0, #1
 80049d2:	f43f aeac 	beq.w	800472e <_printf_float+0xb6>
 80049d6:	f108 0801 	add.w	r8, r8, #1
 80049da:	e7ec      	b.n	80049b6 <_printf_float+0x33e>
 80049dc:	4642      	mov	r2, r8
 80049de:	4631      	mov	r1, r6
 80049e0:	4628      	mov	r0, r5
 80049e2:	47b8      	blx	r7
 80049e4:	3001      	adds	r0, #1
 80049e6:	d1c2      	bne.n	800496e <_printf_float+0x2f6>
 80049e8:	e6a1      	b.n	800472e <_printf_float+0xb6>
 80049ea:	2301      	movs	r3, #1
 80049ec:	4631      	mov	r1, r6
 80049ee:	4628      	mov	r0, r5
 80049f0:	920a      	str	r2, [sp, #40]	@ 0x28
 80049f2:	47b8      	blx	r7
 80049f4:	3001      	adds	r0, #1
 80049f6:	f43f ae9a 	beq.w	800472e <_printf_float+0xb6>
 80049fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80049fc:	f10b 0b01 	add.w	fp, fp, #1
 8004a00:	e7bb      	b.n	800497a <_printf_float+0x302>
 8004a02:	4631      	mov	r1, r6
 8004a04:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a08:	4628      	mov	r0, r5
 8004a0a:	47b8      	blx	r7
 8004a0c:	3001      	adds	r0, #1
 8004a0e:	d1c0      	bne.n	8004992 <_printf_float+0x31a>
 8004a10:	e68d      	b.n	800472e <_printf_float+0xb6>
 8004a12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004a14:	464b      	mov	r3, r9
 8004a16:	4631      	mov	r1, r6
 8004a18:	4628      	mov	r0, r5
 8004a1a:	4442      	add	r2, r8
 8004a1c:	47b8      	blx	r7
 8004a1e:	3001      	adds	r0, #1
 8004a20:	d1c3      	bne.n	80049aa <_printf_float+0x332>
 8004a22:	e684      	b.n	800472e <_printf_float+0xb6>
 8004a24:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004a28:	f1ba 0f01 	cmp.w	sl, #1
 8004a2c:	dc01      	bgt.n	8004a32 <_printf_float+0x3ba>
 8004a2e:	07db      	lsls	r3, r3, #31
 8004a30:	d536      	bpl.n	8004aa0 <_printf_float+0x428>
 8004a32:	2301      	movs	r3, #1
 8004a34:	4642      	mov	r2, r8
 8004a36:	4631      	mov	r1, r6
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b8      	blx	r7
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	f43f ae76 	beq.w	800472e <_printf_float+0xb6>
 8004a42:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a46:	4631      	mov	r1, r6
 8004a48:	4628      	mov	r0, r5
 8004a4a:	47b8      	blx	r7
 8004a4c:	3001      	adds	r0, #1
 8004a4e:	f43f ae6e 	beq.w	800472e <_printf_float+0xb6>
 8004a52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a56:	2200      	movs	r2, #0
 8004a58:	2300      	movs	r3, #0
 8004a5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a5e:	f7fb ffa3 	bl	80009a8 <__aeabi_dcmpeq>
 8004a62:	b9c0      	cbnz	r0, 8004a96 <_printf_float+0x41e>
 8004a64:	4653      	mov	r3, sl
 8004a66:	f108 0201 	add.w	r2, r8, #1
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4628      	mov	r0, r5
 8004a6e:	47b8      	blx	r7
 8004a70:	3001      	adds	r0, #1
 8004a72:	d10c      	bne.n	8004a8e <_printf_float+0x416>
 8004a74:	e65b      	b.n	800472e <_printf_float+0xb6>
 8004a76:	2301      	movs	r3, #1
 8004a78:	465a      	mov	r2, fp
 8004a7a:	4631      	mov	r1, r6
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	47b8      	blx	r7
 8004a80:	3001      	adds	r0, #1
 8004a82:	f43f ae54 	beq.w	800472e <_printf_float+0xb6>
 8004a86:	f108 0801 	add.w	r8, r8, #1
 8004a8a:	45d0      	cmp	r8, sl
 8004a8c:	dbf3      	blt.n	8004a76 <_printf_float+0x3fe>
 8004a8e:	464b      	mov	r3, r9
 8004a90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004a94:	e6e0      	b.n	8004858 <_printf_float+0x1e0>
 8004a96:	f04f 0800 	mov.w	r8, #0
 8004a9a:	f104 0b1a 	add.w	fp, r4, #26
 8004a9e:	e7f4      	b.n	8004a8a <_printf_float+0x412>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	4642      	mov	r2, r8
 8004aa4:	e7e1      	b.n	8004a6a <_printf_float+0x3f2>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	464a      	mov	r2, r9
 8004aaa:	4631      	mov	r1, r6
 8004aac:	4628      	mov	r0, r5
 8004aae:	47b8      	blx	r7
 8004ab0:	3001      	adds	r0, #1
 8004ab2:	f43f ae3c 	beq.w	800472e <_printf_float+0xb6>
 8004ab6:	f108 0801 	add.w	r8, r8, #1
 8004aba:	68e3      	ldr	r3, [r4, #12]
 8004abc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004abe:	1a5b      	subs	r3, r3, r1
 8004ac0:	4543      	cmp	r3, r8
 8004ac2:	dcf0      	bgt.n	8004aa6 <_printf_float+0x42e>
 8004ac4:	e6fd      	b.n	80048c2 <_printf_float+0x24a>
 8004ac6:	f04f 0800 	mov.w	r8, #0
 8004aca:	f104 0919 	add.w	r9, r4, #25
 8004ace:	e7f4      	b.n	8004aba <_printf_float+0x442>

08004ad0 <_printf_common>:
 8004ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ad4:	4616      	mov	r6, r2
 8004ad6:	4698      	mov	r8, r3
 8004ad8:	688a      	ldr	r2, [r1, #8]
 8004ada:	690b      	ldr	r3, [r1, #16]
 8004adc:	4607      	mov	r7, r0
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	bfb8      	it	lt
 8004ae2:	4613      	movlt	r3, r2
 8004ae4:	6033      	str	r3, [r6, #0]
 8004ae6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004aea:	460c      	mov	r4, r1
 8004aec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004af0:	b10a      	cbz	r2, 8004af6 <_printf_common+0x26>
 8004af2:	3301      	adds	r3, #1
 8004af4:	6033      	str	r3, [r6, #0]
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	0699      	lsls	r1, r3, #26
 8004afa:	bf42      	ittt	mi
 8004afc:	6833      	ldrmi	r3, [r6, #0]
 8004afe:	3302      	addmi	r3, #2
 8004b00:	6033      	strmi	r3, [r6, #0]
 8004b02:	6825      	ldr	r5, [r4, #0]
 8004b04:	f015 0506 	ands.w	r5, r5, #6
 8004b08:	d106      	bne.n	8004b18 <_printf_common+0x48>
 8004b0a:	f104 0a19 	add.w	sl, r4, #25
 8004b0e:	68e3      	ldr	r3, [r4, #12]
 8004b10:	6832      	ldr	r2, [r6, #0]
 8004b12:	1a9b      	subs	r3, r3, r2
 8004b14:	42ab      	cmp	r3, r5
 8004b16:	dc2b      	bgt.n	8004b70 <_printf_common+0xa0>
 8004b18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b1c:	6822      	ldr	r2, [r4, #0]
 8004b1e:	3b00      	subs	r3, #0
 8004b20:	bf18      	it	ne
 8004b22:	2301      	movne	r3, #1
 8004b24:	0692      	lsls	r2, r2, #26
 8004b26:	d430      	bmi.n	8004b8a <_printf_common+0xba>
 8004b28:	4641      	mov	r1, r8
 8004b2a:	4638      	mov	r0, r7
 8004b2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b30:	47c8      	blx	r9
 8004b32:	3001      	adds	r0, #1
 8004b34:	d023      	beq.n	8004b7e <_printf_common+0xae>
 8004b36:	6823      	ldr	r3, [r4, #0]
 8004b38:	6922      	ldr	r2, [r4, #16]
 8004b3a:	f003 0306 	and.w	r3, r3, #6
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	bf14      	ite	ne
 8004b42:	2500      	movne	r5, #0
 8004b44:	6833      	ldreq	r3, [r6, #0]
 8004b46:	f04f 0600 	mov.w	r6, #0
 8004b4a:	bf08      	it	eq
 8004b4c:	68e5      	ldreq	r5, [r4, #12]
 8004b4e:	f104 041a 	add.w	r4, r4, #26
 8004b52:	bf08      	it	eq
 8004b54:	1aed      	subeq	r5, r5, r3
 8004b56:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004b5a:	bf08      	it	eq
 8004b5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b60:	4293      	cmp	r3, r2
 8004b62:	bfc4      	itt	gt
 8004b64:	1a9b      	subgt	r3, r3, r2
 8004b66:	18ed      	addgt	r5, r5, r3
 8004b68:	42b5      	cmp	r5, r6
 8004b6a:	d11a      	bne.n	8004ba2 <_printf_common+0xd2>
 8004b6c:	2000      	movs	r0, #0
 8004b6e:	e008      	b.n	8004b82 <_printf_common+0xb2>
 8004b70:	2301      	movs	r3, #1
 8004b72:	4652      	mov	r2, sl
 8004b74:	4641      	mov	r1, r8
 8004b76:	4638      	mov	r0, r7
 8004b78:	47c8      	blx	r9
 8004b7a:	3001      	adds	r0, #1
 8004b7c:	d103      	bne.n	8004b86 <_printf_common+0xb6>
 8004b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b86:	3501      	adds	r5, #1
 8004b88:	e7c1      	b.n	8004b0e <_printf_common+0x3e>
 8004b8a:	2030      	movs	r0, #48	@ 0x30
 8004b8c:	18e1      	adds	r1, r4, r3
 8004b8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b98:	4422      	add	r2, r4
 8004b9a:	3302      	adds	r3, #2
 8004b9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004ba0:	e7c2      	b.n	8004b28 <_printf_common+0x58>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	4622      	mov	r2, r4
 8004ba6:	4641      	mov	r1, r8
 8004ba8:	4638      	mov	r0, r7
 8004baa:	47c8      	blx	r9
 8004bac:	3001      	adds	r0, #1
 8004bae:	d0e6      	beq.n	8004b7e <_printf_common+0xae>
 8004bb0:	3601      	adds	r6, #1
 8004bb2:	e7d9      	b.n	8004b68 <_printf_common+0x98>

08004bb4 <_printf_i>:
 8004bb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb8:	7e0f      	ldrb	r7, [r1, #24]
 8004bba:	4691      	mov	r9, r2
 8004bbc:	2f78      	cmp	r7, #120	@ 0x78
 8004bbe:	4680      	mov	r8, r0
 8004bc0:	460c      	mov	r4, r1
 8004bc2:	469a      	mov	sl, r3
 8004bc4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004bc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004bca:	d807      	bhi.n	8004bdc <_printf_i+0x28>
 8004bcc:	2f62      	cmp	r7, #98	@ 0x62
 8004bce:	d80a      	bhi.n	8004be6 <_printf_i+0x32>
 8004bd0:	2f00      	cmp	r7, #0
 8004bd2:	f000 80d1 	beq.w	8004d78 <_printf_i+0x1c4>
 8004bd6:	2f58      	cmp	r7, #88	@ 0x58
 8004bd8:	f000 80b8 	beq.w	8004d4c <_printf_i+0x198>
 8004bdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004be0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004be4:	e03a      	b.n	8004c5c <_printf_i+0xa8>
 8004be6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004bea:	2b15      	cmp	r3, #21
 8004bec:	d8f6      	bhi.n	8004bdc <_printf_i+0x28>
 8004bee:	a101      	add	r1, pc, #4	@ (adr r1, 8004bf4 <_printf_i+0x40>)
 8004bf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bf4:	08004c4d 	.word	0x08004c4d
 8004bf8:	08004c61 	.word	0x08004c61
 8004bfc:	08004bdd 	.word	0x08004bdd
 8004c00:	08004bdd 	.word	0x08004bdd
 8004c04:	08004bdd 	.word	0x08004bdd
 8004c08:	08004bdd 	.word	0x08004bdd
 8004c0c:	08004c61 	.word	0x08004c61
 8004c10:	08004bdd 	.word	0x08004bdd
 8004c14:	08004bdd 	.word	0x08004bdd
 8004c18:	08004bdd 	.word	0x08004bdd
 8004c1c:	08004bdd 	.word	0x08004bdd
 8004c20:	08004d5f 	.word	0x08004d5f
 8004c24:	08004c8b 	.word	0x08004c8b
 8004c28:	08004d19 	.word	0x08004d19
 8004c2c:	08004bdd 	.word	0x08004bdd
 8004c30:	08004bdd 	.word	0x08004bdd
 8004c34:	08004d81 	.word	0x08004d81
 8004c38:	08004bdd 	.word	0x08004bdd
 8004c3c:	08004c8b 	.word	0x08004c8b
 8004c40:	08004bdd 	.word	0x08004bdd
 8004c44:	08004bdd 	.word	0x08004bdd
 8004c48:	08004d21 	.word	0x08004d21
 8004c4c:	6833      	ldr	r3, [r6, #0]
 8004c4e:	1d1a      	adds	r2, r3, #4
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6032      	str	r2, [r6, #0]
 8004c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e09c      	b.n	8004d9a <_printf_i+0x1e6>
 8004c60:	6833      	ldr	r3, [r6, #0]
 8004c62:	6820      	ldr	r0, [r4, #0]
 8004c64:	1d19      	adds	r1, r3, #4
 8004c66:	6031      	str	r1, [r6, #0]
 8004c68:	0606      	lsls	r6, r0, #24
 8004c6a:	d501      	bpl.n	8004c70 <_printf_i+0xbc>
 8004c6c:	681d      	ldr	r5, [r3, #0]
 8004c6e:	e003      	b.n	8004c78 <_printf_i+0xc4>
 8004c70:	0645      	lsls	r5, r0, #25
 8004c72:	d5fb      	bpl.n	8004c6c <_printf_i+0xb8>
 8004c74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c78:	2d00      	cmp	r5, #0
 8004c7a:	da03      	bge.n	8004c84 <_printf_i+0xd0>
 8004c7c:	232d      	movs	r3, #45	@ 0x2d
 8004c7e:	426d      	negs	r5, r5
 8004c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c84:	230a      	movs	r3, #10
 8004c86:	4858      	ldr	r0, [pc, #352]	@ (8004de8 <_printf_i+0x234>)
 8004c88:	e011      	b.n	8004cae <_printf_i+0xfa>
 8004c8a:	6821      	ldr	r1, [r4, #0]
 8004c8c:	6833      	ldr	r3, [r6, #0]
 8004c8e:	0608      	lsls	r0, r1, #24
 8004c90:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c94:	d402      	bmi.n	8004c9c <_printf_i+0xe8>
 8004c96:	0649      	lsls	r1, r1, #25
 8004c98:	bf48      	it	mi
 8004c9a:	b2ad      	uxthmi	r5, r5
 8004c9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c9e:	6033      	str	r3, [r6, #0]
 8004ca0:	bf14      	ite	ne
 8004ca2:	230a      	movne	r3, #10
 8004ca4:	2308      	moveq	r3, #8
 8004ca6:	4850      	ldr	r0, [pc, #320]	@ (8004de8 <_printf_i+0x234>)
 8004ca8:	2100      	movs	r1, #0
 8004caa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004cae:	6866      	ldr	r6, [r4, #4]
 8004cb0:	2e00      	cmp	r6, #0
 8004cb2:	60a6      	str	r6, [r4, #8]
 8004cb4:	db05      	blt.n	8004cc2 <_printf_i+0x10e>
 8004cb6:	6821      	ldr	r1, [r4, #0]
 8004cb8:	432e      	orrs	r6, r5
 8004cba:	f021 0104 	bic.w	r1, r1, #4
 8004cbe:	6021      	str	r1, [r4, #0]
 8004cc0:	d04b      	beq.n	8004d5a <_printf_i+0x1a6>
 8004cc2:	4616      	mov	r6, r2
 8004cc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004cc8:	fb03 5711 	mls	r7, r3, r1, r5
 8004ccc:	5dc7      	ldrb	r7, [r0, r7]
 8004cce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004cd2:	462f      	mov	r7, r5
 8004cd4:	42bb      	cmp	r3, r7
 8004cd6:	460d      	mov	r5, r1
 8004cd8:	d9f4      	bls.n	8004cc4 <_printf_i+0x110>
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	d10b      	bne.n	8004cf6 <_printf_i+0x142>
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	07df      	lsls	r7, r3, #31
 8004ce2:	d508      	bpl.n	8004cf6 <_printf_i+0x142>
 8004ce4:	6923      	ldr	r3, [r4, #16]
 8004ce6:	6861      	ldr	r1, [r4, #4]
 8004ce8:	4299      	cmp	r1, r3
 8004cea:	bfde      	ittt	le
 8004cec:	2330      	movle	r3, #48	@ 0x30
 8004cee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cf6:	1b92      	subs	r2, r2, r6
 8004cf8:	6122      	str	r2, [r4, #16]
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	4640      	mov	r0, r8
 8004d00:	f8cd a000 	str.w	sl, [sp]
 8004d04:	aa03      	add	r2, sp, #12
 8004d06:	f7ff fee3 	bl	8004ad0 <_printf_common>
 8004d0a:	3001      	adds	r0, #1
 8004d0c:	d14a      	bne.n	8004da4 <_printf_i+0x1f0>
 8004d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d12:	b004      	add	sp, #16
 8004d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	f043 0320 	orr.w	r3, r3, #32
 8004d1e:	6023      	str	r3, [r4, #0]
 8004d20:	2778      	movs	r7, #120	@ 0x78
 8004d22:	4832      	ldr	r0, [pc, #200]	@ (8004dec <_printf_i+0x238>)
 8004d24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	6831      	ldr	r1, [r6, #0]
 8004d2c:	061f      	lsls	r7, r3, #24
 8004d2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d32:	d402      	bmi.n	8004d3a <_printf_i+0x186>
 8004d34:	065f      	lsls	r7, r3, #25
 8004d36:	bf48      	it	mi
 8004d38:	b2ad      	uxthmi	r5, r5
 8004d3a:	6031      	str	r1, [r6, #0]
 8004d3c:	07d9      	lsls	r1, r3, #31
 8004d3e:	bf44      	itt	mi
 8004d40:	f043 0320 	orrmi.w	r3, r3, #32
 8004d44:	6023      	strmi	r3, [r4, #0]
 8004d46:	b11d      	cbz	r5, 8004d50 <_printf_i+0x19c>
 8004d48:	2310      	movs	r3, #16
 8004d4a:	e7ad      	b.n	8004ca8 <_printf_i+0xf4>
 8004d4c:	4826      	ldr	r0, [pc, #152]	@ (8004de8 <_printf_i+0x234>)
 8004d4e:	e7e9      	b.n	8004d24 <_printf_i+0x170>
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	f023 0320 	bic.w	r3, r3, #32
 8004d56:	6023      	str	r3, [r4, #0]
 8004d58:	e7f6      	b.n	8004d48 <_printf_i+0x194>
 8004d5a:	4616      	mov	r6, r2
 8004d5c:	e7bd      	b.n	8004cda <_printf_i+0x126>
 8004d5e:	6833      	ldr	r3, [r6, #0]
 8004d60:	6825      	ldr	r5, [r4, #0]
 8004d62:	1d18      	adds	r0, r3, #4
 8004d64:	6961      	ldr	r1, [r4, #20]
 8004d66:	6030      	str	r0, [r6, #0]
 8004d68:	062e      	lsls	r6, r5, #24
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	d501      	bpl.n	8004d72 <_printf_i+0x1be>
 8004d6e:	6019      	str	r1, [r3, #0]
 8004d70:	e002      	b.n	8004d78 <_printf_i+0x1c4>
 8004d72:	0668      	lsls	r0, r5, #25
 8004d74:	d5fb      	bpl.n	8004d6e <_printf_i+0x1ba>
 8004d76:	8019      	strh	r1, [r3, #0]
 8004d78:	2300      	movs	r3, #0
 8004d7a:	4616      	mov	r6, r2
 8004d7c:	6123      	str	r3, [r4, #16]
 8004d7e:	e7bc      	b.n	8004cfa <_printf_i+0x146>
 8004d80:	6833      	ldr	r3, [r6, #0]
 8004d82:	2100      	movs	r1, #0
 8004d84:	1d1a      	adds	r2, r3, #4
 8004d86:	6032      	str	r2, [r6, #0]
 8004d88:	681e      	ldr	r6, [r3, #0]
 8004d8a:	6862      	ldr	r2, [r4, #4]
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	f000 f9d6 	bl	800513e <memchr>
 8004d92:	b108      	cbz	r0, 8004d98 <_printf_i+0x1e4>
 8004d94:	1b80      	subs	r0, r0, r6
 8004d96:	6060      	str	r0, [r4, #4]
 8004d98:	6863      	ldr	r3, [r4, #4]
 8004d9a:	6123      	str	r3, [r4, #16]
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004da2:	e7aa      	b.n	8004cfa <_printf_i+0x146>
 8004da4:	4632      	mov	r2, r6
 8004da6:	4649      	mov	r1, r9
 8004da8:	4640      	mov	r0, r8
 8004daa:	6923      	ldr	r3, [r4, #16]
 8004dac:	47d0      	blx	sl
 8004dae:	3001      	adds	r0, #1
 8004db0:	d0ad      	beq.n	8004d0e <_printf_i+0x15a>
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	079b      	lsls	r3, r3, #30
 8004db6:	d413      	bmi.n	8004de0 <_printf_i+0x22c>
 8004db8:	68e0      	ldr	r0, [r4, #12]
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	4298      	cmp	r0, r3
 8004dbe:	bfb8      	it	lt
 8004dc0:	4618      	movlt	r0, r3
 8004dc2:	e7a6      	b.n	8004d12 <_printf_i+0x15e>
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	4632      	mov	r2, r6
 8004dc8:	4649      	mov	r1, r9
 8004dca:	4640      	mov	r0, r8
 8004dcc:	47d0      	blx	sl
 8004dce:	3001      	adds	r0, #1
 8004dd0:	d09d      	beq.n	8004d0e <_printf_i+0x15a>
 8004dd2:	3501      	adds	r5, #1
 8004dd4:	68e3      	ldr	r3, [r4, #12]
 8004dd6:	9903      	ldr	r1, [sp, #12]
 8004dd8:	1a5b      	subs	r3, r3, r1
 8004dda:	42ab      	cmp	r3, r5
 8004ddc:	dcf2      	bgt.n	8004dc4 <_printf_i+0x210>
 8004dde:	e7eb      	b.n	8004db8 <_printf_i+0x204>
 8004de0:	2500      	movs	r5, #0
 8004de2:	f104 0619 	add.w	r6, r4, #25
 8004de6:	e7f5      	b.n	8004dd4 <_printf_i+0x220>
 8004de8:	08007278 	.word	0x08007278
 8004dec:	08007289 	.word	0x08007289

08004df0 <std>:
 8004df0:	2300      	movs	r3, #0
 8004df2:	b510      	push	{r4, lr}
 8004df4:	4604      	mov	r4, r0
 8004df6:	e9c0 3300 	strd	r3, r3, [r0]
 8004dfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004dfe:	6083      	str	r3, [r0, #8]
 8004e00:	8181      	strh	r1, [r0, #12]
 8004e02:	6643      	str	r3, [r0, #100]	@ 0x64
 8004e04:	81c2      	strh	r2, [r0, #14]
 8004e06:	6183      	str	r3, [r0, #24]
 8004e08:	4619      	mov	r1, r3
 8004e0a:	2208      	movs	r2, #8
 8004e0c:	305c      	adds	r0, #92	@ 0x5c
 8004e0e:	f000 f916 	bl	800503e <memset>
 8004e12:	4b0d      	ldr	r3, [pc, #52]	@ (8004e48 <std+0x58>)
 8004e14:	6224      	str	r4, [r4, #32]
 8004e16:	6263      	str	r3, [r4, #36]	@ 0x24
 8004e18:	4b0c      	ldr	r3, [pc, #48]	@ (8004e4c <std+0x5c>)
 8004e1a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <std+0x60>)
 8004e1e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004e20:	4b0c      	ldr	r3, [pc, #48]	@ (8004e54 <std+0x64>)
 8004e22:	6323      	str	r3, [r4, #48]	@ 0x30
 8004e24:	4b0c      	ldr	r3, [pc, #48]	@ (8004e58 <std+0x68>)
 8004e26:	429c      	cmp	r4, r3
 8004e28:	d006      	beq.n	8004e38 <std+0x48>
 8004e2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004e2e:	4294      	cmp	r4, r2
 8004e30:	d002      	beq.n	8004e38 <std+0x48>
 8004e32:	33d0      	adds	r3, #208	@ 0xd0
 8004e34:	429c      	cmp	r4, r3
 8004e36:	d105      	bne.n	8004e44 <std+0x54>
 8004e38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e40:	f000 b97a 	b.w	8005138 <__retarget_lock_init_recursive>
 8004e44:	bd10      	pop	{r4, pc}
 8004e46:	bf00      	nop
 8004e48:	08004fb9 	.word	0x08004fb9
 8004e4c:	08004fdb 	.word	0x08004fdb
 8004e50:	08005013 	.word	0x08005013
 8004e54:	08005037 	.word	0x08005037
 8004e58:	2000030c 	.word	0x2000030c

08004e5c <stdio_exit_handler>:
 8004e5c:	4a02      	ldr	r2, [pc, #8]	@ (8004e68 <stdio_exit_handler+0xc>)
 8004e5e:	4903      	ldr	r1, [pc, #12]	@ (8004e6c <stdio_exit_handler+0x10>)
 8004e60:	4803      	ldr	r0, [pc, #12]	@ (8004e70 <stdio_exit_handler+0x14>)
 8004e62:	f000 b869 	b.w	8004f38 <_fwalk_sglue>
 8004e66:	bf00      	nop
 8004e68:	2000000c 	.word	0x2000000c
 8004e6c:	08006ab9 	.word	0x08006ab9
 8004e70:	2000001c 	.word	0x2000001c

08004e74 <cleanup_stdio>:
 8004e74:	6841      	ldr	r1, [r0, #4]
 8004e76:	4b0c      	ldr	r3, [pc, #48]	@ (8004ea8 <cleanup_stdio+0x34>)
 8004e78:	b510      	push	{r4, lr}
 8004e7a:	4299      	cmp	r1, r3
 8004e7c:	4604      	mov	r4, r0
 8004e7e:	d001      	beq.n	8004e84 <cleanup_stdio+0x10>
 8004e80:	f001 fe1a 	bl	8006ab8 <_fflush_r>
 8004e84:	68a1      	ldr	r1, [r4, #8]
 8004e86:	4b09      	ldr	r3, [pc, #36]	@ (8004eac <cleanup_stdio+0x38>)
 8004e88:	4299      	cmp	r1, r3
 8004e8a:	d002      	beq.n	8004e92 <cleanup_stdio+0x1e>
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f001 fe13 	bl	8006ab8 <_fflush_r>
 8004e92:	68e1      	ldr	r1, [r4, #12]
 8004e94:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <cleanup_stdio+0x3c>)
 8004e96:	4299      	cmp	r1, r3
 8004e98:	d004      	beq.n	8004ea4 <cleanup_stdio+0x30>
 8004e9a:	4620      	mov	r0, r4
 8004e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ea0:	f001 be0a 	b.w	8006ab8 <_fflush_r>
 8004ea4:	bd10      	pop	{r4, pc}
 8004ea6:	bf00      	nop
 8004ea8:	2000030c 	.word	0x2000030c
 8004eac:	20000374 	.word	0x20000374
 8004eb0:	200003dc 	.word	0x200003dc

08004eb4 <global_stdio_init.part.0>:
 8004eb4:	b510      	push	{r4, lr}
 8004eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <global_stdio_init.part.0+0x30>)
 8004eb8:	4c0b      	ldr	r4, [pc, #44]	@ (8004ee8 <global_stdio_init.part.0+0x34>)
 8004eba:	4a0c      	ldr	r2, [pc, #48]	@ (8004eec <global_stdio_init.part.0+0x38>)
 8004ebc:	4620      	mov	r0, r4
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	2104      	movs	r1, #4
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f7ff ff94 	bl	8004df0 <std>
 8004ec8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ecc:	2201      	movs	r2, #1
 8004ece:	2109      	movs	r1, #9
 8004ed0:	f7ff ff8e 	bl	8004df0 <std>
 8004ed4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ed8:	2202      	movs	r2, #2
 8004eda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ede:	2112      	movs	r1, #18
 8004ee0:	f7ff bf86 	b.w	8004df0 <std>
 8004ee4:	20000444 	.word	0x20000444
 8004ee8:	2000030c 	.word	0x2000030c
 8004eec:	08004e5d 	.word	0x08004e5d

08004ef0 <__sfp_lock_acquire>:
 8004ef0:	4801      	ldr	r0, [pc, #4]	@ (8004ef8 <__sfp_lock_acquire+0x8>)
 8004ef2:	f000 b922 	b.w	800513a <__retarget_lock_acquire_recursive>
 8004ef6:	bf00      	nop
 8004ef8:	2000044d 	.word	0x2000044d

08004efc <__sfp_lock_release>:
 8004efc:	4801      	ldr	r0, [pc, #4]	@ (8004f04 <__sfp_lock_release+0x8>)
 8004efe:	f000 b91d 	b.w	800513c <__retarget_lock_release_recursive>
 8004f02:	bf00      	nop
 8004f04:	2000044d 	.word	0x2000044d

08004f08 <__sinit>:
 8004f08:	b510      	push	{r4, lr}
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	f7ff fff0 	bl	8004ef0 <__sfp_lock_acquire>
 8004f10:	6a23      	ldr	r3, [r4, #32]
 8004f12:	b11b      	cbz	r3, 8004f1c <__sinit+0x14>
 8004f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f18:	f7ff bff0 	b.w	8004efc <__sfp_lock_release>
 8004f1c:	4b04      	ldr	r3, [pc, #16]	@ (8004f30 <__sinit+0x28>)
 8004f1e:	6223      	str	r3, [r4, #32]
 8004f20:	4b04      	ldr	r3, [pc, #16]	@ (8004f34 <__sinit+0x2c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1f5      	bne.n	8004f14 <__sinit+0xc>
 8004f28:	f7ff ffc4 	bl	8004eb4 <global_stdio_init.part.0>
 8004f2c:	e7f2      	b.n	8004f14 <__sinit+0xc>
 8004f2e:	bf00      	nop
 8004f30:	08004e75 	.word	0x08004e75
 8004f34:	20000444 	.word	0x20000444

08004f38 <_fwalk_sglue>:
 8004f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f3c:	4607      	mov	r7, r0
 8004f3e:	4688      	mov	r8, r1
 8004f40:	4614      	mov	r4, r2
 8004f42:	2600      	movs	r6, #0
 8004f44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f48:	f1b9 0901 	subs.w	r9, r9, #1
 8004f4c:	d505      	bpl.n	8004f5a <_fwalk_sglue+0x22>
 8004f4e:	6824      	ldr	r4, [r4, #0]
 8004f50:	2c00      	cmp	r4, #0
 8004f52:	d1f7      	bne.n	8004f44 <_fwalk_sglue+0xc>
 8004f54:	4630      	mov	r0, r6
 8004f56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f5a:	89ab      	ldrh	r3, [r5, #12]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d907      	bls.n	8004f70 <_fwalk_sglue+0x38>
 8004f60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f64:	3301      	adds	r3, #1
 8004f66:	d003      	beq.n	8004f70 <_fwalk_sglue+0x38>
 8004f68:	4629      	mov	r1, r5
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	47c0      	blx	r8
 8004f6e:	4306      	orrs	r6, r0
 8004f70:	3568      	adds	r5, #104	@ 0x68
 8004f72:	e7e9      	b.n	8004f48 <_fwalk_sglue+0x10>

08004f74 <siprintf>:
 8004f74:	b40e      	push	{r1, r2, r3}
 8004f76:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004f7a:	b510      	push	{r4, lr}
 8004f7c:	2400      	movs	r4, #0
 8004f7e:	b09d      	sub	sp, #116	@ 0x74
 8004f80:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f82:	9002      	str	r0, [sp, #8]
 8004f84:	9006      	str	r0, [sp, #24]
 8004f86:	9107      	str	r1, [sp, #28]
 8004f88:	9104      	str	r1, [sp, #16]
 8004f8a:	4809      	ldr	r0, [pc, #36]	@ (8004fb0 <siprintf+0x3c>)
 8004f8c:	4909      	ldr	r1, [pc, #36]	@ (8004fb4 <siprintf+0x40>)
 8004f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f92:	9105      	str	r1, [sp, #20]
 8004f94:	6800      	ldr	r0, [r0, #0]
 8004f96:	a902      	add	r1, sp, #8
 8004f98:	9301      	str	r3, [sp, #4]
 8004f9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004f9c:	f001 fc10 	bl	80067c0 <_svfiprintf_r>
 8004fa0:	9b02      	ldr	r3, [sp, #8]
 8004fa2:	701c      	strb	r4, [r3, #0]
 8004fa4:	b01d      	add	sp, #116	@ 0x74
 8004fa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004faa:	b003      	add	sp, #12
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	20000018 	.word	0x20000018
 8004fb4:	ffff0208 	.word	0xffff0208

08004fb8 <__sread>:
 8004fb8:	b510      	push	{r4, lr}
 8004fba:	460c      	mov	r4, r1
 8004fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fc0:	f000 f86c 	bl	800509c <_read_r>
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	bfab      	itete	ge
 8004fc8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004fca:	89a3      	ldrhlt	r3, [r4, #12]
 8004fcc:	181b      	addge	r3, r3, r0
 8004fce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004fd2:	bfac      	ite	ge
 8004fd4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004fd6:	81a3      	strhlt	r3, [r4, #12]
 8004fd8:	bd10      	pop	{r4, pc}

08004fda <__swrite>:
 8004fda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fde:	461f      	mov	r7, r3
 8004fe0:	898b      	ldrh	r3, [r1, #12]
 8004fe2:	4605      	mov	r5, r0
 8004fe4:	05db      	lsls	r3, r3, #23
 8004fe6:	460c      	mov	r4, r1
 8004fe8:	4616      	mov	r6, r2
 8004fea:	d505      	bpl.n	8004ff8 <__swrite+0x1e>
 8004fec:	2302      	movs	r3, #2
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ff4:	f000 f840 	bl	8005078 <_lseek_r>
 8004ff8:	89a3      	ldrh	r3, [r4, #12]
 8004ffa:	4632      	mov	r2, r6
 8004ffc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005000:	81a3      	strh	r3, [r4, #12]
 8005002:	4628      	mov	r0, r5
 8005004:	463b      	mov	r3, r7
 8005006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800500a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800500e:	f000 b857 	b.w	80050c0 <_write_r>

08005012 <__sseek>:
 8005012:	b510      	push	{r4, lr}
 8005014:	460c      	mov	r4, r1
 8005016:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800501a:	f000 f82d 	bl	8005078 <_lseek_r>
 800501e:	1c43      	adds	r3, r0, #1
 8005020:	89a3      	ldrh	r3, [r4, #12]
 8005022:	bf15      	itete	ne
 8005024:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005026:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800502a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800502e:	81a3      	strheq	r3, [r4, #12]
 8005030:	bf18      	it	ne
 8005032:	81a3      	strhne	r3, [r4, #12]
 8005034:	bd10      	pop	{r4, pc}

08005036 <__sclose>:
 8005036:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800503a:	f000 b80d 	b.w	8005058 <_close_r>

0800503e <memset>:
 800503e:	4603      	mov	r3, r0
 8005040:	4402      	add	r2, r0
 8005042:	4293      	cmp	r3, r2
 8005044:	d100      	bne.n	8005048 <memset+0xa>
 8005046:	4770      	bx	lr
 8005048:	f803 1b01 	strb.w	r1, [r3], #1
 800504c:	e7f9      	b.n	8005042 <memset+0x4>
	...

08005050 <_localeconv_r>:
 8005050:	4800      	ldr	r0, [pc, #0]	@ (8005054 <_localeconv_r+0x4>)
 8005052:	4770      	bx	lr
 8005054:	20000158 	.word	0x20000158

08005058 <_close_r>:
 8005058:	b538      	push	{r3, r4, r5, lr}
 800505a:	2300      	movs	r3, #0
 800505c:	4d05      	ldr	r5, [pc, #20]	@ (8005074 <_close_r+0x1c>)
 800505e:	4604      	mov	r4, r0
 8005060:	4608      	mov	r0, r1
 8005062:	602b      	str	r3, [r5, #0]
 8005064:	f7fc fc37 	bl	80018d6 <_close>
 8005068:	1c43      	adds	r3, r0, #1
 800506a:	d102      	bne.n	8005072 <_close_r+0x1a>
 800506c:	682b      	ldr	r3, [r5, #0]
 800506e:	b103      	cbz	r3, 8005072 <_close_r+0x1a>
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	bd38      	pop	{r3, r4, r5, pc}
 8005074:	20000448 	.word	0x20000448

08005078 <_lseek_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4604      	mov	r4, r0
 800507c:	4608      	mov	r0, r1
 800507e:	4611      	mov	r1, r2
 8005080:	2200      	movs	r2, #0
 8005082:	4d05      	ldr	r5, [pc, #20]	@ (8005098 <_lseek_r+0x20>)
 8005084:	602a      	str	r2, [r5, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	f7fc fc49 	bl	800191e <_lseek>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d102      	bne.n	8005096 <_lseek_r+0x1e>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	b103      	cbz	r3, 8005096 <_lseek_r+0x1e>
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	20000448 	.word	0x20000448

0800509c <_read_r>:
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	4604      	mov	r4, r0
 80050a0:	4608      	mov	r0, r1
 80050a2:	4611      	mov	r1, r2
 80050a4:	2200      	movs	r2, #0
 80050a6:	4d05      	ldr	r5, [pc, #20]	@ (80050bc <_read_r+0x20>)
 80050a8:	602a      	str	r2, [r5, #0]
 80050aa:	461a      	mov	r2, r3
 80050ac:	f7fc fbda 	bl	8001864 <_read>
 80050b0:	1c43      	adds	r3, r0, #1
 80050b2:	d102      	bne.n	80050ba <_read_r+0x1e>
 80050b4:	682b      	ldr	r3, [r5, #0]
 80050b6:	b103      	cbz	r3, 80050ba <_read_r+0x1e>
 80050b8:	6023      	str	r3, [r4, #0]
 80050ba:	bd38      	pop	{r3, r4, r5, pc}
 80050bc:	20000448 	.word	0x20000448

080050c0 <_write_r>:
 80050c0:	b538      	push	{r3, r4, r5, lr}
 80050c2:	4604      	mov	r4, r0
 80050c4:	4608      	mov	r0, r1
 80050c6:	4611      	mov	r1, r2
 80050c8:	2200      	movs	r2, #0
 80050ca:	4d05      	ldr	r5, [pc, #20]	@ (80050e0 <_write_r+0x20>)
 80050cc:	602a      	str	r2, [r5, #0]
 80050ce:	461a      	mov	r2, r3
 80050d0:	f7fc fbe5 	bl	800189e <_write>
 80050d4:	1c43      	adds	r3, r0, #1
 80050d6:	d102      	bne.n	80050de <_write_r+0x1e>
 80050d8:	682b      	ldr	r3, [r5, #0]
 80050da:	b103      	cbz	r3, 80050de <_write_r+0x1e>
 80050dc:	6023      	str	r3, [r4, #0]
 80050de:	bd38      	pop	{r3, r4, r5, pc}
 80050e0:	20000448 	.word	0x20000448

080050e4 <__errno>:
 80050e4:	4b01      	ldr	r3, [pc, #4]	@ (80050ec <__errno+0x8>)
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	20000018 	.word	0x20000018

080050f0 <__libc_init_array>:
 80050f0:	b570      	push	{r4, r5, r6, lr}
 80050f2:	2600      	movs	r6, #0
 80050f4:	4d0c      	ldr	r5, [pc, #48]	@ (8005128 <__libc_init_array+0x38>)
 80050f6:	4c0d      	ldr	r4, [pc, #52]	@ (800512c <__libc_init_array+0x3c>)
 80050f8:	1b64      	subs	r4, r4, r5
 80050fa:	10a4      	asrs	r4, r4, #2
 80050fc:	42a6      	cmp	r6, r4
 80050fe:	d109      	bne.n	8005114 <__libc_init_array+0x24>
 8005100:	f002 f876 	bl	80071f0 <_init>
 8005104:	2600      	movs	r6, #0
 8005106:	4d0a      	ldr	r5, [pc, #40]	@ (8005130 <__libc_init_array+0x40>)
 8005108:	4c0a      	ldr	r4, [pc, #40]	@ (8005134 <__libc_init_array+0x44>)
 800510a:	1b64      	subs	r4, r4, r5
 800510c:	10a4      	asrs	r4, r4, #2
 800510e:	42a6      	cmp	r6, r4
 8005110:	d105      	bne.n	800511e <__libc_init_array+0x2e>
 8005112:	bd70      	pop	{r4, r5, r6, pc}
 8005114:	f855 3b04 	ldr.w	r3, [r5], #4
 8005118:	4798      	blx	r3
 800511a:	3601      	adds	r6, #1
 800511c:	e7ee      	b.n	80050fc <__libc_init_array+0xc>
 800511e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005122:	4798      	blx	r3
 8005124:	3601      	adds	r6, #1
 8005126:	e7f2      	b.n	800510e <__libc_init_array+0x1e>
 8005128:	080075e4 	.word	0x080075e4
 800512c:	080075e4 	.word	0x080075e4
 8005130:	080075e4 	.word	0x080075e4
 8005134:	080075e8 	.word	0x080075e8

08005138 <__retarget_lock_init_recursive>:
 8005138:	4770      	bx	lr

0800513a <__retarget_lock_acquire_recursive>:
 800513a:	4770      	bx	lr

0800513c <__retarget_lock_release_recursive>:
 800513c:	4770      	bx	lr

0800513e <memchr>:
 800513e:	4603      	mov	r3, r0
 8005140:	b510      	push	{r4, lr}
 8005142:	b2c9      	uxtb	r1, r1
 8005144:	4402      	add	r2, r0
 8005146:	4293      	cmp	r3, r2
 8005148:	4618      	mov	r0, r3
 800514a:	d101      	bne.n	8005150 <memchr+0x12>
 800514c:	2000      	movs	r0, #0
 800514e:	e003      	b.n	8005158 <memchr+0x1a>
 8005150:	7804      	ldrb	r4, [r0, #0]
 8005152:	3301      	adds	r3, #1
 8005154:	428c      	cmp	r4, r1
 8005156:	d1f6      	bne.n	8005146 <memchr+0x8>
 8005158:	bd10      	pop	{r4, pc}

0800515a <quorem>:
 800515a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800515e:	6903      	ldr	r3, [r0, #16]
 8005160:	690c      	ldr	r4, [r1, #16]
 8005162:	4607      	mov	r7, r0
 8005164:	42a3      	cmp	r3, r4
 8005166:	db7e      	blt.n	8005266 <quorem+0x10c>
 8005168:	3c01      	subs	r4, #1
 800516a:	00a3      	lsls	r3, r4, #2
 800516c:	f100 0514 	add.w	r5, r0, #20
 8005170:	f101 0814 	add.w	r8, r1, #20
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800517a:	9301      	str	r3, [sp, #4]
 800517c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005180:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005184:	3301      	adds	r3, #1
 8005186:	429a      	cmp	r2, r3
 8005188:	fbb2 f6f3 	udiv	r6, r2, r3
 800518c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005190:	d32e      	bcc.n	80051f0 <quorem+0x96>
 8005192:	f04f 0a00 	mov.w	sl, #0
 8005196:	46c4      	mov	ip, r8
 8005198:	46ae      	mov	lr, r5
 800519a:	46d3      	mov	fp, sl
 800519c:	f85c 3b04 	ldr.w	r3, [ip], #4
 80051a0:	b298      	uxth	r0, r3
 80051a2:	fb06 a000 	mla	r0, r6, r0, sl
 80051a6:	0c1b      	lsrs	r3, r3, #16
 80051a8:	0c02      	lsrs	r2, r0, #16
 80051aa:	fb06 2303 	mla	r3, r6, r3, r2
 80051ae:	f8de 2000 	ldr.w	r2, [lr]
 80051b2:	b280      	uxth	r0, r0
 80051b4:	b292      	uxth	r2, r2
 80051b6:	1a12      	subs	r2, r2, r0
 80051b8:	445a      	add	r2, fp
 80051ba:	f8de 0000 	ldr.w	r0, [lr]
 80051be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80051c2:	b29b      	uxth	r3, r3
 80051c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80051c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80051cc:	b292      	uxth	r2, r2
 80051ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80051d2:	45e1      	cmp	r9, ip
 80051d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80051d8:	f84e 2b04 	str.w	r2, [lr], #4
 80051dc:	d2de      	bcs.n	800519c <quorem+0x42>
 80051de:	9b00      	ldr	r3, [sp, #0]
 80051e0:	58eb      	ldr	r3, [r5, r3]
 80051e2:	b92b      	cbnz	r3, 80051f0 <quorem+0x96>
 80051e4:	9b01      	ldr	r3, [sp, #4]
 80051e6:	3b04      	subs	r3, #4
 80051e8:	429d      	cmp	r5, r3
 80051ea:	461a      	mov	r2, r3
 80051ec:	d32f      	bcc.n	800524e <quorem+0xf4>
 80051ee:	613c      	str	r4, [r7, #16]
 80051f0:	4638      	mov	r0, r7
 80051f2:	f001 f981 	bl	80064f8 <__mcmp>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	db25      	blt.n	8005246 <quorem+0xec>
 80051fa:	4629      	mov	r1, r5
 80051fc:	2000      	movs	r0, #0
 80051fe:	f858 2b04 	ldr.w	r2, [r8], #4
 8005202:	f8d1 c000 	ldr.w	ip, [r1]
 8005206:	fa1f fe82 	uxth.w	lr, r2
 800520a:	fa1f f38c 	uxth.w	r3, ip
 800520e:	eba3 030e 	sub.w	r3, r3, lr
 8005212:	4403      	add	r3, r0
 8005214:	0c12      	lsrs	r2, r2, #16
 8005216:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800521a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800521e:	b29b      	uxth	r3, r3
 8005220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005224:	45c1      	cmp	r9, r8
 8005226:	ea4f 4022 	mov.w	r0, r2, asr #16
 800522a:	f841 3b04 	str.w	r3, [r1], #4
 800522e:	d2e6      	bcs.n	80051fe <quorem+0xa4>
 8005230:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005234:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005238:	b922      	cbnz	r2, 8005244 <quorem+0xea>
 800523a:	3b04      	subs	r3, #4
 800523c:	429d      	cmp	r5, r3
 800523e:	461a      	mov	r2, r3
 8005240:	d30b      	bcc.n	800525a <quorem+0x100>
 8005242:	613c      	str	r4, [r7, #16]
 8005244:	3601      	adds	r6, #1
 8005246:	4630      	mov	r0, r6
 8005248:	b003      	add	sp, #12
 800524a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524e:	6812      	ldr	r2, [r2, #0]
 8005250:	3b04      	subs	r3, #4
 8005252:	2a00      	cmp	r2, #0
 8005254:	d1cb      	bne.n	80051ee <quorem+0x94>
 8005256:	3c01      	subs	r4, #1
 8005258:	e7c6      	b.n	80051e8 <quorem+0x8e>
 800525a:	6812      	ldr	r2, [r2, #0]
 800525c:	3b04      	subs	r3, #4
 800525e:	2a00      	cmp	r2, #0
 8005260:	d1ef      	bne.n	8005242 <quorem+0xe8>
 8005262:	3c01      	subs	r4, #1
 8005264:	e7ea      	b.n	800523c <quorem+0xe2>
 8005266:	2000      	movs	r0, #0
 8005268:	e7ee      	b.n	8005248 <quorem+0xee>
 800526a:	0000      	movs	r0, r0
 800526c:	0000      	movs	r0, r0
	...

08005270 <_dtoa_r>:
 8005270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005274:	4614      	mov	r4, r2
 8005276:	461d      	mov	r5, r3
 8005278:	69c7      	ldr	r7, [r0, #28]
 800527a:	b097      	sub	sp, #92	@ 0x5c
 800527c:	4681      	mov	r9, r0
 800527e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005282:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005284:	b97f      	cbnz	r7, 80052a6 <_dtoa_r+0x36>
 8005286:	2010      	movs	r0, #16
 8005288:	f000 fe0e 	bl	8005ea8 <malloc>
 800528c:	4602      	mov	r2, r0
 800528e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005292:	b920      	cbnz	r0, 800529e <_dtoa_r+0x2e>
 8005294:	21ef      	movs	r1, #239	@ 0xef
 8005296:	4bac      	ldr	r3, [pc, #688]	@ (8005548 <_dtoa_r+0x2d8>)
 8005298:	48ac      	ldr	r0, [pc, #688]	@ (800554c <_dtoa_r+0x2dc>)
 800529a:	f001 fc6d 	bl	8006b78 <__assert_func>
 800529e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80052a2:	6007      	str	r7, [r0, #0]
 80052a4:	60c7      	str	r7, [r0, #12]
 80052a6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052aa:	6819      	ldr	r1, [r3, #0]
 80052ac:	b159      	cbz	r1, 80052c6 <_dtoa_r+0x56>
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	2301      	movs	r3, #1
 80052b2:	4093      	lsls	r3, r2
 80052b4:	604a      	str	r2, [r1, #4]
 80052b6:	608b      	str	r3, [r1, #8]
 80052b8:	4648      	mov	r0, r9
 80052ba:	f000 feeb 	bl	8006094 <_Bfree>
 80052be:	2200      	movs	r2, #0
 80052c0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80052c4:	601a      	str	r2, [r3, #0]
 80052c6:	1e2b      	subs	r3, r5, #0
 80052c8:	bfaf      	iteee	ge
 80052ca:	2300      	movge	r3, #0
 80052cc:	2201      	movlt	r2, #1
 80052ce:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80052d2:	9307      	strlt	r3, [sp, #28]
 80052d4:	bfa8      	it	ge
 80052d6:	6033      	strge	r3, [r6, #0]
 80052d8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80052dc:	4b9c      	ldr	r3, [pc, #624]	@ (8005550 <_dtoa_r+0x2e0>)
 80052de:	bfb8      	it	lt
 80052e0:	6032      	strlt	r2, [r6, #0]
 80052e2:	ea33 0308 	bics.w	r3, r3, r8
 80052e6:	d112      	bne.n	800530e <_dtoa_r+0x9e>
 80052e8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80052ec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80052ee:	6013      	str	r3, [r2, #0]
 80052f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80052f4:	4323      	orrs	r3, r4
 80052f6:	f000 855e 	beq.w	8005db6 <_dtoa_r+0xb46>
 80052fa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80052fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005554 <_dtoa_r+0x2e4>
 8005300:	2b00      	cmp	r3, #0
 8005302:	f000 8560 	beq.w	8005dc6 <_dtoa_r+0xb56>
 8005306:	f10a 0303 	add.w	r3, sl, #3
 800530a:	f000 bd5a 	b.w	8005dc2 <_dtoa_r+0xb52>
 800530e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005312:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005316:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800531a:	2200      	movs	r2, #0
 800531c:	2300      	movs	r3, #0
 800531e:	f7fb fb43 	bl	80009a8 <__aeabi_dcmpeq>
 8005322:	4607      	mov	r7, r0
 8005324:	b158      	cbz	r0, 800533e <_dtoa_r+0xce>
 8005326:	2301      	movs	r3, #1
 8005328:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800532e:	b113      	cbz	r3, 8005336 <_dtoa_r+0xc6>
 8005330:	4b89      	ldr	r3, [pc, #548]	@ (8005558 <_dtoa_r+0x2e8>)
 8005332:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800555c <_dtoa_r+0x2ec>
 800533a:	f000 bd44 	b.w	8005dc6 <_dtoa_r+0xb56>
 800533e:	ab14      	add	r3, sp, #80	@ 0x50
 8005340:	9301      	str	r3, [sp, #4]
 8005342:	ab15      	add	r3, sp, #84	@ 0x54
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	4648      	mov	r0, r9
 8005348:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800534c:	f001 f984 	bl	8006658 <__d2b>
 8005350:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005354:	9003      	str	r0, [sp, #12]
 8005356:	2e00      	cmp	r6, #0
 8005358:	d078      	beq.n	800544c <_dtoa_r+0x1dc>
 800535a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800535e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005360:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005368:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800536c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005370:	9712      	str	r7, [sp, #72]	@ 0x48
 8005372:	4619      	mov	r1, r3
 8005374:	2200      	movs	r2, #0
 8005376:	4b7a      	ldr	r3, [pc, #488]	@ (8005560 <_dtoa_r+0x2f0>)
 8005378:	f7fa fef6 	bl	8000168 <__aeabi_dsub>
 800537c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005530 <_dtoa_r+0x2c0>)
 800537e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005382:	f7fb f8a9 	bl	80004d8 <__aeabi_dmul>
 8005386:	a36c      	add	r3, pc, #432	@ (adr r3, 8005538 <_dtoa_r+0x2c8>)
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f7fa feee 	bl	800016c <__adddf3>
 8005390:	4604      	mov	r4, r0
 8005392:	4630      	mov	r0, r6
 8005394:	460d      	mov	r5, r1
 8005396:	f7fb f835 	bl	8000404 <__aeabi_i2d>
 800539a:	a369      	add	r3, pc, #420	@ (adr r3, 8005540 <_dtoa_r+0x2d0>)
 800539c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a0:	f7fb f89a 	bl	80004d8 <__aeabi_dmul>
 80053a4:	4602      	mov	r2, r0
 80053a6:	460b      	mov	r3, r1
 80053a8:	4620      	mov	r0, r4
 80053aa:	4629      	mov	r1, r5
 80053ac:	f7fa fede 	bl	800016c <__adddf3>
 80053b0:	4604      	mov	r4, r0
 80053b2:	460d      	mov	r5, r1
 80053b4:	f7fb fb40 	bl	8000a38 <__aeabi_d2iz>
 80053b8:	2200      	movs	r2, #0
 80053ba:	4607      	mov	r7, r0
 80053bc:	2300      	movs	r3, #0
 80053be:	4620      	mov	r0, r4
 80053c0:	4629      	mov	r1, r5
 80053c2:	f7fb fafb 	bl	80009bc <__aeabi_dcmplt>
 80053c6:	b140      	cbz	r0, 80053da <_dtoa_r+0x16a>
 80053c8:	4638      	mov	r0, r7
 80053ca:	f7fb f81b 	bl	8000404 <__aeabi_i2d>
 80053ce:	4622      	mov	r2, r4
 80053d0:	462b      	mov	r3, r5
 80053d2:	f7fb fae9 	bl	80009a8 <__aeabi_dcmpeq>
 80053d6:	b900      	cbnz	r0, 80053da <_dtoa_r+0x16a>
 80053d8:	3f01      	subs	r7, #1
 80053da:	2f16      	cmp	r7, #22
 80053dc:	d854      	bhi.n	8005488 <_dtoa_r+0x218>
 80053de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053e2:	4b60      	ldr	r3, [pc, #384]	@ (8005564 <_dtoa_r+0x2f4>)
 80053e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80053e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ec:	f7fb fae6 	bl	80009bc <__aeabi_dcmplt>
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d04b      	beq.n	800548c <_dtoa_r+0x21c>
 80053f4:	2300      	movs	r3, #0
 80053f6:	3f01      	subs	r7, #1
 80053f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80053fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80053fc:	1b9b      	subs	r3, r3, r6
 80053fe:	1e5a      	subs	r2, r3, #1
 8005400:	bf49      	itett	mi
 8005402:	f1c3 0301 	rsbmi	r3, r3, #1
 8005406:	2300      	movpl	r3, #0
 8005408:	9304      	strmi	r3, [sp, #16]
 800540a:	2300      	movmi	r3, #0
 800540c:	9209      	str	r2, [sp, #36]	@ 0x24
 800540e:	bf54      	ite	pl
 8005410:	9304      	strpl	r3, [sp, #16]
 8005412:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005414:	2f00      	cmp	r7, #0
 8005416:	db3b      	blt.n	8005490 <_dtoa_r+0x220>
 8005418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800541a:	970e      	str	r7, [sp, #56]	@ 0x38
 800541c:	443b      	add	r3, r7
 800541e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005420:	2300      	movs	r3, #0
 8005422:	930a      	str	r3, [sp, #40]	@ 0x28
 8005424:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005426:	2b09      	cmp	r3, #9
 8005428:	d865      	bhi.n	80054f6 <_dtoa_r+0x286>
 800542a:	2b05      	cmp	r3, #5
 800542c:	bfc4      	itt	gt
 800542e:	3b04      	subgt	r3, #4
 8005430:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005432:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005434:	bfc8      	it	gt
 8005436:	2400      	movgt	r4, #0
 8005438:	f1a3 0302 	sub.w	r3, r3, #2
 800543c:	bfd8      	it	le
 800543e:	2401      	movle	r4, #1
 8005440:	2b03      	cmp	r3, #3
 8005442:	d864      	bhi.n	800550e <_dtoa_r+0x29e>
 8005444:	e8df f003 	tbb	[pc, r3]
 8005448:	2c385553 	.word	0x2c385553
 800544c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005450:	441e      	add	r6, r3
 8005452:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005456:	2b20      	cmp	r3, #32
 8005458:	bfc1      	itttt	gt
 800545a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800545e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005462:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005466:	fa24 f303 	lsrgt.w	r3, r4, r3
 800546a:	bfd6      	itet	le
 800546c:	f1c3 0320 	rsble	r3, r3, #32
 8005470:	ea48 0003 	orrgt.w	r0, r8, r3
 8005474:	fa04 f003 	lslle.w	r0, r4, r3
 8005478:	f7fa ffb4 	bl	80003e4 <__aeabi_ui2d>
 800547c:	2201      	movs	r2, #1
 800547e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005482:	3e01      	subs	r6, #1
 8005484:	9212      	str	r2, [sp, #72]	@ 0x48
 8005486:	e774      	b.n	8005372 <_dtoa_r+0x102>
 8005488:	2301      	movs	r3, #1
 800548a:	e7b5      	b.n	80053f8 <_dtoa_r+0x188>
 800548c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800548e:	e7b4      	b.n	80053fa <_dtoa_r+0x18a>
 8005490:	9b04      	ldr	r3, [sp, #16]
 8005492:	1bdb      	subs	r3, r3, r7
 8005494:	9304      	str	r3, [sp, #16]
 8005496:	427b      	negs	r3, r7
 8005498:	930a      	str	r3, [sp, #40]	@ 0x28
 800549a:	2300      	movs	r3, #0
 800549c:	930e      	str	r3, [sp, #56]	@ 0x38
 800549e:	e7c1      	b.n	8005424 <_dtoa_r+0x1b4>
 80054a0:	2301      	movs	r3, #1
 80054a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054a6:	eb07 0b03 	add.w	fp, r7, r3
 80054aa:	f10b 0301 	add.w	r3, fp, #1
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	9308      	str	r3, [sp, #32]
 80054b2:	bfb8      	it	lt
 80054b4:	2301      	movlt	r3, #1
 80054b6:	e006      	b.n	80054c6 <_dtoa_r+0x256>
 80054b8:	2301      	movs	r3, #1
 80054ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 80054bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80054be:	2b00      	cmp	r3, #0
 80054c0:	dd28      	ble.n	8005514 <_dtoa_r+0x2a4>
 80054c2:	469b      	mov	fp, r3
 80054c4:	9308      	str	r3, [sp, #32]
 80054c6:	2100      	movs	r1, #0
 80054c8:	2204      	movs	r2, #4
 80054ca:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80054ce:	f102 0514 	add.w	r5, r2, #20
 80054d2:	429d      	cmp	r5, r3
 80054d4:	d926      	bls.n	8005524 <_dtoa_r+0x2b4>
 80054d6:	6041      	str	r1, [r0, #4]
 80054d8:	4648      	mov	r0, r9
 80054da:	f000 fd9b 	bl	8006014 <_Balloc>
 80054de:	4682      	mov	sl, r0
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d143      	bne.n	800556c <_dtoa_r+0x2fc>
 80054e4:	4602      	mov	r2, r0
 80054e6:	f240 11af 	movw	r1, #431	@ 0x1af
 80054ea:	4b1f      	ldr	r3, [pc, #124]	@ (8005568 <_dtoa_r+0x2f8>)
 80054ec:	e6d4      	b.n	8005298 <_dtoa_r+0x28>
 80054ee:	2300      	movs	r3, #0
 80054f0:	e7e3      	b.n	80054ba <_dtoa_r+0x24a>
 80054f2:	2300      	movs	r3, #0
 80054f4:	e7d5      	b.n	80054a2 <_dtoa_r+0x232>
 80054f6:	2401      	movs	r4, #1
 80054f8:	2300      	movs	r3, #0
 80054fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80054fc:	9320      	str	r3, [sp, #128]	@ 0x80
 80054fe:	f04f 3bff 	mov.w	fp, #4294967295
 8005502:	2200      	movs	r2, #0
 8005504:	2312      	movs	r3, #18
 8005506:	f8cd b020 	str.w	fp, [sp, #32]
 800550a:	9221      	str	r2, [sp, #132]	@ 0x84
 800550c:	e7db      	b.n	80054c6 <_dtoa_r+0x256>
 800550e:	2301      	movs	r3, #1
 8005510:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005512:	e7f4      	b.n	80054fe <_dtoa_r+0x28e>
 8005514:	f04f 0b01 	mov.w	fp, #1
 8005518:	465b      	mov	r3, fp
 800551a:	f8cd b020 	str.w	fp, [sp, #32]
 800551e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005522:	e7d0      	b.n	80054c6 <_dtoa_r+0x256>
 8005524:	3101      	adds	r1, #1
 8005526:	0052      	lsls	r2, r2, #1
 8005528:	e7d1      	b.n	80054ce <_dtoa_r+0x25e>
 800552a:	bf00      	nop
 800552c:	f3af 8000 	nop.w
 8005530:	636f4361 	.word	0x636f4361
 8005534:	3fd287a7 	.word	0x3fd287a7
 8005538:	8b60c8b3 	.word	0x8b60c8b3
 800553c:	3fc68a28 	.word	0x3fc68a28
 8005540:	509f79fb 	.word	0x509f79fb
 8005544:	3fd34413 	.word	0x3fd34413
 8005548:	080072a7 	.word	0x080072a7
 800554c:	080072be 	.word	0x080072be
 8005550:	7ff00000 	.word	0x7ff00000
 8005554:	080072a3 	.word	0x080072a3
 8005558:	08007277 	.word	0x08007277
 800555c:	08007276 	.word	0x08007276
 8005560:	3ff80000 	.word	0x3ff80000
 8005564:	08007410 	.word	0x08007410
 8005568:	08007316 	.word	0x08007316
 800556c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005570:	6018      	str	r0, [r3, #0]
 8005572:	9b08      	ldr	r3, [sp, #32]
 8005574:	2b0e      	cmp	r3, #14
 8005576:	f200 80a1 	bhi.w	80056bc <_dtoa_r+0x44c>
 800557a:	2c00      	cmp	r4, #0
 800557c:	f000 809e 	beq.w	80056bc <_dtoa_r+0x44c>
 8005580:	2f00      	cmp	r7, #0
 8005582:	dd33      	ble.n	80055ec <_dtoa_r+0x37c>
 8005584:	4b9c      	ldr	r3, [pc, #624]	@ (80057f8 <_dtoa_r+0x588>)
 8005586:	f007 020f 	and.w	r2, r7, #15
 800558a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800558e:	05f8      	lsls	r0, r7, #23
 8005590:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005594:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005598:	ea4f 1427 	mov.w	r4, r7, asr #4
 800559c:	d516      	bpl.n	80055cc <_dtoa_r+0x35c>
 800559e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055a2:	4b96      	ldr	r3, [pc, #600]	@ (80057fc <_dtoa_r+0x58c>)
 80055a4:	2603      	movs	r6, #3
 80055a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80055aa:	f7fb f8bf 	bl	800072c <__aeabi_ddiv>
 80055ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055b2:	f004 040f 	and.w	r4, r4, #15
 80055b6:	4d91      	ldr	r5, [pc, #580]	@ (80057fc <_dtoa_r+0x58c>)
 80055b8:	b954      	cbnz	r4, 80055d0 <_dtoa_r+0x360>
 80055ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80055be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055c2:	f7fb f8b3 	bl	800072c <__aeabi_ddiv>
 80055c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80055ca:	e028      	b.n	800561e <_dtoa_r+0x3ae>
 80055cc:	2602      	movs	r6, #2
 80055ce:	e7f2      	b.n	80055b6 <_dtoa_r+0x346>
 80055d0:	07e1      	lsls	r1, r4, #31
 80055d2:	d508      	bpl.n	80055e6 <_dtoa_r+0x376>
 80055d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80055dc:	f7fa ff7c 	bl	80004d8 <__aeabi_dmul>
 80055e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055e4:	3601      	adds	r6, #1
 80055e6:	1064      	asrs	r4, r4, #1
 80055e8:	3508      	adds	r5, #8
 80055ea:	e7e5      	b.n	80055b8 <_dtoa_r+0x348>
 80055ec:	f000 80af 	beq.w	800574e <_dtoa_r+0x4de>
 80055f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055f4:	427c      	negs	r4, r7
 80055f6:	4b80      	ldr	r3, [pc, #512]	@ (80057f8 <_dtoa_r+0x588>)
 80055f8:	f004 020f 	and.w	r2, r4, #15
 80055fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005604:	f7fa ff68 	bl	80004d8 <__aeabi_dmul>
 8005608:	2602      	movs	r6, #2
 800560a:	2300      	movs	r3, #0
 800560c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005610:	4d7a      	ldr	r5, [pc, #488]	@ (80057fc <_dtoa_r+0x58c>)
 8005612:	1124      	asrs	r4, r4, #4
 8005614:	2c00      	cmp	r4, #0
 8005616:	f040 808f 	bne.w	8005738 <_dtoa_r+0x4c8>
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1d3      	bne.n	80055c6 <_dtoa_r+0x356>
 800561e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005622:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005624:	2b00      	cmp	r3, #0
 8005626:	f000 8094 	beq.w	8005752 <_dtoa_r+0x4e2>
 800562a:	2200      	movs	r2, #0
 800562c:	4620      	mov	r0, r4
 800562e:	4629      	mov	r1, r5
 8005630:	4b73      	ldr	r3, [pc, #460]	@ (8005800 <_dtoa_r+0x590>)
 8005632:	f7fb f9c3 	bl	80009bc <__aeabi_dcmplt>
 8005636:	2800      	cmp	r0, #0
 8005638:	f000 808b 	beq.w	8005752 <_dtoa_r+0x4e2>
 800563c:	9b08      	ldr	r3, [sp, #32]
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 8087 	beq.w	8005752 <_dtoa_r+0x4e2>
 8005644:	f1bb 0f00 	cmp.w	fp, #0
 8005648:	dd34      	ble.n	80056b4 <_dtoa_r+0x444>
 800564a:	4620      	mov	r0, r4
 800564c:	2200      	movs	r2, #0
 800564e:	4629      	mov	r1, r5
 8005650:	4b6c      	ldr	r3, [pc, #432]	@ (8005804 <_dtoa_r+0x594>)
 8005652:	f7fa ff41 	bl	80004d8 <__aeabi_dmul>
 8005656:	465c      	mov	r4, fp
 8005658:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800565c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005660:	3601      	adds	r6, #1
 8005662:	4630      	mov	r0, r6
 8005664:	f7fa fece 	bl	8000404 <__aeabi_i2d>
 8005668:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800566c:	f7fa ff34 	bl	80004d8 <__aeabi_dmul>
 8005670:	2200      	movs	r2, #0
 8005672:	4b65      	ldr	r3, [pc, #404]	@ (8005808 <_dtoa_r+0x598>)
 8005674:	f7fa fd7a 	bl	800016c <__adddf3>
 8005678:	4605      	mov	r5, r0
 800567a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800567e:	2c00      	cmp	r4, #0
 8005680:	d16a      	bne.n	8005758 <_dtoa_r+0x4e8>
 8005682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005686:	2200      	movs	r2, #0
 8005688:	4b60      	ldr	r3, [pc, #384]	@ (800580c <_dtoa_r+0x59c>)
 800568a:	f7fa fd6d 	bl	8000168 <__aeabi_dsub>
 800568e:	4602      	mov	r2, r0
 8005690:	460b      	mov	r3, r1
 8005692:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005696:	462a      	mov	r2, r5
 8005698:	4633      	mov	r3, r6
 800569a:	f7fb f9ad 	bl	80009f8 <__aeabi_dcmpgt>
 800569e:	2800      	cmp	r0, #0
 80056a0:	f040 8298 	bne.w	8005bd4 <_dtoa_r+0x964>
 80056a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056a8:	462a      	mov	r2, r5
 80056aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80056ae:	f7fb f985 	bl	80009bc <__aeabi_dcmplt>
 80056b2:	bb38      	cbnz	r0, 8005704 <_dtoa_r+0x494>
 80056b4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80056b8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80056bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80056be:	2b00      	cmp	r3, #0
 80056c0:	f2c0 8157 	blt.w	8005972 <_dtoa_r+0x702>
 80056c4:	2f0e      	cmp	r7, #14
 80056c6:	f300 8154 	bgt.w	8005972 <_dtoa_r+0x702>
 80056ca:	4b4b      	ldr	r3, [pc, #300]	@ (80057f8 <_dtoa_r+0x588>)
 80056cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80056d0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056d4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f280 80e5 	bge.w	80058aa <_dtoa_r+0x63a>
 80056e0:	9b08      	ldr	r3, [sp, #32]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f300 80e1 	bgt.w	80058aa <_dtoa_r+0x63a>
 80056e8:	d10c      	bne.n	8005704 <_dtoa_r+0x494>
 80056ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056ee:	2200      	movs	r2, #0
 80056f0:	4b46      	ldr	r3, [pc, #280]	@ (800580c <_dtoa_r+0x59c>)
 80056f2:	f7fa fef1 	bl	80004d8 <__aeabi_dmul>
 80056f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056fa:	f7fb f973 	bl	80009e4 <__aeabi_dcmpge>
 80056fe:	2800      	cmp	r0, #0
 8005700:	f000 8266 	beq.w	8005bd0 <_dtoa_r+0x960>
 8005704:	2400      	movs	r4, #0
 8005706:	4625      	mov	r5, r4
 8005708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800570a:	4656      	mov	r6, sl
 800570c:	ea6f 0803 	mvn.w	r8, r3
 8005710:	2700      	movs	r7, #0
 8005712:	4621      	mov	r1, r4
 8005714:	4648      	mov	r0, r9
 8005716:	f000 fcbd 	bl	8006094 <_Bfree>
 800571a:	2d00      	cmp	r5, #0
 800571c:	f000 80bd 	beq.w	800589a <_dtoa_r+0x62a>
 8005720:	b12f      	cbz	r7, 800572e <_dtoa_r+0x4be>
 8005722:	42af      	cmp	r7, r5
 8005724:	d003      	beq.n	800572e <_dtoa_r+0x4be>
 8005726:	4639      	mov	r1, r7
 8005728:	4648      	mov	r0, r9
 800572a:	f000 fcb3 	bl	8006094 <_Bfree>
 800572e:	4629      	mov	r1, r5
 8005730:	4648      	mov	r0, r9
 8005732:	f000 fcaf 	bl	8006094 <_Bfree>
 8005736:	e0b0      	b.n	800589a <_dtoa_r+0x62a>
 8005738:	07e2      	lsls	r2, r4, #31
 800573a:	d505      	bpl.n	8005748 <_dtoa_r+0x4d8>
 800573c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005740:	f7fa feca 	bl	80004d8 <__aeabi_dmul>
 8005744:	2301      	movs	r3, #1
 8005746:	3601      	adds	r6, #1
 8005748:	1064      	asrs	r4, r4, #1
 800574a:	3508      	adds	r5, #8
 800574c:	e762      	b.n	8005614 <_dtoa_r+0x3a4>
 800574e:	2602      	movs	r6, #2
 8005750:	e765      	b.n	800561e <_dtoa_r+0x3ae>
 8005752:	46b8      	mov	r8, r7
 8005754:	9c08      	ldr	r4, [sp, #32]
 8005756:	e784      	b.n	8005662 <_dtoa_r+0x3f2>
 8005758:	4b27      	ldr	r3, [pc, #156]	@ (80057f8 <_dtoa_r+0x588>)
 800575a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800575c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005760:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005764:	4454      	add	r4, sl
 8005766:	2900      	cmp	r1, #0
 8005768:	d054      	beq.n	8005814 <_dtoa_r+0x5a4>
 800576a:	2000      	movs	r0, #0
 800576c:	4928      	ldr	r1, [pc, #160]	@ (8005810 <_dtoa_r+0x5a0>)
 800576e:	f7fa ffdd 	bl	800072c <__aeabi_ddiv>
 8005772:	4633      	mov	r3, r6
 8005774:	462a      	mov	r2, r5
 8005776:	f7fa fcf7 	bl	8000168 <__aeabi_dsub>
 800577a:	4656      	mov	r6, sl
 800577c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005780:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005784:	f7fb f958 	bl	8000a38 <__aeabi_d2iz>
 8005788:	4605      	mov	r5, r0
 800578a:	f7fa fe3b 	bl	8000404 <__aeabi_i2d>
 800578e:	4602      	mov	r2, r0
 8005790:	460b      	mov	r3, r1
 8005792:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005796:	f7fa fce7 	bl	8000168 <__aeabi_dsub>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	3530      	adds	r5, #48	@ 0x30
 80057a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80057a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057a8:	f806 5b01 	strb.w	r5, [r6], #1
 80057ac:	f7fb f906 	bl	80009bc <__aeabi_dcmplt>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d172      	bne.n	800589a <_dtoa_r+0x62a>
 80057b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057b8:	2000      	movs	r0, #0
 80057ba:	4911      	ldr	r1, [pc, #68]	@ (8005800 <_dtoa_r+0x590>)
 80057bc:	f7fa fcd4 	bl	8000168 <__aeabi_dsub>
 80057c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80057c4:	f7fb f8fa 	bl	80009bc <__aeabi_dcmplt>
 80057c8:	2800      	cmp	r0, #0
 80057ca:	f040 80b4 	bne.w	8005936 <_dtoa_r+0x6c6>
 80057ce:	42a6      	cmp	r6, r4
 80057d0:	f43f af70 	beq.w	80056b4 <_dtoa_r+0x444>
 80057d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80057d8:	2200      	movs	r2, #0
 80057da:	4b0a      	ldr	r3, [pc, #40]	@ (8005804 <_dtoa_r+0x594>)
 80057dc:	f7fa fe7c 	bl	80004d8 <__aeabi_dmul>
 80057e0:	2200      	movs	r2, #0
 80057e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80057e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ea:	4b06      	ldr	r3, [pc, #24]	@ (8005804 <_dtoa_r+0x594>)
 80057ec:	f7fa fe74 	bl	80004d8 <__aeabi_dmul>
 80057f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80057f4:	e7c4      	b.n	8005780 <_dtoa_r+0x510>
 80057f6:	bf00      	nop
 80057f8:	08007410 	.word	0x08007410
 80057fc:	080073e8 	.word	0x080073e8
 8005800:	3ff00000 	.word	0x3ff00000
 8005804:	40240000 	.word	0x40240000
 8005808:	401c0000 	.word	0x401c0000
 800580c:	40140000 	.word	0x40140000
 8005810:	3fe00000 	.word	0x3fe00000
 8005814:	4631      	mov	r1, r6
 8005816:	4628      	mov	r0, r5
 8005818:	f7fa fe5e 	bl	80004d8 <__aeabi_dmul>
 800581c:	4656      	mov	r6, sl
 800581e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005822:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005824:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005828:	f7fb f906 	bl	8000a38 <__aeabi_d2iz>
 800582c:	4605      	mov	r5, r0
 800582e:	f7fa fde9 	bl	8000404 <__aeabi_i2d>
 8005832:	4602      	mov	r2, r0
 8005834:	460b      	mov	r3, r1
 8005836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800583a:	f7fa fc95 	bl	8000168 <__aeabi_dsub>
 800583e:	4602      	mov	r2, r0
 8005840:	460b      	mov	r3, r1
 8005842:	3530      	adds	r5, #48	@ 0x30
 8005844:	f806 5b01 	strb.w	r5, [r6], #1
 8005848:	42a6      	cmp	r6, r4
 800584a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800584e:	f04f 0200 	mov.w	r2, #0
 8005852:	d124      	bne.n	800589e <_dtoa_r+0x62e>
 8005854:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005858:	4bae      	ldr	r3, [pc, #696]	@ (8005b14 <_dtoa_r+0x8a4>)
 800585a:	f7fa fc87 	bl	800016c <__adddf3>
 800585e:	4602      	mov	r2, r0
 8005860:	460b      	mov	r3, r1
 8005862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005866:	f7fb f8c7 	bl	80009f8 <__aeabi_dcmpgt>
 800586a:	2800      	cmp	r0, #0
 800586c:	d163      	bne.n	8005936 <_dtoa_r+0x6c6>
 800586e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005872:	2000      	movs	r0, #0
 8005874:	49a7      	ldr	r1, [pc, #668]	@ (8005b14 <_dtoa_r+0x8a4>)
 8005876:	f7fa fc77 	bl	8000168 <__aeabi_dsub>
 800587a:	4602      	mov	r2, r0
 800587c:	460b      	mov	r3, r1
 800587e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005882:	f7fb f89b 	bl	80009bc <__aeabi_dcmplt>
 8005886:	2800      	cmp	r0, #0
 8005888:	f43f af14 	beq.w	80056b4 <_dtoa_r+0x444>
 800588c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800588e:	1e73      	subs	r3, r6, #1
 8005890:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005892:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005896:	2b30      	cmp	r3, #48	@ 0x30
 8005898:	d0f8      	beq.n	800588c <_dtoa_r+0x61c>
 800589a:	4647      	mov	r7, r8
 800589c:	e03b      	b.n	8005916 <_dtoa_r+0x6a6>
 800589e:	4b9e      	ldr	r3, [pc, #632]	@ (8005b18 <_dtoa_r+0x8a8>)
 80058a0:	f7fa fe1a 	bl	80004d8 <__aeabi_dmul>
 80058a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058a8:	e7bc      	b.n	8005824 <_dtoa_r+0x5b4>
 80058aa:	4656      	mov	r6, sl
 80058ac:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80058b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058b4:	4620      	mov	r0, r4
 80058b6:	4629      	mov	r1, r5
 80058b8:	f7fa ff38 	bl	800072c <__aeabi_ddiv>
 80058bc:	f7fb f8bc 	bl	8000a38 <__aeabi_d2iz>
 80058c0:	4680      	mov	r8, r0
 80058c2:	f7fa fd9f 	bl	8000404 <__aeabi_i2d>
 80058c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058ca:	f7fa fe05 	bl	80004d8 <__aeabi_dmul>
 80058ce:	4602      	mov	r2, r0
 80058d0:	460b      	mov	r3, r1
 80058d2:	4620      	mov	r0, r4
 80058d4:	4629      	mov	r1, r5
 80058d6:	f7fa fc47 	bl	8000168 <__aeabi_dsub>
 80058da:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80058de:	9d08      	ldr	r5, [sp, #32]
 80058e0:	f806 4b01 	strb.w	r4, [r6], #1
 80058e4:	eba6 040a 	sub.w	r4, r6, sl
 80058e8:	42a5      	cmp	r5, r4
 80058ea:	4602      	mov	r2, r0
 80058ec:	460b      	mov	r3, r1
 80058ee:	d133      	bne.n	8005958 <_dtoa_r+0x6e8>
 80058f0:	f7fa fc3c 	bl	800016c <__adddf3>
 80058f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058f8:	4604      	mov	r4, r0
 80058fa:	460d      	mov	r5, r1
 80058fc:	f7fb f87c 	bl	80009f8 <__aeabi_dcmpgt>
 8005900:	b9c0      	cbnz	r0, 8005934 <_dtoa_r+0x6c4>
 8005902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005906:	4620      	mov	r0, r4
 8005908:	4629      	mov	r1, r5
 800590a:	f7fb f84d 	bl	80009a8 <__aeabi_dcmpeq>
 800590e:	b110      	cbz	r0, 8005916 <_dtoa_r+0x6a6>
 8005910:	f018 0f01 	tst.w	r8, #1
 8005914:	d10e      	bne.n	8005934 <_dtoa_r+0x6c4>
 8005916:	4648      	mov	r0, r9
 8005918:	9903      	ldr	r1, [sp, #12]
 800591a:	f000 fbbb 	bl	8006094 <_Bfree>
 800591e:	2300      	movs	r3, #0
 8005920:	7033      	strb	r3, [r6, #0]
 8005922:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005924:	3701      	adds	r7, #1
 8005926:	601f      	str	r7, [r3, #0]
 8005928:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 824b 	beq.w	8005dc6 <_dtoa_r+0xb56>
 8005930:	601e      	str	r6, [r3, #0]
 8005932:	e248      	b.n	8005dc6 <_dtoa_r+0xb56>
 8005934:	46b8      	mov	r8, r7
 8005936:	4633      	mov	r3, r6
 8005938:	461e      	mov	r6, r3
 800593a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800593e:	2a39      	cmp	r2, #57	@ 0x39
 8005940:	d106      	bne.n	8005950 <_dtoa_r+0x6e0>
 8005942:	459a      	cmp	sl, r3
 8005944:	d1f8      	bne.n	8005938 <_dtoa_r+0x6c8>
 8005946:	2230      	movs	r2, #48	@ 0x30
 8005948:	f108 0801 	add.w	r8, r8, #1
 800594c:	f88a 2000 	strb.w	r2, [sl]
 8005950:	781a      	ldrb	r2, [r3, #0]
 8005952:	3201      	adds	r2, #1
 8005954:	701a      	strb	r2, [r3, #0]
 8005956:	e7a0      	b.n	800589a <_dtoa_r+0x62a>
 8005958:	2200      	movs	r2, #0
 800595a:	4b6f      	ldr	r3, [pc, #444]	@ (8005b18 <_dtoa_r+0x8a8>)
 800595c:	f7fa fdbc 	bl	80004d8 <__aeabi_dmul>
 8005960:	2200      	movs	r2, #0
 8005962:	2300      	movs	r3, #0
 8005964:	4604      	mov	r4, r0
 8005966:	460d      	mov	r5, r1
 8005968:	f7fb f81e 	bl	80009a8 <__aeabi_dcmpeq>
 800596c:	2800      	cmp	r0, #0
 800596e:	d09f      	beq.n	80058b0 <_dtoa_r+0x640>
 8005970:	e7d1      	b.n	8005916 <_dtoa_r+0x6a6>
 8005972:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005974:	2a00      	cmp	r2, #0
 8005976:	f000 80ea 	beq.w	8005b4e <_dtoa_r+0x8de>
 800597a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800597c:	2a01      	cmp	r2, #1
 800597e:	f300 80cd 	bgt.w	8005b1c <_dtoa_r+0x8ac>
 8005982:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005984:	2a00      	cmp	r2, #0
 8005986:	f000 80c1 	beq.w	8005b0c <_dtoa_r+0x89c>
 800598a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800598e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005990:	9e04      	ldr	r6, [sp, #16]
 8005992:	9a04      	ldr	r2, [sp, #16]
 8005994:	2101      	movs	r1, #1
 8005996:	441a      	add	r2, r3
 8005998:	9204      	str	r2, [sp, #16]
 800599a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800599c:	4648      	mov	r0, r9
 800599e:	441a      	add	r2, r3
 80059a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80059a2:	f000 fc2b 	bl	80061fc <__i2b>
 80059a6:	4605      	mov	r5, r0
 80059a8:	b166      	cbz	r6, 80059c4 <_dtoa_r+0x754>
 80059aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	dd09      	ble.n	80059c4 <_dtoa_r+0x754>
 80059b0:	42b3      	cmp	r3, r6
 80059b2:	bfa8      	it	ge
 80059b4:	4633      	movge	r3, r6
 80059b6:	9a04      	ldr	r2, [sp, #16]
 80059b8:	1af6      	subs	r6, r6, r3
 80059ba:	1ad2      	subs	r2, r2, r3
 80059bc:	9204      	str	r2, [sp, #16]
 80059be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059c0:	1ad3      	subs	r3, r2, r3
 80059c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80059c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059c6:	b30b      	cbz	r3, 8005a0c <_dtoa_r+0x79c>
 80059c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 80c6 	beq.w	8005b5c <_dtoa_r+0x8ec>
 80059d0:	2c00      	cmp	r4, #0
 80059d2:	f000 80c0 	beq.w	8005b56 <_dtoa_r+0x8e6>
 80059d6:	4629      	mov	r1, r5
 80059d8:	4622      	mov	r2, r4
 80059da:	4648      	mov	r0, r9
 80059dc:	f000 fcc6 	bl	800636c <__pow5mult>
 80059e0:	9a03      	ldr	r2, [sp, #12]
 80059e2:	4601      	mov	r1, r0
 80059e4:	4605      	mov	r5, r0
 80059e6:	4648      	mov	r0, r9
 80059e8:	f000 fc1e 	bl	8006228 <__multiply>
 80059ec:	9903      	ldr	r1, [sp, #12]
 80059ee:	4680      	mov	r8, r0
 80059f0:	4648      	mov	r0, r9
 80059f2:	f000 fb4f 	bl	8006094 <_Bfree>
 80059f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059f8:	1b1b      	subs	r3, r3, r4
 80059fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80059fc:	f000 80b1 	beq.w	8005b62 <_dtoa_r+0x8f2>
 8005a00:	4641      	mov	r1, r8
 8005a02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005a04:	4648      	mov	r0, r9
 8005a06:	f000 fcb1 	bl	800636c <__pow5mult>
 8005a0a:	9003      	str	r0, [sp, #12]
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	4648      	mov	r0, r9
 8005a10:	f000 fbf4 	bl	80061fc <__i2b>
 8005a14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a16:	4604      	mov	r4, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f000 81d8 	beq.w	8005dce <_dtoa_r+0xb5e>
 8005a1e:	461a      	mov	r2, r3
 8005a20:	4601      	mov	r1, r0
 8005a22:	4648      	mov	r0, r9
 8005a24:	f000 fca2 	bl	800636c <__pow5mult>
 8005a28:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005a2a:	4604      	mov	r4, r0
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	f300 809f 	bgt.w	8005b70 <_dtoa_r+0x900>
 8005a32:	9b06      	ldr	r3, [sp, #24]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	f040 8097 	bne.w	8005b68 <_dtoa_r+0x8f8>
 8005a3a:	9b07      	ldr	r3, [sp, #28]
 8005a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f040 8093 	bne.w	8005b6c <_dtoa_r+0x8fc>
 8005a46:	9b07      	ldr	r3, [sp, #28]
 8005a48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005a4c:	0d1b      	lsrs	r3, r3, #20
 8005a4e:	051b      	lsls	r3, r3, #20
 8005a50:	b133      	cbz	r3, 8005a60 <_dtoa_r+0x7f0>
 8005a52:	9b04      	ldr	r3, [sp, #16]
 8005a54:	3301      	adds	r3, #1
 8005a56:	9304      	str	r3, [sp, #16]
 8005a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a5e:	2301      	movs	r3, #1
 8005a60:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	f000 81b8 	beq.w	8005dda <_dtoa_r+0xb6a>
 8005a6a:	6923      	ldr	r3, [r4, #16]
 8005a6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a70:	6918      	ldr	r0, [r3, #16]
 8005a72:	f000 fb77 	bl	8006164 <__hi0bits>
 8005a76:	f1c0 0020 	rsb	r0, r0, #32
 8005a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a7c:	4418      	add	r0, r3
 8005a7e:	f010 001f 	ands.w	r0, r0, #31
 8005a82:	f000 8082 	beq.w	8005b8a <_dtoa_r+0x91a>
 8005a86:	f1c0 0320 	rsb	r3, r0, #32
 8005a8a:	2b04      	cmp	r3, #4
 8005a8c:	dd73      	ble.n	8005b76 <_dtoa_r+0x906>
 8005a8e:	9b04      	ldr	r3, [sp, #16]
 8005a90:	f1c0 001c 	rsb	r0, r0, #28
 8005a94:	4403      	add	r3, r0
 8005a96:	9304      	str	r3, [sp, #16]
 8005a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a9a:	4406      	add	r6, r0
 8005a9c:	4403      	add	r3, r0
 8005a9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aa0:	9b04      	ldr	r3, [sp, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	dd05      	ble.n	8005ab2 <_dtoa_r+0x842>
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4648      	mov	r0, r9
 8005aaa:	9903      	ldr	r1, [sp, #12]
 8005aac:	f000 fcb8 	bl	8006420 <__lshift>
 8005ab0:	9003      	str	r0, [sp, #12]
 8005ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	dd05      	ble.n	8005ac4 <_dtoa_r+0x854>
 8005ab8:	4621      	mov	r1, r4
 8005aba:	461a      	mov	r2, r3
 8005abc:	4648      	mov	r0, r9
 8005abe:	f000 fcaf 	bl	8006420 <__lshift>
 8005ac2:	4604      	mov	r4, r0
 8005ac4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d061      	beq.n	8005b8e <_dtoa_r+0x91e>
 8005aca:	4621      	mov	r1, r4
 8005acc:	9803      	ldr	r0, [sp, #12]
 8005ace:	f000 fd13 	bl	80064f8 <__mcmp>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	da5b      	bge.n	8005b8e <_dtoa_r+0x91e>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	220a      	movs	r2, #10
 8005ada:	4648      	mov	r0, r9
 8005adc:	9903      	ldr	r1, [sp, #12]
 8005ade:	f000 fafb 	bl	80060d8 <__multadd>
 8005ae2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ae4:	f107 38ff 	add.w	r8, r7, #4294967295
 8005ae8:	9003      	str	r0, [sp, #12]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 8177 	beq.w	8005dde <_dtoa_r+0xb6e>
 8005af0:	4629      	mov	r1, r5
 8005af2:	2300      	movs	r3, #0
 8005af4:	220a      	movs	r2, #10
 8005af6:	4648      	mov	r0, r9
 8005af8:	f000 faee 	bl	80060d8 <__multadd>
 8005afc:	f1bb 0f00 	cmp.w	fp, #0
 8005b00:	4605      	mov	r5, r0
 8005b02:	dc6f      	bgt.n	8005be4 <_dtoa_r+0x974>
 8005b04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	dc49      	bgt.n	8005b9e <_dtoa_r+0x92e>
 8005b0a:	e06b      	b.n	8005be4 <_dtoa_r+0x974>
 8005b0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005b12:	e73c      	b.n	800598e <_dtoa_r+0x71e>
 8005b14:	3fe00000 	.word	0x3fe00000
 8005b18:	40240000 	.word	0x40240000
 8005b1c:	9b08      	ldr	r3, [sp, #32]
 8005b1e:	1e5c      	subs	r4, r3, #1
 8005b20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b22:	42a3      	cmp	r3, r4
 8005b24:	db09      	blt.n	8005b3a <_dtoa_r+0x8ca>
 8005b26:	1b1c      	subs	r4, r3, r4
 8005b28:	9b08      	ldr	r3, [sp, #32]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f6bf af30 	bge.w	8005990 <_dtoa_r+0x720>
 8005b30:	9b04      	ldr	r3, [sp, #16]
 8005b32:	9a08      	ldr	r2, [sp, #32]
 8005b34:	1a9e      	subs	r6, r3, r2
 8005b36:	2300      	movs	r3, #0
 8005b38:	e72b      	b.n	8005992 <_dtoa_r+0x722>
 8005b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b3e:	1ae3      	subs	r3, r4, r3
 8005b40:	441a      	add	r2, r3
 8005b42:	940a      	str	r4, [sp, #40]	@ 0x28
 8005b44:	9e04      	ldr	r6, [sp, #16]
 8005b46:	2400      	movs	r4, #0
 8005b48:	9b08      	ldr	r3, [sp, #32]
 8005b4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8005b4c:	e721      	b.n	8005992 <_dtoa_r+0x722>
 8005b4e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005b50:	9e04      	ldr	r6, [sp, #16]
 8005b52:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005b54:	e728      	b.n	80059a8 <_dtoa_r+0x738>
 8005b56:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b5a:	e751      	b.n	8005a00 <_dtoa_r+0x790>
 8005b5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b5e:	9903      	ldr	r1, [sp, #12]
 8005b60:	e750      	b.n	8005a04 <_dtoa_r+0x794>
 8005b62:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b66:	e751      	b.n	8005a0c <_dtoa_r+0x79c>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	e779      	b.n	8005a60 <_dtoa_r+0x7f0>
 8005b6c:	9b06      	ldr	r3, [sp, #24]
 8005b6e:	e777      	b.n	8005a60 <_dtoa_r+0x7f0>
 8005b70:	2300      	movs	r3, #0
 8005b72:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b74:	e779      	b.n	8005a6a <_dtoa_r+0x7fa>
 8005b76:	d093      	beq.n	8005aa0 <_dtoa_r+0x830>
 8005b78:	9a04      	ldr	r2, [sp, #16]
 8005b7a:	331c      	adds	r3, #28
 8005b7c:	441a      	add	r2, r3
 8005b7e:	9204      	str	r2, [sp, #16]
 8005b80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b82:	441e      	add	r6, r3
 8005b84:	441a      	add	r2, r3
 8005b86:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b88:	e78a      	b.n	8005aa0 <_dtoa_r+0x830>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	e7f4      	b.n	8005b78 <_dtoa_r+0x908>
 8005b8e:	9b08      	ldr	r3, [sp, #32]
 8005b90:	46b8      	mov	r8, r7
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	dc20      	bgt.n	8005bd8 <_dtoa_r+0x968>
 8005b96:	469b      	mov	fp, r3
 8005b98:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	dd1e      	ble.n	8005bdc <_dtoa_r+0x96c>
 8005b9e:	f1bb 0f00 	cmp.w	fp, #0
 8005ba2:	f47f adb1 	bne.w	8005708 <_dtoa_r+0x498>
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	465b      	mov	r3, fp
 8005baa:	2205      	movs	r2, #5
 8005bac:	4648      	mov	r0, r9
 8005bae:	f000 fa93 	bl	80060d8 <__multadd>
 8005bb2:	4601      	mov	r1, r0
 8005bb4:	4604      	mov	r4, r0
 8005bb6:	9803      	ldr	r0, [sp, #12]
 8005bb8:	f000 fc9e 	bl	80064f8 <__mcmp>
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	f77f ada3 	ble.w	8005708 <_dtoa_r+0x498>
 8005bc2:	4656      	mov	r6, sl
 8005bc4:	2331      	movs	r3, #49	@ 0x31
 8005bc6:	f108 0801 	add.w	r8, r8, #1
 8005bca:	f806 3b01 	strb.w	r3, [r6], #1
 8005bce:	e59f      	b.n	8005710 <_dtoa_r+0x4a0>
 8005bd0:	46b8      	mov	r8, r7
 8005bd2:	9c08      	ldr	r4, [sp, #32]
 8005bd4:	4625      	mov	r5, r4
 8005bd6:	e7f4      	b.n	8005bc2 <_dtoa_r+0x952>
 8005bd8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005bdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 8101 	beq.w	8005de6 <_dtoa_r+0xb76>
 8005be4:	2e00      	cmp	r6, #0
 8005be6:	dd05      	ble.n	8005bf4 <_dtoa_r+0x984>
 8005be8:	4629      	mov	r1, r5
 8005bea:	4632      	mov	r2, r6
 8005bec:	4648      	mov	r0, r9
 8005bee:	f000 fc17 	bl	8006420 <__lshift>
 8005bf2:	4605      	mov	r5, r0
 8005bf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d05c      	beq.n	8005cb4 <_dtoa_r+0xa44>
 8005bfa:	4648      	mov	r0, r9
 8005bfc:	6869      	ldr	r1, [r5, #4]
 8005bfe:	f000 fa09 	bl	8006014 <_Balloc>
 8005c02:	4606      	mov	r6, r0
 8005c04:	b928      	cbnz	r0, 8005c12 <_dtoa_r+0x9a2>
 8005c06:	4602      	mov	r2, r0
 8005c08:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005c0c:	4b80      	ldr	r3, [pc, #512]	@ (8005e10 <_dtoa_r+0xba0>)
 8005c0e:	f7ff bb43 	b.w	8005298 <_dtoa_r+0x28>
 8005c12:	692a      	ldr	r2, [r5, #16]
 8005c14:	f105 010c 	add.w	r1, r5, #12
 8005c18:	3202      	adds	r2, #2
 8005c1a:	0092      	lsls	r2, r2, #2
 8005c1c:	300c      	adds	r0, #12
 8005c1e:	f000 ff9d 	bl	8006b5c <memcpy>
 8005c22:	2201      	movs	r2, #1
 8005c24:	4631      	mov	r1, r6
 8005c26:	4648      	mov	r0, r9
 8005c28:	f000 fbfa 	bl	8006420 <__lshift>
 8005c2c:	462f      	mov	r7, r5
 8005c2e:	4605      	mov	r5, r0
 8005c30:	f10a 0301 	add.w	r3, sl, #1
 8005c34:	9304      	str	r3, [sp, #16]
 8005c36:	eb0a 030b 	add.w	r3, sl, fp
 8005c3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c3c:	9b06      	ldr	r3, [sp, #24]
 8005c3e:	f003 0301 	and.w	r3, r3, #1
 8005c42:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c44:	9b04      	ldr	r3, [sp, #16]
 8005c46:	4621      	mov	r1, r4
 8005c48:	9803      	ldr	r0, [sp, #12]
 8005c4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8005c4e:	f7ff fa84 	bl	800515a <quorem>
 8005c52:	4603      	mov	r3, r0
 8005c54:	4639      	mov	r1, r7
 8005c56:	3330      	adds	r3, #48	@ 0x30
 8005c58:	9006      	str	r0, [sp, #24]
 8005c5a:	9803      	ldr	r0, [sp, #12]
 8005c5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c5e:	f000 fc4b 	bl	80064f8 <__mcmp>
 8005c62:	462a      	mov	r2, r5
 8005c64:	9008      	str	r0, [sp, #32]
 8005c66:	4621      	mov	r1, r4
 8005c68:	4648      	mov	r0, r9
 8005c6a:	f000 fc61 	bl	8006530 <__mdiff>
 8005c6e:	68c2      	ldr	r2, [r0, #12]
 8005c70:	4606      	mov	r6, r0
 8005c72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c74:	bb02      	cbnz	r2, 8005cb8 <_dtoa_r+0xa48>
 8005c76:	4601      	mov	r1, r0
 8005c78:	9803      	ldr	r0, [sp, #12]
 8005c7a:	f000 fc3d 	bl	80064f8 <__mcmp>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c82:	4631      	mov	r1, r6
 8005c84:	4648      	mov	r0, r9
 8005c86:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005c8a:	f000 fa03 	bl	8006094 <_Bfree>
 8005c8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005c92:	9e04      	ldr	r6, [sp, #16]
 8005c94:	ea42 0103 	orr.w	r1, r2, r3
 8005c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c9a:	4319      	orrs	r1, r3
 8005c9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c9e:	d10d      	bne.n	8005cbc <_dtoa_r+0xa4c>
 8005ca0:	2b39      	cmp	r3, #57	@ 0x39
 8005ca2:	d027      	beq.n	8005cf4 <_dtoa_r+0xa84>
 8005ca4:	9a08      	ldr	r2, [sp, #32]
 8005ca6:	2a00      	cmp	r2, #0
 8005ca8:	dd01      	ble.n	8005cae <_dtoa_r+0xa3e>
 8005caa:	9b06      	ldr	r3, [sp, #24]
 8005cac:	3331      	adds	r3, #49	@ 0x31
 8005cae:	f88b 3000 	strb.w	r3, [fp]
 8005cb2:	e52e      	b.n	8005712 <_dtoa_r+0x4a2>
 8005cb4:	4628      	mov	r0, r5
 8005cb6:	e7b9      	b.n	8005c2c <_dtoa_r+0x9bc>
 8005cb8:	2201      	movs	r2, #1
 8005cba:	e7e2      	b.n	8005c82 <_dtoa_r+0xa12>
 8005cbc:	9908      	ldr	r1, [sp, #32]
 8005cbe:	2900      	cmp	r1, #0
 8005cc0:	db04      	blt.n	8005ccc <_dtoa_r+0xa5c>
 8005cc2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005cc4:	4301      	orrs	r1, r0
 8005cc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cc8:	4301      	orrs	r1, r0
 8005cca:	d120      	bne.n	8005d0e <_dtoa_r+0xa9e>
 8005ccc:	2a00      	cmp	r2, #0
 8005cce:	ddee      	ble.n	8005cae <_dtoa_r+0xa3e>
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	9903      	ldr	r1, [sp, #12]
 8005cd4:	4648      	mov	r0, r9
 8005cd6:	9304      	str	r3, [sp, #16]
 8005cd8:	f000 fba2 	bl	8006420 <__lshift>
 8005cdc:	4621      	mov	r1, r4
 8005cde:	9003      	str	r0, [sp, #12]
 8005ce0:	f000 fc0a 	bl	80064f8 <__mcmp>
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	9b04      	ldr	r3, [sp, #16]
 8005ce8:	dc02      	bgt.n	8005cf0 <_dtoa_r+0xa80>
 8005cea:	d1e0      	bne.n	8005cae <_dtoa_r+0xa3e>
 8005cec:	07da      	lsls	r2, r3, #31
 8005cee:	d5de      	bpl.n	8005cae <_dtoa_r+0xa3e>
 8005cf0:	2b39      	cmp	r3, #57	@ 0x39
 8005cf2:	d1da      	bne.n	8005caa <_dtoa_r+0xa3a>
 8005cf4:	2339      	movs	r3, #57	@ 0x39
 8005cf6:	f88b 3000 	strb.w	r3, [fp]
 8005cfa:	4633      	mov	r3, r6
 8005cfc:	461e      	mov	r6, r3
 8005cfe:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005d02:	3b01      	subs	r3, #1
 8005d04:	2a39      	cmp	r2, #57	@ 0x39
 8005d06:	d04e      	beq.n	8005da6 <_dtoa_r+0xb36>
 8005d08:	3201      	adds	r2, #1
 8005d0a:	701a      	strb	r2, [r3, #0]
 8005d0c:	e501      	b.n	8005712 <_dtoa_r+0x4a2>
 8005d0e:	2a00      	cmp	r2, #0
 8005d10:	dd03      	ble.n	8005d1a <_dtoa_r+0xaaa>
 8005d12:	2b39      	cmp	r3, #57	@ 0x39
 8005d14:	d0ee      	beq.n	8005cf4 <_dtoa_r+0xa84>
 8005d16:	3301      	adds	r3, #1
 8005d18:	e7c9      	b.n	8005cae <_dtoa_r+0xa3e>
 8005d1a:	9a04      	ldr	r2, [sp, #16]
 8005d1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d1e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d22:	428a      	cmp	r2, r1
 8005d24:	d028      	beq.n	8005d78 <_dtoa_r+0xb08>
 8005d26:	2300      	movs	r3, #0
 8005d28:	220a      	movs	r2, #10
 8005d2a:	9903      	ldr	r1, [sp, #12]
 8005d2c:	4648      	mov	r0, r9
 8005d2e:	f000 f9d3 	bl	80060d8 <__multadd>
 8005d32:	42af      	cmp	r7, r5
 8005d34:	9003      	str	r0, [sp, #12]
 8005d36:	f04f 0300 	mov.w	r3, #0
 8005d3a:	f04f 020a 	mov.w	r2, #10
 8005d3e:	4639      	mov	r1, r7
 8005d40:	4648      	mov	r0, r9
 8005d42:	d107      	bne.n	8005d54 <_dtoa_r+0xae4>
 8005d44:	f000 f9c8 	bl	80060d8 <__multadd>
 8005d48:	4607      	mov	r7, r0
 8005d4a:	4605      	mov	r5, r0
 8005d4c:	9b04      	ldr	r3, [sp, #16]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	9304      	str	r3, [sp, #16]
 8005d52:	e777      	b.n	8005c44 <_dtoa_r+0x9d4>
 8005d54:	f000 f9c0 	bl	80060d8 <__multadd>
 8005d58:	4629      	mov	r1, r5
 8005d5a:	4607      	mov	r7, r0
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	220a      	movs	r2, #10
 8005d60:	4648      	mov	r0, r9
 8005d62:	f000 f9b9 	bl	80060d8 <__multadd>
 8005d66:	4605      	mov	r5, r0
 8005d68:	e7f0      	b.n	8005d4c <_dtoa_r+0xadc>
 8005d6a:	f1bb 0f00 	cmp.w	fp, #0
 8005d6e:	bfcc      	ite	gt
 8005d70:	465e      	movgt	r6, fp
 8005d72:	2601      	movle	r6, #1
 8005d74:	2700      	movs	r7, #0
 8005d76:	4456      	add	r6, sl
 8005d78:	2201      	movs	r2, #1
 8005d7a:	9903      	ldr	r1, [sp, #12]
 8005d7c:	4648      	mov	r0, r9
 8005d7e:	9304      	str	r3, [sp, #16]
 8005d80:	f000 fb4e 	bl	8006420 <__lshift>
 8005d84:	4621      	mov	r1, r4
 8005d86:	9003      	str	r0, [sp, #12]
 8005d88:	f000 fbb6 	bl	80064f8 <__mcmp>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	dcb4      	bgt.n	8005cfa <_dtoa_r+0xa8a>
 8005d90:	d102      	bne.n	8005d98 <_dtoa_r+0xb28>
 8005d92:	9b04      	ldr	r3, [sp, #16]
 8005d94:	07db      	lsls	r3, r3, #31
 8005d96:	d4b0      	bmi.n	8005cfa <_dtoa_r+0xa8a>
 8005d98:	4633      	mov	r3, r6
 8005d9a:	461e      	mov	r6, r3
 8005d9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005da0:	2a30      	cmp	r2, #48	@ 0x30
 8005da2:	d0fa      	beq.n	8005d9a <_dtoa_r+0xb2a>
 8005da4:	e4b5      	b.n	8005712 <_dtoa_r+0x4a2>
 8005da6:	459a      	cmp	sl, r3
 8005da8:	d1a8      	bne.n	8005cfc <_dtoa_r+0xa8c>
 8005daa:	2331      	movs	r3, #49	@ 0x31
 8005dac:	f108 0801 	add.w	r8, r8, #1
 8005db0:	f88a 3000 	strb.w	r3, [sl]
 8005db4:	e4ad      	b.n	8005712 <_dtoa_r+0x4a2>
 8005db6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005db8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005e14 <_dtoa_r+0xba4>
 8005dbc:	b11b      	cbz	r3, 8005dc6 <_dtoa_r+0xb56>
 8005dbe:	f10a 0308 	add.w	r3, sl, #8
 8005dc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	4650      	mov	r0, sl
 8005dc8:	b017      	add	sp, #92	@ 0x5c
 8005dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	f77f ae2e 	ble.w	8005a32 <_dtoa_r+0x7c2>
 8005dd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005dda:	2001      	movs	r0, #1
 8005ddc:	e64d      	b.n	8005a7a <_dtoa_r+0x80a>
 8005dde:	f1bb 0f00 	cmp.w	fp, #0
 8005de2:	f77f aed9 	ble.w	8005b98 <_dtoa_r+0x928>
 8005de6:	4656      	mov	r6, sl
 8005de8:	4621      	mov	r1, r4
 8005dea:	9803      	ldr	r0, [sp, #12]
 8005dec:	f7ff f9b5 	bl	800515a <quorem>
 8005df0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005df4:	f806 3b01 	strb.w	r3, [r6], #1
 8005df8:	eba6 020a 	sub.w	r2, r6, sl
 8005dfc:	4593      	cmp	fp, r2
 8005dfe:	ddb4      	ble.n	8005d6a <_dtoa_r+0xafa>
 8005e00:	2300      	movs	r3, #0
 8005e02:	220a      	movs	r2, #10
 8005e04:	4648      	mov	r0, r9
 8005e06:	9903      	ldr	r1, [sp, #12]
 8005e08:	f000 f966 	bl	80060d8 <__multadd>
 8005e0c:	9003      	str	r0, [sp, #12]
 8005e0e:	e7eb      	b.n	8005de8 <_dtoa_r+0xb78>
 8005e10:	08007316 	.word	0x08007316
 8005e14:	0800729a 	.word	0x0800729a

08005e18 <_free_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4605      	mov	r5, r0
 8005e1c:	2900      	cmp	r1, #0
 8005e1e:	d040      	beq.n	8005ea2 <_free_r+0x8a>
 8005e20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e24:	1f0c      	subs	r4, r1, #4
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	bfb8      	it	lt
 8005e2a:	18e4      	addlt	r4, r4, r3
 8005e2c:	f000 f8e6 	bl	8005ffc <__malloc_lock>
 8005e30:	4a1c      	ldr	r2, [pc, #112]	@ (8005ea4 <_free_r+0x8c>)
 8005e32:	6813      	ldr	r3, [r2, #0]
 8005e34:	b933      	cbnz	r3, 8005e44 <_free_r+0x2c>
 8005e36:	6063      	str	r3, [r4, #4]
 8005e38:	6014      	str	r4, [r2, #0]
 8005e3a:	4628      	mov	r0, r5
 8005e3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e40:	f000 b8e2 	b.w	8006008 <__malloc_unlock>
 8005e44:	42a3      	cmp	r3, r4
 8005e46:	d908      	bls.n	8005e5a <_free_r+0x42>
 8005e48:	6820      	ldr	r0, [r4, #0]
 8005e4a:	1821      	adds	r1, r4, r0
 8005e4c:	428b      	cmp	r3, r1
 8005e4e:	bf01      	itttt	eq
 8005e50:	6819      	ldreq	r1, [r3, #0]
 8005e52:	685b      	ldreq	r3, [r3, #4]
 8005e54:	1809      	addeq	r1, r1, r0
 8005e56:	6021      	streq	r1, [r4, #0]
 8005e58:	e7ed      	b.n	8005e36 <_free_r+0x1e>
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	b10b      	cbz	r3, 8005e64 <_free_r+0x4c>
 8005e60:	42a3      	cmp	r3, r4
 8005e62:	d9fa      	bls.n	8005e5a <_free_r+0x42>
 8005e64:	6811      	ldr	r1, [r2, #0]
 8005e66:	1850      	adds	r0, r2, r1
 8005e68:	42a0      	cmp	r0, r4
 8005e6a:	d10b      	bne.n	8005e84 <_free_r+0x6c>
 8005e6c:	6820      	ldr	r0, [r4, #0]
 8005e6e:	4401      	add	r1, r0
 8005e70:	1850      	adds	r0, r2, r1
 8005e72:	4283      	cmp	r3, r0
 8005e74:	6011      	str	r1, [r2, #0]
 8005e76:	d1e0      	bne.n	8005e3a <_free_r+0x22>
 8005e78:	6818      	ldr	r0, [r3, #0]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	4408      	add	r0, r1
 8005e7e:	6010      	str	r0, [r2, #0]
 8005e80:	6053      	str	r3, [r2, #4]
 8005e82:	e7da      	b.n	8005e3a <_free_r+0x22>
 8005e84:	d902      	bls.n	8005e8c <_free_r+0x74>
 8005e86:	230c      	movs	r3, #12
 8005e88:	602b      	str	r3, [r5, #0]
 8005e8a:	e7d6      	b.n	8005e3a <_free_r+0x22>
 8005e8c:	6820      	ldr	r0, [r4, #0]
 8005e8e:	1821      	adds	r1, r4, r0
 8005e90:	428b      	cmp	r3, r1
 8005e92:	bf01      	itttt	eq
 8005e94:	6819      	ldreq	r1, [r3, #0]
 8005e96:	685b      	ldreq	r3, [r3, #4]
 8005e98:	1809      	addeq	r1, r1, r0
 8005e9a:	6021      	streq	r1, [r4, #0]
 8005e9c:	6063      	str	r3, [r4, #4]
 8005e9e:	6054      	str	r4, [r2, #4]
 8005ea0:	e7cb      	b.n	8005e3a <_free_r+0x22>
 8005ea2:	bd38      	pop	{r3, r4, r5, pc}
 8005ea4:	20000454 	.word	0x20000454

08005ea8 <malloc>:
 8005ea8:	4b02      	ldr	r3, [pc, #8]	@ (8005eb4 <malloc+0xc>)
 8005eaa:	4601      	mov	r1, r0
 8005eac:	6818      	ldr	r0, [r3, #0]
 8005eae:	f000 b825 	b.w	8005efc <_malloc_r>
 8005eb2:	bf00      	nop
 8005eb4:	20000018 	.word	0x20000018

08005eb8 <sbrk_aligned>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	4e0f      	ldr	r6, [pc, #60]	@ (8005ef8 <sbrk_aligned+0x40>)
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	6831      	ldr	r1, [r6, #0]
 8005ec0:	4605      	mov	r5, r0
 8005ec2:	b911      	cbnz	r1, 8005eca <sbrk_aligned+0x12>
 8005ec4:	f000 fe3a 	bl	8006b3c <_sbrk_r>
 8005ec8:	6030      	str	r0, [r6, #0]
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4628      	mov	r0, r5
 8005ece:	f000 fe35 	bl	8006b3c <_sbrk_r>
 8005ed2:	1c43      	adds	r3, r0, #1
 8005ed4:	d103      	bne.n	8005ede <sbrk_aligned+0x26>
 8005ed6:	f04f 34ff 	mov.w	r4, #4294967295
 8005eda:	4620      	mov	r0, r4
 8005edc:	bd70      	pop	{r4, r5, r6, pc}
 8005ede:	1cc4      	adds	r4, r0, #3
 8005ee0:	f024 0403 	bic.w	r4, r4, #3
 8005ee4:	42a0      	cmp	r0, r4
 8005ee6:	d0f8      	beq.n	8005eda <sbrk_aligned+0x22>
 8005ee8:	1a21      	subs	r1, r4, r0
 8005eea:	4628      	mov	r0, r5
 8005eec:	f000 fe26 	bl	8006b3c <_sbrk_r>
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	d1f2      	bne.n	8005eda <sbrk_aligned+0x22>
 8005ef4:	e7ef      	b.n	8005ed6 <sbrk_aligned+0x1e>
 8005ef6:	bf00      	nop
 8005ef8:	20000450 	.word	0x20000450

08005efc <_malloc_r>:
 8005efc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f00:	1ccd      	adds	r5, r1, #3
 8005f02:	f025 0503 	bic.w	r5, r5, #3
 8005f06:	3508      	adds	r5, #8
 8005f08:	2d0c      	cmp	r5, #12
 8005f0a:	bf38      	it	cc
 8005f0c:	250c      	movcc	r5, #12
 8005f0e:	2d00      	cmp	r5, #0
 8005f10:	4606      	mov	r6, r0
 8005f12:	db01      	blt.n	8005f18 <_malloc_r+0x1c>
 8005f14:	42a9      	cmp	r1, r5
 8005f16:	d904      	bls.n	8005f22 <_malloc_r+0x26>
 8005f18:	230c      	movs	r3, #12
 8005f1a:	6033      	str	r3, [r6, #0]
 8005f1c:	2000      	movs	r0, #0
 8005f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ff8 <_malloc_r+0xfc>
 8005f26:	f000 f869 	bl	8005ffc <__malloc_lock>
 8005f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8005f2e:	461c      	mov	r4, r3
 8005f30:	bb44      	cbnz	r4, 8005f84 <_malloc_r+0x88>
 8005f32:	4629      	mov	r1, r5
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff ffbf 	bl	8005eb8 <sbrk_aligned>
 8005f3a:	1c43      	adds	r3, r0, #1
 8005f3c:	4604      	mov	r4, r0
 8005f3e:	d158      	bne.n	8005ff2 <_malloc_r+0xf6>
 8005f40:	f8d8 4000 	ldr.w	r4, [r8]
 8005f44:	4627      	mov	r7, r4
 8005f46:	2f00      	cmp	r7, #0
 8005f48:	d143      	bne.n	8005fd2 <_malloc_r+0xd6>
 8005f4a:	2c00      	cmp	r4, #0
 8005f4c:	d04b      	beq.n	8005fe6 <_malloc_r+0xea>
 8005f4e:	6823      	ldr	r3, [r4, #0]
 8005f50:	4639      	mov	r1, r7
 8005f52:	4630      	mov	r0, r6
 8005f54:	eb04 0903 	add.w	r9, r4, r3
 8005f58:	f000 fdf0 	bl	8006b3c <_sbrk_r>
 8005f5c:	4581      	cmp	r9, r0
 8005f5e:	d142      	bne.n	8005fe6 <_malloc_r+0xea>
 8005f60:	6821      	ldr	r1, [r4, #0]
 8005f62:	4630      	mov	r0, r6
 8005f64:	1a6d      	subs	r5, r5, r1
 8005f66:	4629      	mov	r1, r5
 8005f68:	f7ff ffa6 	bl	8005eb8 <sbrk_aligned>
 8005f6c:	3001      	adds	r0, #1
 8005f6e:	d03a      	beq.n	8005fe6 <_malloc_r+0xea>
 8005f70:	6823      	ldr	r3, [r4, #0]
 8005f72:	442b      	add	r3, r5
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	f8d8 3000 	ldr.w	r3, [r8]
 8005f7a:	685a      	ldr	r2, [r3, #4]
 8005f7c:	bb62      	cbnz	r2, 8005fd8 <_malloc_r+0xdc>
 8005f7e:	f8c8 7000 	str.w	r7, [r8]
 8005f82:	e00f      	b.n	8005fa4 <_malloc_r+0xa8>
 8005f84:	6822      	ldr	r2, [r4, #0]
 8005f86:	1b52      	subs	r2, r2, r5
 8005f88:	d420      	bmi.n	8005fcc <_malloc_r+0xd0>
 8005f8a:	2a0b      	cmp	r2, #11
 8005f8c:	d917      	bls.n	8005fbe <_malloc_r+0xc2>
 8005f8e:	1961      	adds	r1, r4, r5
 8005f90:	42a3      	cmp	r3, r4
 8005f92:	6025      	str	r5, [r4, #0]
 8005f94:	bf18      	it	ne
 8005f96:	6059      	strne	r1, [r3, #4]
 8005f98:	6863      	ldr	r3, [r4, #4]
 8005f9a:	bf08      	it	eq
 8005f9c:	f8c8 1000 	streq.w	r1, [r8]
 8005fa0:	5162      	str	r2, [r4, r5]
 8005fa2:	604b      	str	r3, [r1, #4]
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	f000 f82f 	bl	8006008 <__malloc_unlock>
 8005faa:	f104 000b 	add.w	r0, r4, #11
 8005fae:	1d23      	adds	r3, r4, #4
 8005fb0:	f020 0007 	bic.w	r0, r0, #7
 8005fb4:	1ac2      	subs	r2, r0, r3
 8005fb6:	bf1c      	itt	ne
 8005fb8:	1a1b      	subne	r3, r3, r0
 8005fba:	50a3      	strne	r3, [r4, r2]
 8005fbc:	e7af      	b.n	8005f1e <_malloc_r+0x22>
 8005fbe:	6862      	ldr	r2, [r4, #4]
 8005fc0:	42a3      	cmp	r3, r4
 8005fc2:	bf0c      	ite	eq
 8005fc4:	f8c8 2000 	streq.w	r2, [r8]
 8005fc8:	605a      	strne	r2, [r3, #4]
 8005fca:	e7eb      	b.n	8005fa4 <_malloc_r+0xa8>
 8005fcc:	4623      	mov	r3, r4
 8005fce:	6864      	ldr	r4, [r4, #4]
 8005fd0:	e7ae      	b.n	8005f30 <_malloc_r+0x34>
 8005fd2:	463c      	mov	r4, r7
 8005fd4:	687f      	ldr	r7, [r7, #4]
 8005fd6:	e7b6      	b.n	8005f46 <_malloc_r+0x4a>
 8005fd8:	461a      	mov	r2, r3
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	42a3      	cmp	r3, r4
 8005fde:	d1fb      	bne.n	8005fd8 <_malloc_r+0xdc>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	6053      	str	r3, [r2, #4]
 8005fe4:	e7de      	b.n	8005fa4 <_malloc_r+0xa8>
 8005fe6:	230c      	movs	r3, #12
 8005fe8:	4630      	mov	r0, r6
 8005fea:	6033      	str	r3, [r6, #0]
 8005fec:	f000 f80c 	bl	8006008 <__malloc_unlock>
 8005ff0:	e794      	b.n	8005f1c <_malloc_r+0x20>
 8005ff2:	6005      	str	r5, [r0, #0]
 8005ff4:	e7d6      	b.n	8005fa4 <_malloc_r+0xa8>
 8005ff6:	bf00      	nop
 8005ff8:	20000454 	.word	0x20000454

08005ffc <__malloc_lock>:
 8005ffc:	4801      	ldr	r0, [pc, #4]	@ (8006004 <__malloc_lock+0x8>)
 8005ffe:	f7ff b89c 	b.w	800513a <__retarget_lock_acquire_recursive>
 8006002:	bf00      	nop
 8006004:	2000044c 	.word	0x2000044c

08006008 <__malloc_unlock>:
 8006008:	4801      	ldr	r0, [pc, #4]	@ (8006010 <__malloc_unlock+0x8>)
 800600a:	f7ff b897 	b.w	800513c <__retarget_lock_release_recursive>
 800600e:	bf00      	nop
 8006010:	2000044c 	.word	0x2000044c

08006014 <_Balloc>:
 8006014:	b570      	push	{r4, r5, r6, lr}
 8006016:	69c6      	ldr	r6, [r0, #28]
 8006018:	4604      	mov	r4, r0
 800601a:	460d      	mov	r5, r1
 800601c:	b976      	cbnz	r6, 800603c <_Balloc+0x28>
 800601e:	2010      	movs	r0, #16
 8006020:	f7ff ff42 	bl	8005ea8 <malloc>
 8006024:	4602      	mov	r2, r0
 8006026:	61e0      	str	r0, [r4, #28]
 8006028:	b920      	cbnz	r0, 8006034 <_Balloc+0x20>
 800602a:	216b      	movs	r1, #107	@ 0x6b
 800602c:	4b17      	ldr	r3, [pc, #92]	@ (800608c <_Balloc+0x78>)
 800602e:	4818      	ldr	r0, [pc, #96]	@ (8006090 <_Balloc+0x7c>)
 8006030:	f000 fda2 	bl	8006b78 <__assert_func>
 8006034:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006038:	6006      	str	r6, [r0, #0]
 800603a:	60c6      	str	r6, [r0, #12]
 800603c:	69e6      	ldr	r6, [r4, #28]
 800603e:	68f3      	ldr	r3, [r6, #12]
 8006040:	b183      	cbz	r3, 8006064 <_Balloc+0x50>
 8006042:	69e3      	ldr	r3, [r4, #28]
 8006044:	68db      	ldr	r3, [r3, #12]
 8006046:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800604a:	b9b8      	cbnz	r0, 800607c <_Balloc+0x68>
 800604c:	2101      	movs	r1, #1
 800604e:	fa01 f605 	lsl.w	r6, r1, r5
 8006052:	1d72      	adds	r2, r6, #5
 8006054:	4620      	mov	r0, r4
 8006056:	0092      	lsls	r2, r2, #2
 8006058:	f000 fdac 	bl	8006bb4 <_calloc_r>
 800605c:	b160      	cbz	r0, 8006078 <_Balloc+0x64>
 800605e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006062:	e00e      	b.n	8006082 <_Balloc+0x6e>
 8006064:	2221      	movs	r2, #33	@ 0x21
 8006066:	2104      	movs	r1, #4
 8006068:	4620      	mov	r0, r4
 800606a:	f000 fda3 	bl	8006bb4 <_calloc_r>
 800606e:	69e3      	ldr	r3, [r4, #28]
 8006070:	60f0      	str	r0, [r6, #12]
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1e4      	bne.n	8006042 <_Balloc+0x2e>
 8006078:	2000      	movs	r0, #0
 800607a:	bd70      	pop	{r4, r5, r6, pc}
 800607c:	6802      	ldr	r2, [r0, #0]
 800607e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006082:	2300      	movs	r3, #0
 8006084:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006088:	e7f7      	b.n	800607a <_Balloc+0x66>
 800608a:	bf00      	nop
 800608c:	080072a7 	.word	0x080072a7
 8006090:	08007327 	.word	0x08007327

08006094 <_Bfree>:
 8006094:	b570      	push	{r4, r5, r6, lr}
 8006096:	69c6      	ldr	r6, [r0, #28]
 8006098:	4605      	mov	r5, r0
 800609a:	460c      	mov	r4, r1
 800609c:	b976      	cbnz	r6, 80060bc <_Bfree+0x28>
 800609e:	2010      	movs	r0, #16
 80060a0:	f7ff ff02 	bl	8005ea8 <malloc>
 80060a4:	4602      	mov	r2, r0
 80060a6:	61e8      	str	r0, [r5, #28]
 80060a8:	b920      	cbnz	r0, 80060b4 <_Bfree+0x20>
 80060aa:	218f      	movs	r1, #143	@ 0x8f
 80060ac:	4b08      	ldr	r3, [pc, #32]	@ (80060d0 <_Bfree+0x3c>)
 80060ae:	4809      	ldr	r0, [pc, #36]	@ (80060d4 <_Bfree+0x40>)
 80060b0:	f000 fd62 	bl	8006b78 <__assert_func>
 80060b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060b8:	6006      	str	r6, [r0, #0]
 80060ba:	60c6      	str	r6, [r0, #12]
 80060bc:	b13c      	cbz	r4, 80060ce <_Bfree+0x3a>
 80060be:	69eb      	ldr	r3, [r5, #28]
 80060c0:	6862      	ldr	r2, [r4, #4]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060c8:	6021      	str	r1, [r4, #0]
 80060ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80060ce:	bd70      	pop	{r4, r5, r6, pc}
 80060d0:	080072a7 	.word	0x080072a7
 80060d4:	08007327 	.word	0x08007327

080060d8 <__multadd>:
 80060d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060dc:	4607      	mov	r7, r0
 80060de:	460c      	mov	r4, r1
 80060e0:	461e      	mov	r6, r3
 80060e2:	2000      	movs	r0, #0
 80060e4:	690d      	ldr	r5, [r1, #16]
 80060e6:	f101 0c14 	add.w	ip, r1, #20
 80060ea:	f8dc 3000 	ldr.w	r3, [ip]
 80060ee:	3001      	adds	r0, #1
 80060f0:	b299      	uxth	r1, r3
 80060f2:	fb02 6101 	mla	r1, r2, r1, r6
 80060f6:	0c1e      	lsrs	r6, r3, #16
 80060f8:	0c0b      	lsrs	r3, r1, #16
 80060fa:	fb02 3306 	mla	r3, r2, r6, r3
 80060fe:	b289      	uxth	r1, r1
 8006100:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006104:	4285      	cmp	r5, r0
 8006106:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800610a:	f84c 1b04 	str.w	r1, [ip], #4
 800610e:	dcec      	bgt.n	80060ea <__multadd+0x12>
 8006110:	b30e      	cbz	r6, 8006156 <__multadd+0x7e>
 8006112:	68a3      	ldr	r3, [r4, #8]
 8006114:	42ab      	cmp	r3, r5
 8006116:	dc19      	bgt.n	800614c <__multadd+0x74>
 8006118:	6861      	ldr	r1, [r4, #4]
 800611a:	4638      	mov	r0, r7
 800611c:	3101      	adds	r1, #1
 800611e:	f7ff ff79 	bl	8006014 <_Balloc>
 8006122:	4680      	mov	r8, r0
 8006124:	b928      	cbnz	r0, 8006132 <__multadd+0x5a>
 8006126:	4602      	mov	r2, r0
 8006128:	21ba      	movs	r1, #186	@ 0xba
 800612a:	4b0c      	ldr	r3, [pc, #48]	@ (800615c <__multadd+0x84>)
 800612c:	480c      	ldr	r0, [pc, #48]	@ (8006160 <__multadd+0x88>)
 800612e:	f000 fd23 	bl	8006b78 <__assert_func>
 8006132:	6922      	ldr	r2, [r4, #16]
 8006134:	f104 010c 	add.w	r1, r4, #12
 8006138:	3202      	adds	r2, #2
 800613a:	0092      	lsls	r2, r2, #2
 800613c:	300c      	adds	r0, #12
 800613e:	f000 fd0d 	bl	8006b5c <memcpy>
 8006142:	4621      	mov	r1, r4
 8006144:	4638      	mov	r0, r7
 8006146:	f7ff ffa5 	bl	8006094 <_Bfree>
 800614a:	4644      	mov	r4, r8
 800614c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006150:	3501      	adds	r5, #1
 8006152:	615e      	str	r6, [r3, #20]
 8006154:	6125      	str	r5, [r4, #16]
 8006156:	4620      	mov	r0, r4
 8006158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800615c:	08007316 	.word	0x08007316
 8006160:	08007327 	.word	0x08007327

08006164 <__hi0bits>:
 8006164:	4603      	mov	r3, r0
 8006166:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800616a:	bf3a      	itte	cc
 800616c:	0403      	lslcc	r3, r0, #16
 800616e:	2010      	movcc	r0, #16
 8006170:	2000      	movcs	r0, #0
 8006172:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006176:	bf3c      	itt	cc
 8006178:	021b      	lslcc	r3, r3, #8
 800617a:	3008      	addcc	r0, #8
 800617c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006180:	bf3c      	itt	cc
 8006182:	011b      	lslcc	r3, r3, #4
 8006184:	3004      	addcc	r0, #4
 8006186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800618a:	bf3c      	itt	cc
 800618c:	009b      	lslcc	r3, r3, #2
 800618e:	3002      	addcc	r0, #2
 8006190:	2b00      	cmp	r3, #0
 8006192:	db05      	blt.n	80061a0 <__hi0bits+0x3c>
 8006194:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006198:	f100 0001 	add.w	r0, r0, #1
 800619c:	bf08      	it	eq
 800619e:	2020      	moveq	r0, #32
 80061a0:	4770      	bx	lr

080061a2 <__lo0bits>:
 80061a2:	6803      	ldr	r3, [r0, #0]
 80061a4:	4602      	mov	r2, r0
 80061a6:	f013 0007 	ands.w	r0, r3, #7
 80061aa:	d00b      	beq.n	80061c4 <__lo0bits+0x22>
 80061ac:	07d9      	lsls	r1, r3, #31
 80061ae:	d421      	bmi.n	80061f4 <__lo0bits+0x52>
 80061b0:	0798      	lsls	r0, r3, #30
 80061b2:	bf49      	itett	mi
 80061b4:	085b      	lsrmi	r3, r3, #1
 80061b6:	089b      	lsrpl	r3, r3, #2
 80061b8:	2001      	movmi	r0, #1
 80061ba:	6013      	strmi	r3, [r2, #0]
 80061bc:	bf5c      	itt	pl
 80061be:	2002      	movpl	r0, #2
 80061c0:	6013      	strpl	r3, [r2, #0]
 80061c2:	4770      	bx	lr
 80061c4:	b299      	uxth	r1, r3
 80061c6:	b909      	cbnz	r1, 80061cc <__lo0bits+0x2a>
 80061c8:	2010      	movs	r0, #16
 80061ca:	0c1b      	lsrs	r3, r3, #16
 80061cc:	b2d9      	uxtb	r1, r3
 80061ce:	b909      	cbnz	r1, 80061d4 <__lo0bits+0x32>
 80061d0:	3008      	adds	r0, #8
 80061d2:	0a1b      	lsrs	r3, r3, #8
 80061d4:	0719      	lsls	r1, r3, #28
 80061d6:	bf04      	itt	eq
 80061d8:	091b      	lsreq	r3, r3, #4
 80061da:	3004      	addeq	r0, #4
 80061dc:	0799      	lsls	r1, r3, #30
 80061de:	bf04      	itt	eq
 80061e0:	089b      	lsreq	r3, r3, #2
 80061e2:	3002      	addeq	r0, #2
 80061e4:	07d9      	lsls	r1, r3, #31
 80061e6:	d403      	bmi.n	80061f0 <__lo0bits+0x4e>
 80061e8:	085b      	lsrs	r3, r3, #1
 80061ea:	f100 0001 	add.w	r0, r0, #1
 80061ee:	d003      	beq.n	80061f8 <__lo0bits+0x56>
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	4770      	bx	lr
 80061f4:	2000      	movs	r0, #0
 80061f6:	4770      	bx	lr
 80061f8:	2020      	movs	r0, #32
 80061fa:	4770      	bx	lr

080061fc <__i2b>:
 80061fc:	b510      	push	{r4, lr}
 80061fe:	460c      	mov	r4, r1
 8006200:	2101      	movs	r1, #1
 8006202:	f7ff ff07 	bl	8006014 <_Balloc>
 8006206:	4602      	mov	r2, r0
 8006208:	b928      	cbnz	r0, 8006216 <__i2b+0x1a>
 800620a:	f240 1145 	movw	r1, #325	@ 0x145
 800620e:	4b04      	ldr	r3, [pc, #16]	@ (8006220 <__i2b+0x24>)
 8006210:	4804      	ldr	r0, [pc, #16]	@ (8006224 <__i2b+0x28>)
 8006212:	f000 fcb1 	bl	8006b78 <__assert_func>
 8006216:	2301      	movs	r3, #1
 8006218:	6144      	str	r4, [r0, #20]
 800621a:	6103      	str	r3, [r0, #16]
 800621c:	bd10      	pop	{r4, pc}
 800621e:	bf00      	nop
 8006220:	08007316 	.word	0x08007316
 8006224:	08007327 	.word	0x08007327

08006228 <__multiply>:
 8006228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800622c:	4617      	mov	r7, r2
 800622e:	690a      	ldr	r2, [r1, #16]
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	4689      	mov	r9, r1
 8006234:	429a      	cmp	r2, r3
 8006236:	bfa2      	ittt	ge
 8006238:	463b      	movge	r3, r7
 800623a:	460f      	movge	r7, r1
 800623c:	4699      	movge	r9, r3
 800623e:	693d      	ldr	r5, [r7, #16]
 8006240:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	6879      	ldr	r1, [r7, #4]
 8006248:	eb05 060a 	add.w	r6, r5, sl
 800624c:	42b3      	cmp	r3, r6
 800624e:	b085      	sub	sp, #20
 8006250:	bfb8      	it	lt
 8006252:	3101      	addlt	r1, #1
 8006254:	f7ff fede 	bl	8006014 <_Balloc>
 8006258:	b930      	cbnz	r0, 8006268 <__multiply+0x40>
 800625a:	4602      	mov	r2, r0
 800625c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006260:	4b40      	ldr	r3, [pc, #256]	@ (8006364 <__multiply+0x13c>)
 8006262:	4841      	ldr	r0, [pc, #260]	@ (8006368 <__multiply+0x140>)
 8006264:	f000 fc88 	bl	8006b78 <__assert_func>
 8006268:	f100 0414 	add.w	r4, r0, #20
 800626c:	4623      	mov	r3, r4
 800626e:	2200      	movs	r2, #0
 8006270:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006274:	4573      	cmp	r3, lr
 8006276:	d320      	bcc.n	80062ba <__multiply+0x92>
 8006278:	f107 0814 	add.w	r8, r7, #20
 800627c:	f109 0114 	add.w	r1, r9, #20
 8006280:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006284:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006288:	9302      	str	r3, [sp, #8]
 800628a:	1beb      	subs	r3, r5, r7
 800628c:	3b15      	subs	r3, #21
 800628e:	f023 0303 	bic.w	r3, r3, #3
 8006292:	3304      	adds	r3, #4
 8006294:	3715      	adds	r7, #21
 8006296:	42bd      	cmp	r5, r7
 8006298:	bf38      	it	cc
 800629a:	2304      	movcc	r3, #4
 800629c:	9301      	str	r3, [sp, #4]
 800629e:	9b02      	ldr	r3, [sp, #8]
 80062a0:	9103      	str	r1, [sp, #12]
 80062a2:	428b      	cmp	r3, r1
 80062a4:	d80c      	bhi.n	80062c0 <__multiply+0x98>
 80062a6:	2e00      	cmp	r6, #0
 80062a8:	dd03      	ble.n	80062b2 <__multiply+0x8a>
 80062aa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d055      	beq.n	800635e <__multiply+0x136>
 80062b2:	6106      	str	r6, [r0, #16]
 80062b4:	b005      	add	sp, #20
 80062b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ba:	f843 2b04 	str.w	r2, [r3], #4
 80062be:	e7d9      	b.n	8006274 <__multiply+0x4c>
 80062c0:	f8b1 a000 	ldrh.w	sl, [r1]
 80062c4:	f1ba 0f00 	cmp.w	sl, #0
 80062c8:	d01f      	beq.n	800630a <__multiply+0xe2>
 80062ca:	46c4      	mov	ip, r8
 80062cc:	46a1      	mov	r9, r4
 80062ce:	2700      	movs	r7, #0
 80062d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80062d4:	f8d9 3000 	ldr.w	r3, [r9]
 80062d8:	fa1f fb82 	uxth.w	fp, r2
 80062dc:	b29b      	uxth	r3, r3
 80062de:	fb0a 330b 	mla	r3, sl, fp, r3
 80062e2:	443b      	add	r3, r7
 80062e4:	f8d9 7000 	ldr.w	r7, [r9]
 80062e8:	0c12      	lsrs	r2, r2, #16
 80062ea:	0c3f      	lsrs	r7, r7, #16
 80062ec:	fb0a 7202 	mla	r2, sl, r2, r7
 80062f0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062fa:	4565      	cmp	r5, ip
 80062fc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006300:	f849 3b04 	str.w	r3, [r9], #4
 8006304:	d8e4      	bhi.n	80062d0 <__multiply+0xa8>
 8006306:	9b01      	ldr	r3, [sp, #4]
 8006308:	50e7      	str	r7, [r4, r3]
 800630a:	9b03      	ldr	r3, [sp, #12]
 800630c:	3104      	adds	r1, #4
 800630e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006312:	f1b9 0f00 	cmp.w	r9, #0
 8006316:	d020      	beq.n	800635a <__multiply+0x132>
 8006318:	4647      	mov	r7, r8
 800631a:	46a4      	mov	ip, r4
 800631c:	f04f 0a00 	mov.w	sl, #0
 8006320:	6823      	ldr	r3, [r4, #0]
 8006322:	f8b7 b000 	ldrh.w	fp, [r7]
 8006326:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800632a:	b29b      	uxth	r3, r3
 800632c:	fb09 220b 	mla	r2, r9, fp, r2
 8006330:	4452      	add	r2, sl
 8006332:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006336:	f84c 3b04 	str.w	r3, [ip], #4
 800633a:	f857 3b04 	ldr.w	r3, [r7], #4
 800633e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006342:	f8bc 3000 	ldrh.w	r3, [ip]
 8006346:	42bd      	cmp	r5, r7
 8006348:	fb09 330a 	mla	r3, r9, sl, r3
 800634c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006350:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006354:	d8e5      	bhi.n	8006322 <__multiply+0xfa>
 8006356:	9a01      	ldr	r2, [sp, #4]
 8006358:	50a3      	str	r3, [r4, r2]
 800635a:	3404      	adds	r4, #4
 800635c:	e79f      	b.n	800629e <__multiply+0x76>
 800635e:	3e01      	subs	r6, #1
 8006360:	e7a1      	b.n	80062a6 <__multiply+0x7e>
 8006362:	bf00      	nop
 8006364:	08007316 	.word	0x08007316
 8006368:	08007327 	.word	0x08007327

0800636c <__pow5mult>:
 800636c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006370:	4615      	mov	r5, r2
 8006372:	f012 0203 	ands.w	r2, r2, #3
 8006376:	4607      	mov	r7, r0
 8006378:	460e      	mov	r6, r1
 800637a:	d007      	beq.n	800638c <__pow5mult+0x20>
 800637c:	4c25      	ldr	r4, [pc, #148]	@ (8006414 <__pow5mult+0xa8>)
 800637e:	3a01      	subs	r2, #1
 8006380:	2300      	movs	r3, #0
 8006382:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006386:	f7ff fea7 	bl	80060d8 <__multadd>
 800638a:	4606      	mov	r6, r0
 800638c:	10ad      	asrs	r5, r5, #2
 800638e:	d03d      	beq.n	800640c <__pow5mult+0xa0>
 8006390:	69fc      	ldr	r4, [r7, #28]
 8006392:	b97c      	cbnz	r4, 80063b4 <__pow5mult+0x48>
 8006394:	2010      	movs	r0, #16
 8006396:	f7ff fd87 	bl	8005ea8 <malloc>
 800639a:	4602      	mov	r2, r0
 800639c:	61f8      	str	r0, [r7, #28]
 800639e:	b928      	cbnz	r0, 80063ac <__pow5mult+0x40>
 80063a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80063a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006418 <__pow5mult+0xac>)
 80063a6:	481d      	ldr	r0, [pc, #116]	@ (800641c <__pow5mult+0xb0>)
 80063a8:	f000 fbe6 	bl	8006b78 <__assert_func>
 80063ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063b0:	6004      	str	r4, [r0, #0]
 80063b2:	60c4      	str	r4, [r0, #12]
 80063b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80063b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80063bc:	b94c      	cbnz	r4, 80063d2 <__pow5mult+0x66>
 80063be:	f240 2171 	movw	r1, #625	@ 0x271
 80063c2:	4638      	mov	r0, r7
 80063c4:	f7ff ff1a 	bl	80061fc <__i2b>
 80063c8:	2300      	movs	r3, #0
 80063ca:	4604      	mov	r4, r0
 80063cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80063d0:	6003      	str	r3, [r0, #0]
 80063d2:	f04f 0900 	mov.w	r9, #0
 80063d6:	07eb      	lsls	r3, r5, #31
 80063d8:	d50a      	bpl.n	80063f0 <__pow5mult+0x84>
 80063da:	4631      	mov	r1, r6
 80063dc:	4622      	mov	r2, r4
 80063de:	4638      	mov	r0, r7
 80063e0:	f7ff ff22 	bl	8006228 <__multiply>
 80063e4:	4680      	mov	r8, r0
 80063e6:	4631      	mov	r1, r6
 80063e8:	4638      	mov	r0, r7
 80063ea:	f7ff fe53 	bl	8006094 <_Bfree>
 80063ee:	4646      	mov	r6, r8
 80063f0:	106d      	asrs	r5, r5, #1
 80063f2:	d00b      	beq.n	800640c <__pow5mult+0xa0>
 80063f4:	6820      	ldr	r0, [r4, #0]
 80063f6:	b938      	cbnz	r0, 8006408 <__pow5mult+0x9c>
 80063f8:	4622      	mov	r2, r4
 80063fa:	4621      	mov	r1, r4
 80063fc:	4638      	mov	r0, r7
 80063fe:	f7ff ff13 	bl	8006228 <__multiply>
 8006402:	6020      	str	r0, [r4, #0]
 8006404:	f8c0 9000 	str.w	r9, [r0]
 8006408:	4604      	mov	r4, r0
 800640a:	e7e4      	b.n	80063d6 <__pow5mult+0x6a>
 800640c:	4630      	mov	r0, r6
 800640e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006412:	bf00      	nop
 8006414:	080073d8 	.word	0x080073d8
 8006418:	080072a7 	.word	0x080072a7
 800641c:	08007327 	.word	0x08007327

08006420 <__lshift>:
 8006420:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006424:	460c      	mov	r4, r1
 8006426:	4607      	mov	r7, r0
 8006428:	4691      	mov	r9, r2
 800642a:	6923      	ldr	r3, [r4, #16]
 800642c:	6849      	ldr	r1, [r1, #4]
 800642e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006432:	68a3      	ldr	r3, [r4, #8]
 8006434:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006438:	f108 0601 	add.w	r6, r8, #1
 800643c:	42b3      	cmp	r3, r6
 800643e:	db0b      	blt.n	8006458 <__lshift+0x38>
 8006440:	4638      	mov	r0, r7
 8006442:	f7ff fde7 	bl	8006014 <_Balloc>
 8006446:	4605      	mov	r5, r0
 8006448:	b948      	cbnz	r0, 800645e <__lshift+0x3e>
 800644a:	4602      	mov	r2, r0
 800644c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006450:	4b27      	ldr	r3, [pc, #156]	@ (80064f0 <__lshift+0xd0>)
 8006452:	4828      	ldr	r0, [pc, #160]	@ (80064f4 <__lshift+0xd4>)
 8006454:	f000 fb90 	bl	8006b78 <__assert_func>
 8006458:	3101      	adds	r1, #1
 800645a:	005b      	lsls	r3, r3, #1
 800645c:	e7ee      	b.n	800643c <__lshift+0x1c>
 800645e:	2300      	movs	r3, #0
 8006460:	f100 0114 	add.w	r1, r0, #20
 8006464:	f100 0210 	add.w	r2, r0, #16
 8006468:	4618      	mov	r0, r3
 800646a:	4553      	cmp	r3, sl
 800646c:	db33      	blt.n	80064d6 <__lshift+0xb6>
 800646e:	6920      	ldr	r0, [r4, #16]
 8006470:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006474:	f104 0314 	add.w	r3, r4, #20
 8006478:	f019 091f 	ands.w	r9, r9, #31
 800647c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006480:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006484:	d02b      	beq.n	80064de <__lshift+0xbe>
 8006486:	468a      	mov	sl, r1
 8006488:	2200      	movs	r2, #0
 800648a:	f1c9 0e20 	rsb	lr, r9, #32
 800648e:	6818      	ldr	r0, [r3, #0]
 8006490:	fa00 f009 	lsl.w	r0, r0, r9
 8006494:	4310      	orrs	r0, r2
 8006496:	f84a 0b04 	str.w	r0, [sl], #4
 800649a:	f853 2b04 	ldr.w	r2, [r3], #4
 800649e:	459c      	cmp	ip, r3
 80064a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80064a4:	d8f3      	bhi.n	800648e <__lshift+0x6e>
 80064a6:	ebac 0304 	sub.w	r3, ip, r4
 80064aa:	3b15      	subs	r3, #21
 80064ac:	f023 0303 	bic.w	r3, r3, #3
 80064b0:	3304      	adds	r3, #4
 80064b2:	f104 0015 	add.w	r0, r4, #21
 80064b6:	4560      	cmp	r0, ip
 80064b8:	bf88      	it	hi
 80064ba:	2304      	movhi	r3, #4
 80064bc:	50ca      	str	r2, [r1, r3]
 80064be:	b10a      	cbz	r2, 80064c4 <__lshift+0xa4>
 80064c0:	f108 0602 	add.w	r6, r8, #2
 80064c4:	3e01      	subs	r6, #1
 80064c6:	4638      	mov	r0, r7
 80064c8:	4621      	mov	r1, r4
 80064ca:	612e      	str	r6, [r5, #16]
 80064cc:	f7ff fde2 	bl	8006094 <_Bfree>
 80064d0:	4628      	mov	r0, r5
 80064d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80064da:	3301      	adds	r3, #1
 80064dc:	e7c5      	b.n	800646a <__lshift+0x4a>
 80064de:	3904      	subs	r1, #4
 80064e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e4:	459c      	cmp	ip, r3
 80064e6:	f841 2f04 	str.w	r2, [r1, #4]!
 80064ea:	d8f9      	bhi.n	80064e0 <__lshift+0xc0>
 80064ec:	e7ea      	b.n	80064c4 <__lshift+0xa4>
 80064ee:	bf00      	nop
 80064f0:	08007316 	.word	0x08007316
 80064f4:	08007327 	.word	0x08007327

080064f8 <__mcmp>:
 80064f8:	4603      	mov	r3, r0
 80064fa:	690a      	ldr	r2, [r1, #16]
 80064fc:	6900      	ldr	r0, [r0, #16]
 80064fe:	b530      	push	{r4, r5, lr}
 8006500:	1a80      	subs	r0, r0, r2
 8006502:	d10e      	bne.n	8006522 <__mcmp+0x2a>
 8006504:	3314      	adds	r3, #20
 8006506:	3114      	adds	r1, #20
 8006508:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800650c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006510:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006514:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006518:	4295      	cmp	r5, r2
 800651a:	d003      	beq.n	8006524 <__mcmp+0x2c>
 800651c:	d205      	bcs.n	800652a <__mcmp+0x32>
 800651e:	f04f 30ff 	mov.w	r0, #4294967295
 8006522:	bd30      	pop	{r4, r5, pc}
 8006524:	42a3      	cmp	r3, r4
 8006526:	d3f3      	bcc.n	8006510 <__mcmp+0x18>
 8006528:	e7fb      	b.n	8006522 <__mcmp+0x2a>
 800652a:	2001      	movs	r0, #1
 800652c:	e7f9      	b.n	8006522 <__mcmp+0x2a>
	...

08006530 <__mdiff>:
 8006530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006534:	4689      	mov	r9, r1
 8006536:	4606      	mov	r6, r0
 8006538:	4611      	mov	r1, r2
 800653a:	4648      	mov	r0, r9
 800653c:	4614      	mov	r4, r2
 800653e:	f7ff ffdb 	bl	80064f8 <__mcmp>
 8006542:	1e05      	subs	r5, r0, #0
 8006544:	d112      	bne.n	800656c <__mdiff+0x3c>
 8006546:	4629      	mov	r1, r5
 8006548:	4630      	mov	r0, r6
 800654a:	f7ff fd63 	bl	8006014 <_Balloc>
 800654e:	4602      	mov	r2, r0
 8006550:	b928      	cbnz	r0, 800655e <__mdiff+0x2e>
 8006552:	f240 2137 	movw	r1, #567	@ 0x237
 8006556:	4b3e      	ldr	r3, [pc, #248]	@ (8006650 <__mdiff+0x120>)
 8006558:	483e      	ldr	r0, [pc, #248]	@ (8006654 <__mdiff+0x124>)
 800655a:	f000 fb0d 	bl	8006b78 <__assert_func>
 800655e:	2301      	movs	r3, #1
 8006560:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006564:	4610      	mov	r0, r2
 8006566:	b003      	add	sp, #12
 8006568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800656c:	bfbc      	itt	lt
 800656e:	464b      	movlt	r3, r9
 8006570:	46a1      	movlt	r9, r4
 8006572:	4630      	mov	r0, r6
 8006574:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006578:	bfba      	itte	lt
 800657a:	461c      	movlt	r4, r3
 800657c:	2501      	movlt	r5, #1
 800657e:	2500      	movge	r5, #0
 8006580:	f7ff fd48 	bl	8006014 <_Balloc>
 8006584:	4602      	mov	r2, r0
 8006586:	b918      	cbnz	r0, 8006590 <__mdiff+0x60>
 8006588:	f240 2145 	movw	r1, #581	@ 0x245
 800658c:	4b30      	ldr	r3, [pc, #192]	@ (8006650 <__mdiff+0x120>)
 800658e:	e7e3      	b.n	8006558 <__mdiff+0x28>
 8006590:	f100 0b14 	add.w	fp, r0, #20
 8006594:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006598:	f109 0310 	add.w	r3, r9, #16
 800659c:	60c5      	str	r5, [r0, #12]
 800659e:	f04f 0c00 	mov.w	ip, #0
 80065a2:	f109 0514 	add.w	r5, r9, #20
 80065a6:	46d9      	mov	r9, fp
 80065a8:	6926      	ldr	r6, [r4, #16]
 80065aa:	f104 0e14 	add.w	lr, r4, #20
 80065ae:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80065b2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80065b6:	9301      	str	r3, [sp, #4]
 80065b8:	9b01      	ldr	r3, [sp, #4]
 80065ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 80065be:	f853 af04 	ldr.w	sl, [r3, #4]!
 80065c2:	b281      	uxth	r1, r0
 80065c4:	9301      	str	r3, [sp, #4]
 80065c6:	fa1f f38a 	uxth.w	r3, sl
 80065ca:	1a5b      	subs	r3, r3, r1
 80065cc:	0c00      	lsrs	r0, r0, #16
 80065ce:	4463      	add	r3, ip
 80065d0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80065d4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80065d8:	b29b      	uxth	r3, r3
 80065da:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80065de:	4576      	cmp	r6, lr
 80065e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80065e4:	f849 3b04 	str.w	r3, [r9], #4
 80065e8:	d8e6      	bhi.n	80065b8 <__mdiff+0x88>
 80065ea:	1b33      	subs	r3, r6, r4
 80065ec:	3b15      	subs	r3, #21
 80065ee:	f023 0303 	bic.w	r3, r3, #3
 80065f2:	3415      	adds	r4, #21
 80065f4:	3304      	adds	r3, #4
 80065f6:	42a6      	cmp	r6, r4
 80065f8:	bf38      	it	cc
 80065fa:	2304      	movcc	r3, #4
 80065fc:	441d      	add	r5, r3
 80065fe:	445b      	add	r3, fp
 8006600:	461e      	mov	r6, r3
 8006602:	462c      	mov	r4, r5
 8006604:	4544      	cmp	r4, r8
 8006606:	d30e      	bcc.n	8006626 <__mdiff+0xf6>
 8006608:	f108 0103 	add.w	r1, r8, #3
 800660c:	1b49      	subs	r1, r1, r5
 800660e:	f021 0103 	bic.w	r1, r1, #3
 8006612:	3d03      	subs	r5, #3
 8006614:	45a8      	cmp	r8, r5
 8006616:	bf38      	it	cc
 8006618:	2100      	movcc	r1, #0
 800661a:	440b      	add	r3, r1
 800661c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006620:	b199      	cbz	r1, 800664a <__mdiff+0x11a>
 8006622:	6117      	str	r7, [r2, #16]
 8006624:	e79e      	b.n	8006564 <__mdiff+0x34>
 8006626:	46e6      	mov	lr, ip
 8006628:	f854 1b04 	ldr.w	r1, [r4], #4
 800662c:	fa1f fc81 	uxth.w	ip, r1
 8006630:	44f4      	add	ip, lr
 8006632:	0c08      	lsrs	r0, r1, #16
 8006634:	4471      	add	r1, lr
 8006636:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800663a:	b289      	uxth	r1, r1
 800663c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006640:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006644:	f846 1b04 	str.w	r1, [r6], #4
 8006648:	e7dc      	b.n	8006604 <__mdiff+0xd4>
 800664a:	3f01      	subs	r7, #1
 800664c:	e7e6      	b.n	800661c <__mdiff+0xec>
 800664e:	bf00      	nop
 8006650:	08007316 	.word	0x08007316
 8006654:	08007327 	.word	0x08007327

08006658 <__d2b>:
 8006658:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800665c:	2101      	movs	r1, #1
 800665e:	4690      	mov	r8, r2
 8006660:	4699      	mov	r9, r3
 8006662:	9e08      	ldr	r6, [sp, #32]
 8006664:	f7ff fcd6 	bl	8006014 <_Balloc>
 8006668:	4604      	mov	r4, r0
 800666a:	b930      	cbnz	r0, 800667a <__d2b+0x22>
 800666c:	4602      	mov	r2, r0
 800666e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006672:	4b23      	ldr	r3, [pc, #140]	@ (8006700 <__d2b+0xa8>)
 8006674:	4823      	ldr	r0, [pc, #140]	@ (8006704 <__d2b+0xac>)
 8006676:	f000 fa7f 	bl	8006b78 <__assert_func>
 800667a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800667e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006682:	b10d      	cbz	r5, 8006688 <__d2b+0x30>
 8006684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006688:	9301      	str	r3, [sp, #4]
 800668a:	f1b8 0300 	subs.w	r3, r8, #0
 800668e:	d024      	beq.n	80066da <__d2b+0x82>
 8006690:	4668      	mov	r0, sp
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	f7ff fd85 	bl	80061a2 <__lo0bits>
 8006698:	e9dd 1200 	ldrd	r1, r2, [sp]
 800669c:	b1d8      	cbz	r0, 80066d6 <__d2b+0x7e>
 800669e:	f1c0 0320 	rsb	r3, r0, #32
 80066a2:	fa02 f303 	lsl.w	r3, r2, r3
 80066a6:	430b      	orrs	r3, r1
 80066a8:	40c2      	lsrs	r2, r0
 80066aa:	6163      	str	r3, [r4, #20]
 80066ac:	9201      	str	r2, [sp, #4]
 80066ae:	9b01      	ldr	r3, [sp, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	bf0c      	ite	eq
 80066b4:	2201      	moveq	r2, #1
 80066b6:	2202      	movne	r2, #2
 80066b8:	61a3      	str	r3, [r4, #24]
 80066ba:	6122      	str	r2, [r4, #16]
 80066bc:	b1ad      	cbz	r5, 80066ea <__d2b+0x92>
 80066be:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80066c2:	4405      	add	r5, r0
 80066c4:	6035      	str	r5, [r6, #0]
 80066c6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80066ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066cc:	6018      	str	r0, [r3, #0]
 80066ce:	4620      	mov	r0, r4
 80066d0:	b002      	add	sp, #8
 80066d2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80066d6:	6161      	str	r1, [r4, #20]
 80066d8:	e7e9      	b.n	80066ae <__d2b+0x56>
 80066da:	a801      	add	r0, sp, #4
 80066dc:	f7ff fd61 	bl	80061a2 <__lo0bits>
 80066e0:	9b01      	ldr	r3, [sp, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	6163      	str	r3, [r4, #20]
 80066e6:	3020      	adds	r0, #32
 80066e8:	e7e7      	b.n	80066ba <__d2b+0x62>
 80066ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80066ee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80066f2:	6030      	str	r0, [r6, #0]
 80066f4:	6918      	ldr	r0, [r3, #16]
 80066f6:	f7ff fd35 	bl	8006164 <__hi0bits>
 80066fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80066fe:	e7e4      	b.n	80066ca <__d2b+0x72>
 8006700:	08007316 	.word	0x08007316
 8006704:	08007327 	.word	0x08007327

08006708 <__ssputs_r>:
 8006708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800670c:	461f      	mov	r7, r3
 800670e:	688e      	ldr	r6, [r1, #8]
 8006710:	4682      	mov	sl, r0
 8006712:	42be      	cmp	r6, r7
 8006714:	460c      	mov	r4, r1
 8006716:	4690      	mov	r8, r2
 8006718:	680b      	ldr	r3, [r1, #0]
 800671a:	d82d      	bhi.n	8006778 <__ssputs_r+0x70>
 800671c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006720:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006724:	d026      	beq.n	8006774 <__ssputs_r+0x6c>
 8006726:	6965      	ldr	r5, [r4, #20]
 8006728:	6909      	ldr	r1, [r1, #16]
 800672a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800672e:	eba3 0901 	sub.w	r9, r3, r1
 8006732:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006736:	1c7b      	adds	r3, r7, #1
 8006738:	444b      	add	r3, r9
 800673a:	106d      	asrs	r5, r5, #1
 800673c:	429d      	cmp	r5, r3
 800673e:	bf38      	it	cc
 8006740:	461d      	movcc	r5, r3
 8006742:	0553      	lsls	r3, r2, #21
 8006744:	d527      	bpl.n	8006796 <__ssputs_r+0x8e>
 8006746:	4629      	mov	r1, r5
 8006748:	f7ff fbd8 	bl	8005efc <_malloc_r>
 800674c:	4606      	mov	r6, r0
 800674e:	b360      	cbz	r0, 80067aa <__ssputs_r+0xa2>
 8006750:	464a      	mov	r2, r9
 8006752:	6921      	ldr	r1, [r4, #16]
 8006754:	f000 fa02 	bl	8006b5c <memcpy>
 8006758:	89a3      	ldrh	r3, [r4, #12]
 800675a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800675e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006762:	81a3      	strh	r3, [r4, #12]
 8006764:	6126      	str	r6, [r4, #16]
 8006766:	444e      	add	r6, r9
 8006768:	6026      	str	r6, [r4, #0]
 800676a:	463e      	mov	r6, r7
 800676c:	6165      	str	r5, [r4, #20]
 800676e:	eba5 0509 	sub.w	r5, r5, r9
 8006772:	60a5      	str	r5, [r4, #8]
 8006774:	42be      	cmp	r6, r7
 8006776:	d900      	bls.n	800677a <__ssputs_r+0x72>
 8006778:	463e      	mov	r6, r7
 800677a:	4632      	mov	r2, r6
 800677c:	4641      	mov	r1, r8
 800677e:	6820      	ldr	r0, [r4, #0]
 8006780:	f000 f9c2 	bl	8006b08 <memmove>
 8006784:	2000      	movs	r0, #0
 8006786:	68a3      	ldr	r3, [r4, #8]
 8006788:	1b9b      	subs	r3, r3, r6
 800678a:	60a3      	str	r3, [r4, #8]
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	4433      	add	r3, r6
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006796:	462a      	mov	r2, r5
 8006798:	f000 fa32 	bl	8006c00 <_realloc_r>
 800679c:	4606      	mov	r6, r0
 800679e:	2800      	cmp	r0, #0
 80067a0:	d1e0      	bne.n	8006764 <__ssputs_r+0x5c>
 80067a2:	4650      	mov	r0, sl
 80067a4:	6921      	ldr	r1, [r4, #16]
 80067a6:	f7ff fb37 	bl	8005e18 <_free_r>
 80067aa:	230c      	movs	r3, #12
 80067ac:	f8ca 3000 	str.w	r3, [sl]
 80067b0:	89a3      	ldrh	r3, [r4, #12]
 80067b2:	f04f 30ff 	mov.w	r0, #4294967295
 80067b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067ba:	81a3      	strh	r3, [r4, #12]
 80067bc:	e7e9      	b.n	8006792 <__ssputs_r+0x8a>
	...

080067c0 <_svfiprintf_r>:
 80067c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067c4:	4698      	mov	r8, r3
 80067c6:	898b      	ldrh	r3, [r1, #12]
 80067c8:	4607      	mov	r7, r0
 80067ca:	061b      	lsls	r3, r3, #24
 80067cc:	460d      	mov	r5, r1
 80067ce:	4614      	mov	r4, r2
 80067d0:	b09d      	sub	sp, #116	@ 0x74
 80067d2:	d510      	bpl.n	80067f6 <_svfiprintf_r+0x36>
 80067d4:	690b      	ldr	r3, [r1, #16]
 80067d6:	b973      	cbnz	r3, 80067f6 <_svfiprintf_r+0x36>
 80067d8:	2140      	movs	r1, #64	@ 0x40
 80067da:	f7ff fb8f 	bl	8005efc <_malloc_r>
 80067de:	6028      	str	r0, [r5, #0]
 80067e0:	6128      	str	r0, [r5, #16]
 80067e2:	b930      	cbnz	r0, 80067f2 <_svfiprintf_r+0x32>
 80067e4:	230c      	movs	r3, #12
 80067e6:	603b      	str	r3, [r7, #0]
 80067e8:	f04f 30ff 	mov.w	r0, #4294967295
 80067ec:	b01d      	add	sp, #116	@ 0x74
 80067ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f2:	2340      	movs	r3, #64	@ 0x40
 80067f4:	616b      	str	r3, [r5, #20]
 80067f6:	2300      	movs	r3, #0
 80067f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80067fa:	2320      	movs	r3, #32
 80067fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006800:	2330      	movs	r3, #48	@ 0x30
 8006802:	f04f 0901 	mov.w	r9, #1
 8006806:	f8cd 800c 	str.w	r8, [sp, #12]
 800680a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80069a4 <_svfiprintf_r+0x1e4>
 800680e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006812:	4623      	mov	r3, r4
 8006814:	469a      	mov	sl, r3
 8006816:	f813 2b01 	ldrb.w	r2, [r3], #1
 800681a:	b10a      	cbz	r2, 8006820 <_svfiprintf_r+0x60>
 800681c:	2a25      	cmp	r2, #37	@ 0x25
 800681e:	d1f9      	bne.n	8006814 <_svfiprintf_r+0x54>
 8006820:	ebba 0b04 	subs.w	fp, sl, r4
 8006824:	d00b      	beq.n	800683e <_svfiprintf_r+0x7e>
 8006826:	465b      	mov	r3, fp
 8006828:	4622      	mov	r2, r4
 800682a:	4629      	mov	r1, r5
 800682c:	4638      	mov	r0, r7
 800682e:	f7ff ff6b 	bl	8006708 <__ssputs_r>
 8006832:	3001      	adds	r0, #1
 8006834:	f000 80a7 	beq.w	8006986 <_svfiprintf_r+0x1c6>
 8006838:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800683a:	445a      	add	r2, fp
 800683c:	9209      	str	r2, [sp, #36]	@ 0x24
 800683e:	f89a 3000 	ldrb.w	r3, [sl]
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 809f 	beq.w	8006986 <_svfiprintf_r+0x1c6>
 8006848:	2300      	movs	r3, #0
 800684a:	f04f 32ff 	mov.w	r2, #4294967295
 800684e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006852:	f10a 0a01 	add.w	sl, sl, #1
 8006856:	9304      	str	r3, [sp, #16]
 8006858:	9307      	str	r3, [sp, #28]
 800685a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800685e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006860:	4654      	mov	r4, sl
 8006862:	2205      	movs	r2, #5
 8006864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006868:	484e      	ldr	r0, [pc, #312]	@ (80069a4 <_svfiprintf_r+0x1e4>)
 800686a:	f7fe fc68 	bl	800513e <memchr>
 800686e:	9a04      	ldr	r2, [sp, #16]
 8006870:	b9d8      	cbnz	r0, 80068aa <_svfiprintf_r+0xea>
 8006872:	06d0      	lsls	r0, r2, #27
 8006874:	bf44      	itt	mi
 8006876:	2320      	movmi	r3, #32
 8006878:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800687c:	0711      	lsls	r1, r2, #28
 800687e:	bf44      	itt	mi
 8006880:	232b      	movmi	r3, #43	@ 0x2b
 8006882:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006886:	f89a 3000 	ldrb.w	r3, [sl]
 800688a:	2b2a      	cmp	r3, #42	@ 0x2a
 800688c:	d015      	beq.n	80068ba <_svfiprintf_r+0xfa>
 800688e:	4654      	mov	r4, sl
 8006890:	2000      	movs	r0, #0
 8006892:	f04f 0c0a 	mov.w	ip, #10
 8006896:	9a07      	ldr	r2, [sp, #28]
 8006898:	4621      	mov	r1, r4
 800689a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800689e:	3b30      	subs	r3, #48	@ 0x30
 80068a0:	2b09      	cmp	r3, #9
 80068a2:	d94b      	bls.n	800693c <_svfiprintf_r+0x17c>
 80068a4:	b1b0      	cbz	r0, 80068d4 <_svfiprintf_r+0x114>
 80068a6:	9207      	str	r2, [sp, #28]
 80068a8:	e014      	b.n	80068d4 <_svfiprintf_r+0x114>
 80068aa:	eba0 0308 	sub.w	r3, r0, r8
 80068ae:	fa09 f303 	lsl.w	r3, r9, r3
 80068b2:	4313      	orrs	r3, r2
 80068b4:	46a2      	mov	sl, r4
 80068b6:	9304      	str	r3, [sp, #16]
 80068b8:	e7d2      	b.n	8006860 <_svfiprintf_r+0xa0>
 80068ba:	9b03      	ldr	r3, [sp, #12]
 80068bc:	1d19      	adds	r1, r3, #4
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	9103      	str	r1, [sp, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bfbb      	ittet	lt
 80068c6:	425b      	neglt	r3, r3
 80068c8:	f042 0202 	orrlt.w	r2, r2, #2
 80068cc:	9307      	strge	r3, [sp, #28]
 80068ce:	9307      	strlt	r3, [sp, #28]
 80068d0:	bfb8      	it	lt
 80068d2:	9204      	strlt	r2, [sp, #16]
 80068d4:	7823      	ldrb	r3, [r4, #0]
 80068d6:	2b2e      	cmp	r3, #46	@ 0x2e
 80068d8:	d10a      	bne.n	80068f0 <_svfiprintf_r+0x130>
 80068da:	7863      	ldrb	r3, [r4, #1]
 80068dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80068de:	d132      	bne.n	8006946 <_svfiprintf_r+0x186>
 80068e0:	9b03      	ldr	r3, [sp, #12]
 80068e2:	3402      	adds	r4, #2
 80068e4:	1d1a      	adds	r2, r3, #4
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	9203      	str	r2, [sp, #12]
 80068ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068ee:	9305      	str	r3, [sp, #20]
 80068f0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80069a8 <_svfiprintf_r+0x1e8>
 80068f4:	2203      	movs	r2, #3
 80068f6:	4650      	mov	r0, sl
 80068f8:	7821      	ldrb	r1, [r4, #0]
 80068fa:	f7fe fc20 	bl	800513e <memchr>
 80068fe:	b138      	cbz	r0, 8006910 <_svfiprintf_r+0x150>
 8006900:	2240      	movs	r2, #64	@ 0x40
 8006902:	9b04      	ldr	r3, [sp, #16]
 8006904:	eba0 000a 	sub.w	r0, r0, sl
 8006908:	4082      	lsls	r2, r0
 800690a:	4313      	orrs	r3, r2
 800690c:	3401      	adds	r4, #1
 800690e:	9304      	str	r3, [sp, #16]
 8006910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006914:	2206      	movs	r2, #6
 8006916:	4825      	ldr	r0, [pc, #148]	@ (80069ac <_svfiprintf_r+0x1ec>)
 8006918:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800691c:	f7fe fc0f 	bl	800513e <memchr>
 8006920:	2800      	cmp	r0, #0
 8006922:	d036      	beq.n	8006992 <_svfiprintf_r+0x1d2>
 8006924:	4b22      	ldr	r3, [pc, #136]	@ (80069b0 <_svfiprintf_r+0x1f0>)
 8006926:	bb1b      	cbnz	r3, 8006970 <_svfiprintf_r+0x1b0>
 8006928:	9b03      	ldr	r3, [sp, #12]
 800692a:	3307      	adds	r3, #7
 800692c:	f023 0307 	bic.w	r3, r3, #7
 8006930:	3308      	adds	r3, #8
 8006932:	9303      	str	r3, [sp, #12]
 8006934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006936:	4433      	add	r3, r6
 8006938:	9309      	str	r3, [sp, #36]	@ 0x24
 800693a:	e76a      	b.n	8006812 <_svfiprintf_r+0x52>
 800693c:	460c      	mov	r4, r1
 800693e:	2001      	movs	r0, #1
 8006940:	fb0c 3202 	mla	r2, ip, r2, r3
 8006944:	e7a8      	b.n	8006898 <_svfiprintf_r+0xd8>
 8006946:	2300      	movs	r3, #0
 8006948:	f04f 0c0a 	mov.w	ip, #10
 800694c:	4619      	mov	r1, r3
 800694e:	3401      	adds	r4, #1
 8006950:	9305      	str	r3, [sp, #20]
 8006952:	4620      	mov	r0, r4
 8006954:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006958:	3a30      	subs	r2, #48	@ 0x30
 800695a:	2a09      	cmp	r2, #9
 800695c:	d903      	bls.n	8006966 <_svfiprintf_r+0x1a6>
 800695e:	2b00      	cmp	r3, #0
 8006960:	d0c6      	beq.n	80068f0 <_svfiprintf_r+0x130>
 8006962:	9105      	str	r1, [sp, #20]
 8006964:	e7c4      	b.n	80068f0 <_svfiprintf_r+0x130>
 8006966:	4604      	mov	r4, r0
 8006968:	2301      	movs	r3, #1
 800696a:	fb0c 2101 	mla	r1, ip, r1, r2
 800696e:	e7f0      	b.n	8006952 <_svfiprintf_r+0x192>
 8006970:	ab03      	add	r3, sp, #12
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	462a      	mov	r2, r5
 8006976:	4638      	mov	r0, r7
 8006978:	4b0e      	ldr	r3, [pc, #56]	@ (80069b4 <_svfiprintf_r+0x1f4>)
 800697a:	a904      	add	r1, sp, #16
 800697c:	f7fd fe7c 	bl	8004678 <_printf_float>
 8006980:	1c42      	adds	r2, r0, #1
 8006982:	4606      	mov	r6, r0
 8006984:	d1d6      	bne.n	8006934 <_svfiprintf_r+0x174>
 8006986:	89ab      	ldrh	r3, [r5, #12]
 8006988:	065b      	lsls	r3, r3, #25
 800698a:	f53f af2d 	bmi.w	80067e8 <_svfiprintf_r+0x28>
 800698e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006990:	e72c      	b.n	80067ec <_svfiprintf_r+0x2c>
 8006992:	ab03      	add	r3, sp, #12
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	462a      	mov	r2, r5
 8006998:	4638      	mov	r0, r7
 800699a:	4b06      	ldr	r3, [pc, #24]	@ (80069b4 <_svfiprintf_r+0x1f4>)
 800699c:	a904      	add	r1, sp, #16
 800699e:	f7fe f909 	bl	8004bb4 <_printf_i>
 80069a2:	e7ed      	b.n	8006980 <_svfiprintf_r+0x1c0>
 80069a4:	08007380 	.word	0x08007380
 80069a8:	08007386 	.word	0x08007386
 80069ac:	0800738a 	.word	0x0800738a
 80069b0:	08004679 	.word	0x08004679
 80069b4:	08006709 	.word	0x08006709

080069b8 <__sflush_r>:
 80069b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069be:	0716      	lsls	r6, r2, #28
 80069c0:	4605      	mov	r5, r0
 80069c2:	460c      	mov	r4, r1
 80069c4:	d454      	bmi.n	8006a70 <__sflush_r+0xb8>
 80069c6:	684b      	ldr	r3, [r1, #4]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	dc02      	bgt.n	80069d2 <__sflush_r+0x1a>
 80069cc:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	dd48      	ble.n	8006a64 <__sflush_r+0xac>
 80069d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069d4:	2e00      	cmp	r6, #0
 80069d6:	d045      	beq.n	8006a64 <__sflush_r+0xac>
 80069d8:	2300      	movs	r3, #0
 80069da:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80069de:	682f      	ldr	r7, [r5, #0]
 80069e0:	6a21      	ldr	r1, [r4, #32]
 80069e2:	602b      	str	r3, [r5, #0]
 80069e4:	d030      	beq.n	8006a48 <__sflush_r+0x90>
 80069e6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80069e8:	89a3      	ldrh	r3, [r4, #12]
 80069ea:	0759      	lsls	r1, r3, #29
 80069ec:	d505      	bpl.n	80069fa <__sflush_r+0x42>
 80069ee:	6863      	ldr	r3, [r4, #4]
 80069f0:	1ad2      	subs	r2, r2, r3
 80069f2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80069f4:	b10b      	cbz	r3, 80069fa <__sflush_r+0x42>
 80069f6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80069f8:	1ad2      	subs	r2, r2, r3
 80069fa:	2300      	movs	r3, #0
 80069fc:	4628      	mov	r0, r5
 80069fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a00:	6a21      	ldr	r1, [r4, #32]
 8006a02:	47b0      	blx	r6
 8006a04:	1c43      	adds	r3, r0, #1
 8006a06:	89a3      	ldrh	r3, [r4, #12]
 8006a08:	d106      	bne.n	8006a18 <__sflush_r+0x60>
 8006a0a:	6829      	ldr	r1, [r5, #0]
 8006a0c:	291d      	cmp	r1, #29
 8006a0e:	d82b      	bhi.n	8006a68 <__sflush_r+0xb0>
 8006a10:	4a28      	ldr	r2, [pc, #160]	@ (8006ab4 <__sflush_r+0xfc>)
 8006a12:	40ca      	lsrs	r2, r1
 8006a14:	07d6      	lsls	r6, r2, #31
 8006a16:	d527      	bpl.n	8006a68 <__sflush_r+0xb0>
 8006a18:	2200      	movs	r2, #0
 8006a1a:	6062      	str	r2, [r4, #4]
 8006a1c:	6922      	ldr	r2, [r4, #16]
 8006a1e:	04d9      	lsls	r1, r3, #19
 8006a20:	6022      	str	r2, [r4, #0]
 8006a22:	d504      	bpl.n	8006a2e <__sflush_r+0x76>
 8006a24:	1c42      	adds	r2, r0, #1
 8006a26:	d101      	bne.n	8006a2c <__sflush_r+0x74>
 8006a28:	682b      	ldr	r3, [r5, #0]
 8006a2a:	b903      	cbnz	r3, 8006a2e <__sflush_r+0x76>
 8006a2c:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a2e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a30:	602f      	str	r7, [r5, #0]
 8006a32:	b1b9      	cbz	r1, 8006a64 <__sflush_r+0xac>
 8006a34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a38:	4299      	cmp	r1, r3
 8006a3a:	d002      	beq.n	8006a42 <__sflush_r+0x8a>
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	f7ff f9eb 	bl	8005e18 <_free_r>
 8006a42:	2300      	movs	r3, #0
 8006a44:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a46:	e00d      	b.n	8006a64 <__sflush_r+0xac>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	47b0      	blx	r6
 8006a4e:	4602      	mov	r2, r0
 8006a50:	1c50      	adds	r0, r2, #1
 8006a52:	d1c9      	bne.n	80069e8 <__sflush_r+0x30>
 8006a54:	682b      	ldr	r3, [r5, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d0c6      	beq.n	80069e8 <__sflush_r+0x30>
 8006a5a:	2b1d      	cmp	r3, #29
 8006a5c:	d001      	beq.n	8006a62 <__sflush_r+0xaa>
 8006a5e:	2b16      	cmp	r3, #22
 8006a60:	d11d      	bne.n	8006a9e <__sflush_r+0xe6>
 8006a62:	602f      	str	r7, [r5, #0]
 8006a64:	2000      	movs	r0, #0
 8006a66:	e021      	b.n	8006aac <__sflush_r+0xf4>
 8006a68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a6c:	b21b      	sxth	r3, r3
 8006a6e:	e01a      	b.n	8006aa6 <__sflush_r+0xee>
 8006a70:	690f      	ldr	r7, [r1, #16]
 8006a72:	2f00      	cmp	r7, #0
 8006a74:	d0f6      	beq.n	8006a64 <__sflush_r+0xac>
 8006a76:	0793      	lsls	r3, r2, #30
 8006a78:	bf18      	it	ne
 8006a7a:	2300      	movne	r3, #0
 8006a7c:	680e      	ldr	r6, [r1, #0]
 8006a7e:	bf08      	it	eq
 8006a80:	694b      	ldreq	r3, [r1, #20]
 8006a82:	1bf6      	subs	r6, r6, r7
 8006a84:	600f      	str	r7, [r1, #0]
 8006a86:	608b      	str	r3, [r1, #8]
 8006a88:	2e00      	cmp	r6, #0
 8006a8a:	ddeb      	ble.n	8006a64 <__sflush_r+0xac>
 8006a8c:	4633      	mov	r3, r6
 8006a8e:	463a      	mov	r2, r7
 8006a90:	4628      	mov	r0, r5
 8006a92:	6a21      	ldr	r1, [r4, #32]
 8006a94:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006a98:	47e0      	blx	ip
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	dc07      	bgt.n	8006aae <__sflush_r+0xf6>
 8006a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aaa:	81a3      	strh	r3, [r4, #12]
 8006aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006aae:	4407      	add	r7, r0
 8006ab0:	1a36      	subs	r6, r6, r0
 8006ab2:	e7e9      	b.n	8006a88 <__sflush_r+0xd0>
 8006ab4:	20400001 	.word	0x20400001

08006ab8 <_fflush_r>:
 8006ab8:	b538      	push	{r3, r4, r5, lr}
 8006aba:	690b      	ldr	r3, [r1, #16]
 8006abc:	4605      	mov	r5, r0
 8006abe:	460c      	mov	r4, r1
 8006ac0:	b913      	cbnz	r3, 8006ac8 <_fflush_r+0x10>
 8006ac2:	2500      	movs	r5, #0
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	bd38      	pop	{r3, r4, r5, pc}
 8006ac8:	b118      	cbz	r0, 8006ad2 <_fflush_r+0x1a>
 8006aca:	6a03      	ldr	r3, [r0, #32]
 8006acc:	b90b      	cbnz	r3, 8006ad2 <_fflush_r+0x1a>
 8006ace:	f7fe fa1b 	bl	8004f08 <__sinit>
 8006ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d0f3      	beq.n	8006ac2 <_fflush_r+0xa>
 8006ada:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006adc:	07d0      	lsls	r0, r2, #31
 8006ade:	d404      	bmi.n	8006aea <_fflush_r+0x32>
 8006ae0:	0599      	lsls	r1, r3, #22
 8006ae2:	d402      	bmi.n	8006aea <_fflush_r+0x32>
 8006ae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ae6:	f7fe fb28 	bl	800513a <__retarget_lock_acquire_recursive>
 8006aea:	4628      	mov	r0, r5
 8006aec:	4621      	mov	r1, r4
 8006aee:	f7ff ff63 	bl	80069b8 <__sflush_r>
 8006af2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006af4:	4605      	mov	r5, r0
 8006af6:	07da      	lsls	r2, r3, #31
 8006af8:	d4e4      	bmi.n	8006ac4 <_fflush_r+0xc>
 8006afa:	89a3      	ldrh	r3, [r4, #12]
 8006afc:	059b      	lsls	r3, r3, #22
 8006afe:	d4e1      	bmi.n	8006ac4 <_fflush_r+0xc>
 8006b00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b02:	f7fe fb1b 	bl	800513c <__retarget_lock_release_recursive>
 8006b06:	e7dd      	b.n	8006ac4 <_fflush_r+0xc>

08006b08 <memmove>:
 8006b08:	4288      	cmp	r0, r1
 8006b0a:	b510      	push	{r4, lr}
 8006b0c:	eb01 0402 	add.w	r4, r1, r2
 8006b10:	d902      	bls.n	8006b18 <memmove+0x10>
 8006b12:	4284      	cmp	r4, r0
 8006b14:	4623      	mov	r3, r4
 8006b16:	d807      	bhi.n	8006b28 <memmove+0x20>
 8006b18:	1e43      	subs	r3, r0, #1
 8006b1a:	42a1      	cmp	r1, r4
 8006b1c:	d008      	beq.n	8006b30 <memmove+0x28>
 8006b1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b26:	e7f8      	b.n	8006b1a <memmove+0x12>
 8006b28:	4601      	mov	r1, r0
 8006b2a:	4402      	add	r2, r0
 8006b2c:	428a      	cmp	r2, r1
 8006b2e:	d100      	bne.n	8006b32 <memmove+0x2a>
 8006b30:	bd10      	pop	{r4, pc}
 8006b32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b3a:	e7f7      	b.n	8006b2c <memmove+0x24>

08006b3c <_sbrk_r>:
 8006b3c:	b538      	push	{r3, r4, r5, lr}
 8006b3e:	2300      	movs	r3, #0
 8006b40:	4d05      	ldr	r5, [pc, #20]	@ (8006b58 <_sbrk_r+0x1c>)
 8006b42:	4604      	mov	r4, r0
 8006b44:	4608      	mov	r0, r1
 8006b46:	602b      	str	r3, [r5, #0]
 8006b48:	f7fa fef6 	bl	8001938 <_sbrk>
 8006b4c:	1c43      	adds	r3, r0, #1
 8006b4e:	d102      	bne.n	8006b56 <_sbrk_r+0x1a>
 8006b50:	682b      	ldr	r3, [r5, #0]
 8006b52:	b103      	cbz	r3, 8006b56 <_sbrk_r+0x1a>
 8006b54:	6023      	str	r3, [r4, #0]
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	20000448 	.word	0x20000448

08006b5c <memcpy>:
 8006b5c:	440a      	add	r2, r1
 8006b5e:	4291      	cmp	r1, r2
 8006b60:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b64:	d100      	bne.n	8006b68 <memcpy+0xc>
 8006b66:	4770      	bx	lr
 8006b68:	b510      	push	{r4, lr}
 8006b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b6e:	4291      	cmp	r1, r2
 8006b70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b74:	d1f9      	bne.n	8006b6a <memcpy+0xe>
 8006b76:	bd10      	pop	{r4, pc}

08006b78 <__assert_func>:
 8006b78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b7a:	4614      	mov	r4, r2
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	4b09      	ldr	r3, [pc, #36]	@ (8006ba4 <__assert_func+0x2c>)
 8006b80:	4605      	mov	r5, r0
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	68d8      	ldr	r0, [r3, #12]
 8006b86:	b14c      	cbz	r4, 8006b9c <__assert_func+0x24>
 8006b88:	4b07      	ldr	r3, [pc, #28]	@ (8006ba8 <__assert_func+0x30>)
 8006b8a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006b8e:	9100      	str	r1, [sp, #0]
 8006b90:	462b      	mov	r3, r5
 8006b92:	4906      	ldr	r1, [pc, #24]	@ (8006bac <__assert_func+0x34>)
 8006b94:	f000 f870 	bl	8006c78 <fiprintf>
 8006b98:	f000 f880 	bl	8006c9c <abort>
 8006b9c:	4b04      	ldr	r3, [pc, #16]	@ (8006bb0 <__assert_func+0x38>)
 8006b9e:	461c      	mov	r4, r3
 8006ba0:	e7f3      	b.n	8006b8a <__assert_func+0x12>
 8006ba2:	bf00      	nop
 8006ba4:	20000018 	.word	0x20000018
 8006ba8:	0800739b 	.word	0x0800739b
 8006bac:	080073a8 	.word	0x080073a8
 8006bb0:	080073d6 	.word	0x080073d6

08006bb4 <_calloc_r>:
 8006bb4:	b570      	push	{r4, r5, r6, lr}
 8006bb6:	fba1 5402 	umull	r5, r4, r1, r2
 8006bba:	b934      	cbnz	r4, 8006bca <_calloc_r+0x16>
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	f7ff f99d 	bl	8005efc <_malloc_r>
 8006bc2:	4606      	mov	r6, r0
 8006bc4:	b928      	cbnz	r0, 8006bd2 <_calloc_r+0x1e>
 8006bc6:	4630      	mov	r0, r6
 8006bc8:	bd70      	pop	{r4, r5, r6, pc}
 8006bca:	220c      	movs	r2, #12
 8006bcc:	2600      	movs	r6, #0
 8006bce:	6002      	str	r2, [r0, #0]
 8006bd0:	e7f9      	b.n	8006bc6 <_calloc_r+0x12>
 8006bd2:	462a      	mov	r2, r5
 8006bd4:	4621      	mov	r1, r4
 8006bd6:	f7fe fa32 	bl	800503e <memset>
 8006bda:	e7f4      	b.n	8006bc6 <_calloc_r+0x12>

08006bdc <__ascii_mbtowc>:
 8006bdc:	b082      	sub	sp, #8
 8006bde:	b901      	cbnz	r1, 8006be2 <__ascii_mbtowc+0x6>
 8006be0:	a901      	add	r1, sp, #4
 8006be2:	b142      	cbz	r2, 8006bf6 <__ascii_mbtowc+0x1a>
 8006be4:	b14b      	cbz	r3, 8006bfa <__ascii_mbtowc+0x1e>
 8006be6:	7813      	ldrb	r3, [r2, #0]
 8006be8:	600b      	str	r3, [r1, #0]
 8006bea:	7812      	ldrb	r2, [r2, #0]
 8006bec:	1e10      	subs	r0, r2, #0
 8006bee:	bf18      	it	ne
 8006bf0:	2001      	movne	r0, #1
 8006bf2:	b002      	add	sp, #8
 8006bf4:	4770      	bx	lr
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	e7fb      	b.n	8006bf2 <__ascii_mbtowc+0x16>
 8006bfa:	f06f 0001 	mvn.w	r0, #1
 8006bfe:	e7f8      	b.n	8006bf2 <__ascii_mbtowc+0x16>

08006c00 <_realloc_r>:
 8006c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c04:	4607      	mov	r7, r0
 8006c06:	4614      	mov	r4, r2
 8006c08:	460d      	mov	r5, r1
 8006c0a:	b921      	cbnz	r1, 8006c16 <_realloc_r+0x16>
 8006c0c:	4611      	mov	r1, r2
 8006c0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c12:	f7ff b973 	b.w	8005efc <_malloc_r>
 8006c16:	b92a      	cbnz	r2, 8006c24 <_realloc_r+0x24>
 8006c18:	f7ff f8fe 	bl	8005e18 <_free_r>
 8006c1c:	4625      	mov	r5, r4
 8006c1e:	4628      	mov	r0, r5
 8006c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c24:	f000 f841 	bl	8006caa <_malloc_usable_size_r>
 8006c28:	4284      	cmp	r4, r0
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	d802      	bhi.n	8006c34 <_realloc_r+0x34>
 8006c2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c32:	d8f4      	bhi.n	8006c1e <_realloc_r+0x1e>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4638      	mov	r0, r7
 8006c38:	f7ff f960 	bl	8005efc <_malloc_r>
 8006c3c:	4680      	mov	r8, r0
 8006c3e:	b908      	cbnz	r0, 8006c44 <_realloc_r+0x44>
 8006c40:	4645      	mov	r5, r8
 8006c42:	e7ec      	b.n	8006c1e <_realloc_r+0x1e>
 8006c44:	42b4      	cmp	r4, r6
 8006c46:	4622      	mov	r2, r4
 8006c48:	4629      	mov	r1, r5
 8006c4a:	bf28      	it	cs
 8006c4c:	4632      	movcs	r2, r6
 8006c4e:	f7ff ff85 	bl	8006b5c <memcpy>
 8006c52:	4629      	mov	r1, r5
 8006c54:	4638      	mov	r0, r7
 8006c56:	f7ff f8df 	bl	8005e18 <_free_r>
 8006c5a:	e7f1      	b.n	8006c40 <_realloc_r+0x40>

08006c5c <__ascii_wctomb>:
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	4608      	mov	r0, r1
 8006c60:	b141      	cbz	r1, 8006c74 <__ascii_wctomb+0x18>
 8006c62:	2aff      	cmp	r2, #255	@ 0xff
 8006c64:	d904      	bls.n	8006c70 <__ascii_wctomb+0x14>
 8006c66:	228a      	movs	r2, #138	@ 0x8a
 8006c68:	f04f 30ff 	mov.w	r0, #4294967295
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	4770      	bx	lr
 8006c70:	2001      	movs	r0, #1
 8006c72:	700a      	strb	r2, [r1, #0]
 8006c74:	4770      	bx	lr
	...

08006c78 <fiprintf>:
 8006c78:	b40e      	push	{r1, r2, r3}
 8006c7a:	b503      	push	{r0, r1, lr}
 8006c7c:	4601      	mov	r1, r0
 8006c7e:	ab03      	add	r3, sp, #12
 8006c80:	4805      	ldr	r0, [pc, #20]	@ (8006c98 <fiprintf+0x20>)
 8006c82:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c86:	6800      	ldr	r0, [r0, #0]
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	f000 f83d 	bl	8006d08 <_vfiprintf_r>
 8006c8e:	b002      	add	sp, #8
 8006c90:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c94:	b003      	add	sp, #12
 8006c96:	4770      	bx	lr
 8006c98:	20000018 	.word	0x20000018

08006c9c <abort>:
 8006c9c:	2006      	movs	r0, #6
 8006c9e:	b508      	push	{r3, lr}
 8006ca0:	f000 fa06 	bl	80070b0 <raise>
 8006ca4:	2001      	movs	r0, #1
 8006ca6:	f7fa fdd2 	bl	800184e <_exit>

08006caa <_malloc_usable_size_r>:
 8006caa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cae:	1f18      	subs	r0, r3, #4
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	bfbc      	itt	lt
 8006cb4:	580b      	ldrlt	r3, [r1, r0]
 8006cb6:	18c0      	addlt	r0, r0, r3
 8006cb8:	4770      	bx	lr

08006cba <__sfputc_r>:
 8006cba:	6893      	ldr	r3, [r2, #8]
 8006cbc:	b410      	push	{r4}
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	6093      	str	r3, [r2, #8]
 8006cc4:	da07      	bge.n	8006cd6 <__sfputc_r+0x1c>
 8006cc6:	6994      	ldr	r4, [r2, #24]
 8006cc8:	42a3      	cmp	r3, r4
 8006cca:	db01      	blt.n	8006cd0 <__sfputc_r+0x16>
 8006ccc:	290a      	cmp	r1, #10
 8006cce:	d102      	bne.n	8006cd6 <__sfputc_r+0x1c>
 8006cd0:	bc10      	pop	{r4}
 8006cd2:	f000 b931 	b.w	8006f38 <__swbuf_r>
 8006cd6:	6813      	ldr	r3, [r2, #0]
 8006cd8:	1c58      	adds	r0, r3, #1
 8006cda:	6010      	str	r0, [r2, #0]
 8006cdc:	7019      	strb	r1, [r3, #0]
 8006cde:	4608      	mov	r0, r1
 8006ce0:	bc10      	pop	{r4}
 8006ce2:	4770      	bx	lr

08006ce4 <__sfputs_r>:
 8006ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce6:	4606      	mov	r6, r0
 8006ce8:	460f      	mov	r7, r1
 8006cea:	4614      	mov	r4, r2
 8006cec:	18d5      	adds	r5, r2, r3
 8006cee:	42ac      	cmp	r4, r5
 8006cf0:	d101      	bne.n	8006cf6 <__sfputs_r+0x12>
 8006cf2:	2000      	movs	r0, #0
 8006cf4:	e007      	b.n	8006d06 <__sfputs_r+0x22>
 8006cf6:	463a      	mov	r2, r7
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cfe:	f7ff ffdc 	bl	8006cba <__sfputc_r>
 8006d02:	1c43      	adds	r3, r0, #1
 8006d04:	d1f3      	bne.n	8006cee <__sfputs_r+0xa>
 8006d06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d08 <_vfiprintf_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	460d      	mov	r5, r1
 8006d0e:	4614      	mov	r4, r2
 8006d10:	4698      	mov	r8, r3
 8006d12:	4606      	mov	r6, r0
 8006d14:	b09d      	sub	sp, #116	@ 0x74
 8006d16:	b118      	cbz	r0, 8006d20 <_vfiprintf_r+0x18>
 8006d18:	6a03      	ldr	r3, [r0, #32]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <_vfiprintf_r+0x18>
 8006d1c:	f7fe f8f4 	bl	8004f08 <__sinit>
 8006d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d22:	07d9      	lsls	r1, r3, #31
 8006d24:	d405      	bmi.n	8006d32 <_vfiprintf_r+0x2a>
 8006d26:	89ab      	ldrh	r3, [r5, #12]
 8006d28:	059a      	lsls	r2, r3, #22
 8006d2a:	d402      	bmi.n	8006d32 <_vfiprintf_r+0x2a>
 8006d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d2e:	f7fe fa04 	bl	800513a <__retarget_lock_acquire_recursive>
 8006d32:	89ab      	ldrh	r3, [r5, #12]
 8006d34:	071b      	lsls	r3, r3, #28
 8006d36:	d501      	bpl.n	8006d3c <_vfiprintf_r+0x34>
 8006d38:	692b      	ldr	r3, [r5, #16]
 8006d3a:	b99b      	cbnz	r3, 8006d64 <_vfiprintf_r+0x5c>
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f000 f938 	bl	8006fb4 <__swsetup_r>
 8006d44:	b170      	cbz	r0, 8006d64 <_vfiprintf_r+0x5c>
 8006d46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d48:	07dc      	lsls	r4, r3, #31
 8006d4a:	d504      	bpl.n	8006d56 <_vfiprintf_r+0x4e>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	b01d      	add	sp, #116	@ 0x74
 8006d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d56:	89ab      	ldrh	r3, [r5, #12]
 8006d58:	0598      	lsls	r0, r3, #22
 8006d5a:	d4f7      	bmi.n	8006d4c <_vfiprintf_r+0x44>
 8006d5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d5e:	f7fe f9ed 	bl	800513c <__retarget_lock_release_recursive>
 8006d62:	e7f3      	b.n	8006d4c <_vfiprintf_r+0x44>
 8006d64:	2300      	movs	r3, #0
 8006d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d68:	2320      	movs	r3, #32
 8006d6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d6e:	2330      	movs	r3, #48	@ 0x30
 8006d70:	f04f 0901 	mov.w	r9, #1
 8006d74:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d78:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006f24 <_vfiprintf_r+0x21c>
 8006d7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d80:	4623      	mov	r3, r4
 8006d82:	469a      	mov	sl, r3
 8006d84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d88:	b10a      	cbz	r2, 8006d8e <_vfiprintf_r+0x86>
 8006d8a:	2a25      	cmp	r2, #37	@ 0x25
 8006d8c:	d1f9      	bne.n	8006d82 <_vfiprintf_r+0x7a>
 8006d8e:	ebba 0b04 	subs.w	fp, sl, r4
 8006d92:	d00b      	beq.n	8006dac <_vfiprintf_r+0xa4>
 8006d94:	465b      	mov	r3, fp
 8006d96:	4622      	mov	r2, r4
 8006d98:	4629      	mov	r1, r5
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7ff ffa2 	bl	8006ce4 <__sfputs_r>
 8006da0:	3001      	adds	r0, #1
 8006da2:	f000 80a7 	beq.w	8006ef4 <_vfiprintf_r+0x1ec>
 8006da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006da8:	445a      	add	r2, fp
 8006daa:	9209      	str	r2, [sp, #36]	@ 0x24
 8006dac:	f89a 3000 	ldrb.w	r3, [sl]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 809f 	beq.w	8006ef4 <_vfiprintf_r+0x1ec>
 8006db6:	2300      	movs	r3, #0
 8006db8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dc0:	f10a 0a01 	add.w	sl, sl, #1
 8006dc4:	9304      	str	r3, [sp, #16]
 8006dc6:	9307      	str	r3, [sp, #28]
 8006dc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dcc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dce:	4654      	mov	r4, sl
 8006dd0:	2205      	movs	r2, #5
 8006dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dd6:	4853      	ldr	r0, [pc, #332]	@ (8006f24 <_vfiprintf_r+0x21c>)
 8006dd8:	f7fe f9b1 	bl	800513e <memchr>
 8006ddc:	9a04      	ldr	r2, [sp, #16]
 8006dde:	b9d8      	cbnz	r0, 8006e18 <_vfiprintf_r+0x110>
 8006de0:	06d1      	lsls	r1, r2, #27
 8006de2:	bf44      	itt	mi
 8006de4:	2320      	movmi	r3, #32
 8006de6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dea:	0713      	lsls	r3, r2, #28
 8006dec:	bf44      	itt	mi
 8006dee:	232b      	movmi	r3, #43	@ 0x2b
 8006df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006df4:	f89a 3000 	ldrb.w	r3, [sl]
 8006df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dfa:	d015      	beq.n	8006e28 <_vfiprintf_r+0x120>
 8006dfc:	4654      	mov	r4, sl
 8006dfe:	2000      	movs	r0, #0
 8006e00:	f04f 0c0a 	mov.w	ip, #10
 8006e04:	9a07      	ldr	r2, [sp, #28]
 8006e06:	4621      	mov	r1, r4
 8006e08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e0c:	3b30      	subs	r3, #48	@ 0x30
 8006e0e:	2b09      	cmp	r3, #9
 8006e10:	d94b      	bls.n	8006eaa <_vfiprintf_r+0x1a2>
 8006e12:	b1b0      	cbz	r0, 8006e42 <_vfiprintf_r+0x13a>
 8006e14:	9207      	str	r2, [sp, #28]
 8006e16:	e014      	b.n	8006e42 <_vfiprintf_r+0x13a>
 8006e18:	eba0 0308 	sub.w	r3, r0, r8
 8006e1c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e20:	4313      	orrs	r3, r2
 8006e22:	46a2      	mov	sl, r4
 8006e24:	9304      	str	r3, [sp, #16]
 8006e26:	e7d2      	b.n	8006dce <_vfiprintf_r+0xc6>
 8006e28:	9b03      	ldr	r3, [sp, #12]
 8006e2a:	1d19      	adds	r1, r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	9103      	str	r1, [sp, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	bfbb      	ittet	lt
 8006e34:	425b      	neglt	r3, r3
 8006e36:	f042 0202 	orrlt.w	r2, r2, #2
 8006e3a:	9307      	strge	r3, [sp, #28]
 8006e3c:	9307      	strlt	r3, [sp, #28]
 8006e3e:	bfb8      	it	lt
 8006e40:	9204      	strlt	r2, [sp, #16]
 8006e42:	7823      	ldrb	r3, [r4, #0]
 8006e44:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e46:	d10a      	bne.n	8006e5e <_vfiprintf_r+0x156>
 8006e48:	7863      	ldrb	r3, [r4, #1]
 8006e4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e4c:	d132      	bne.n	8006eb4 <_vfiprintf_r+0x1ac>
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	3402      	adds	r4, #2
 8006e52:	1d1a      	adds	r2, r3, #4
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	9203      	str	r2, [sp, #12]
 8006e58:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e5c:	9305      	str	r3, [sp, #20]
 8006e5e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006f28 <_vfiprintf_r+0x220>
 8006e62:	2203      	movs	r2, #3
 8006e64:	4650      	mov	r0, sl
 8006e66:	7821      	ldrb	r1, [r4, #0]
 8006e68:	f7fe f969 	bl	800513e <memchr>
 8006e6c:	b138      	cbz	r0, 8006e7e <_vfiprintf_r+0x176>
 8006e6e:	2240      	movs	r2, #64	@ 0x40
 8006e70:	9b04      	ldr	r3, [sp, #16]
 8006e72:	eba0 000a 	sub.w	r0, r0, sl
 8006e76:	4082      	lsls	r2, r0
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	3401      	adds	r4, #1
 8006e7c:	9304      	str	r3, [sp, #16]
 8006e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e82:	2206      	movs	r2, #6
 8006e84:	4829      	ldr	r0, [pc, #164]	@ (8006f2c <_vfiprintf_r+0x224>)
 8006e86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e8a:	f7fe f958 	bl	800513e <memchr>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d03f      	beq.n	8006f12 <_vfiprintf_r+0x20a>
 8006e92:	4b27      	ldr	r3, [pc, #156]	@ (8006f30 <_vfiprintf_r+0x228>)
 8006e94:	bb1b      	cbnz	r3, 8006ede <_vfiprintf_r+0x1d6>
 8006e96:	9b03      	ldr	r3, [sp, #12]
 8006e98:	3307      	adds	r3, #7
 8006e9a:	f023 0307 	bic.w	r3, r3, #7
 8006e9e:	3308      	adds	r3, #8
 8006ea0:	9303      	str	r3, [sp, #12]
 8006ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea4:	443b      	add	r3, r7
 8006ea6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea8:	e76a      	b.n	8006d80 <_vfiprintf_r+0x78>
 8006eaa:	460c      	mov	r4, r1
 8006eac:	2001      	movs	r0, #1
 8006eae:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eb2:	e7a8      	b.n	8006e06 <_vfiprintf_r+0xfe>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	f04f 0c0a 	mov.w	ip, #10
 8006eba:	4619      	mov	r1, r3
 8006ebc:	3401      	adds	r4, #1
 8006ebe:	9305      	str	r3, [sp, #20]
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ec6:	3a30      	subs	r2, #48	@ 0x30
 8006ec8:	2a09      	cmp	r2, #9
 8006eca:	d903      	bls.n	8006ed4 <_vfiprintf_r+0x1cc>
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0c6      	beq.n	8006e5e <_vfiprintf_r+0x156>
 8006ed0:	9105      	str	r1, [sp, #20]
 8006ed2:	e7c4      	b.n	8006e5e <_vfiprintf_r+0x156>
 8006ed4:	4604      	mov	r4, r0
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	fb0c 2101 	mla	r1, ip, r1, r2
 8006edc:	e7f0      	b.n	8006ec0 <_vfiprintf_r+0x1b8>
 8006ede:	ab03      	add	r3, sp, #12
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	462a      	mov	r2, r5
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	4b13      	ldr	r3, [pc, #76]	@ (8006f34 <_vfiprintf_r+0x22c>)
 8006ee8:	a904      	add	r1, sp, #16
 8006eea:	f7fd fbc5 	bl	8004678 <_printf_float>
 8006eee:	4607      	mov	r7, r0
 8006ef0:	1c78      	adds	r0, r7, #1
 8006ef2:	d1d6      	bne.n	8006ea2 <_vfiprintf_r+0x19a>
 8006ef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ef6:	07d9      	lsls	r1, r3, #31
 8006ef8:	d405      	bmi.n	8006f06 <_vfiprintf_r+0x1fe>
 8006efa:	89ab      	ldrh	r3, [r5, #12]
 8006efc:	059a      	lsls	r2, r3, #22
 8006efe:	d402      	bmi.n	8006f06 <_vfiprintf_r+0x1fe>
 8006f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f02:	f7fe f91b 	bl	800513c <__retarget_lock_release_recursive>
 8006f06:	89ab      	ldrh	r3, [r5, #12]
 8006f08:	065b      	lsls	r3, r3, #25
 8006f0a:	f53f af1f 	bmi.w	8006d4c <_vfiprintf_r+0x44>
 8006f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f10:	e71e      	b.n	8006d50 <_vfiprintf_r+0x48>
 8006f12:	ab03      	add	r3, sp, #12
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	462a      	mov	r2, r5
 8006f18:	4630      	mov	r0, r6
 8006f1a:	4b06      	ldr	r3, [pc, #24]	@ (8006f34 <_vfiprintf_r+0x22c>)
 8006f1c:	a904      	add	r1, sp, #16
 8006f1e:	f7fd fe49 	bl	8004bb4 <_printf_i>
 8006f22:	e7e4      	b.n	8006eee <_vfiprintf_r+0x1e6>
 8006f24:	08007380 	.word	0x08007380
 8006f28:	08007386 	.word	0x08007386
 8006f2c:	0800738a 	.word	0x0800738a
 8006f30:	08004679 	.word	0x08004679
 8006f34:	08006ce5 	.word	0x08006ce5

08006f38 <__swbuf_r>:
 8006f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f3a:	460e      	mov	r6, r1
 8006f3c:	4614      	mov	r4, r2
 8006f3e:	4605      	mov	r5, r0
 8006f40:	b118      	cbz	r0, 8006f4a <__swbuf_r+0x12>
 8006f42:	6a03      	ldr	r3, [r0, #32]
 8006f44:	b90b      	cbnz	r3, 8006f4a <__swbuf_r+0x12>
 8006f46:	f7fd ffdf 	bl	8004f08 <__sinit>
 8006f4a:	69a3      	ldr	r3, [r4, #24]
 8006f4c:	60a3      	str	r3, [r4, #8]
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	071a      	lsls	r2, r3, #28
 8006f52:	d501      	bpl.n	8006f58 <__swbuf_r+0x20>
 8006f54:	6923      	ldr	r3, [r4, #16]
 8006f56:	b943      	cbnz	r3, 8006f6a <__swbuf_r+0x32>
 8006f58:	4621      	mov	r1, r4
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	f000 f82a 	bl	8006fb4 <__swsetup_r>
 8006f60:	b118      	cbz	r0, 8006f6a <__swbuf_r+0x32>
 8006f62:	f04f 37ff 	mov.w	r7, #4294967295
 8006f66:	4638      	mov	r0, r7
 8006f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	6922      	ldr	r2, [r4, #16]
 8006f6e:	b2f6      	uxtb	r6, r6
 8006f70:	1a98      	subs	r0, r3, r2
 8006f72:	6963      	ldr	r3, [r4, #20]
 8006f74:	4637      	mov	r7, r6
 8006f76:	4283      	cmp	r3, r0
 8006f78:	dc05      	bgt.n	8006f86 <__swbuf_r+0x4e>
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	f7ff fd9b 	bl	8006ab8 <_fflush_r>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	d1ed      	bne.n	8006f62 <__swbuf_r+0x2a>
 8006f86:	68a3      	ldr	r3, [r4, #8]
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	60a3      	str	r3, [r4, #8]
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	1c5a      	adds	r2, r3, #1
 8006f90:	6022      	str	r2, [r4, #0]
 8006f92:	701e      	strb	r6, [r3, #0]
 8006f94:	6962      	ldr	r2, [r4, #20]
 8006f96:	1c43      	adds	r3, r0, #1
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d004      	beq.n	8006fa6 <__swbuf_r+0x6e>
 8006f9c:	89a3      	ldrh	r3, [r4, #12]
 8006f9e:	07db      	lsls	r3, r3, #31
 8006fa0:	d5e1      	bpl.n	8006f66 <__swbuf_r+0x2e>
 8006fa2:	2e0a      	cmp	r6, #10
 8006fa4:	d1df      	bne.n	8006f66 <__swbuf_r+0x2e>
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	4628      	mov	r0, r5
 8006faa:	f7ff fd85 	bl	8006ab8 <_fflush_r>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d0d9      	beq.n	8006f66 <__swbuf_r+0x2e>
 8006fb2:	e7d6      	b.n	8006f62 <__swbuf_r+0x2a>

08006fb4 <__swsetup_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4b29      	ldr	r3, [pc, #164]	@ (800705c <__swsetup_r+0xa8>)
 8006fb8:	4605      	mov	r5, r0
 8006fba:	6818      	ldr	r0, [r3, #0]
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	b118      	cbz	r0, 8006fc8 <__swsetup_r+0x14>
 8006fc0:	6a03      	ldr	r3, [r0, #32]
 8006fc2:	b90b      	cbnz	r3, 8006fc8 <__swsetup_r+0x14>
 8006fc4:	f7fd ffa0 	bl	8004f08 <__sinit>
 8006fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fcc:	0719      	lsls	r1, r3, #28
 8006fce:	d422      	bmi.n	8007016 <__swsetup_r+0x62>
 8006fd0:	06da      	lsls	r2, r3, #27
 8006fd2:	d407      	bmi.n	8006fe4 <__swsetup_r+0x30>
 8006fd4:	2209      	movs	r2, #9
 8006fd6:	602a      	str	r2, [r5, #0]
 8006fd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe0:	81a3      	strh	r3, [r4, #12]
 8006fe2:	e033      	b.n	800704c <__swsetup_r+0x98>
 8006fe4:	0758      	lsls	r0, r3, #29
 8006fe6:	d512      	bpl.n	800700e <__swsetup_r+0x5a>
 8006fe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fea:	b141      	cbz	r1, 8006ffe <__swsetup_r+0x4a>
 8006fec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ff0:	4299      	cmp	r1, r3
 8006ff2:	d002      	beq.n	8006ffa <__swsetup_r+0x46>
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	f7fe ff0f 	bl	8005e18 <_free_r>
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ffe:	89a3      	ldrh	r3, [r4, #12]
 8007000:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007004:	81a3      	strh	r3, [r4, #12]
 8007006:	2300      	movs	r3, #0
 8007008:	6063      	str	r3, [r4, #4]
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	89a3      	ldrh	r3, [r4, #12]
 8007010:	f043 0308 	orr.w	r3, r3, #8
 8007014:	81a3      	strh	r3, [r4, #12]
 8007016:	6923      	ldr	r3, [r4, #16]
 8007018:	b94b      	cbnz	r3, 800702e <__swsetup_r+0x7a>
 800701a:	89a3      	ldrh	r3, [r4, #12]
 800701c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007024:	d003      	beq.n	800702e <__swsetup_r+0x7a>
 8007026:	4621      	mov	r1, r4
 8007028:	4628      	mov	r0, r5
 800702a:	f000 f882 	bl	8007132 <__smakebuf_r>
 800702e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007032:	f013 0201 	ands.w	r2, r3, #1
 8007036:	d00a      	beq.n	800704e <__swsetup_r+0x9a>
 8007038:	2200      	movs	r2, #0
 800703a:	60a2      	str	r2, [r4, #8]
 800703c:	6962      	ldr	r2, [r4, #20]
 800703e:	4252      	negs	r2, r2
 8007040:	61a2      	str	r2, [r4, #24]
 8007042:	6922      	ldr	r2, [r4, #16]
 8007044:	b942      	cbnz	r2, 8007058 <__swsetup_r+0xa4>
 8007046:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800704a:	d1c5      	bne.n	8006fd8 <__swsetup_r+0x24>
 800704c:	bd38      	pop	{r3, r4, r5, pc}
 800704e:	0799      	lsls	r1, r3, #30
 8007050:	bf58      	it	pl
 8007052:	6962      	ldrpl	r2, [r4, #20]
 8007054:	60a2      	str	r2, [r4, #8]
 8007056:	e7f4      	b.n	8007042 <__swsetup_r+0x8e>
 8007058:	2000      	movs	r0, #0
 800705a:	e7f7      	b.n	800704c <__swsetup_r+0x98>
 800705c:	20000018 	.word	0x20000018

08007060 <_raise_r>:
 8007060:	291f      	cmp	r1, #31
 8007062:	b538      	push	{r3, r4, r5, lr}
 8007064:	4605      	mov	r5, r0
 8007066:	460c      	mov	r4, r1
 8007068:	d904      	bls.n	8007074 <_raise_r+0x14>
 800706a:	2316      	movs	r3, #22
 800706c:	6003      	str	r3, [r0, #0]
 800706e:	f04f 30ff 	mov.w	r0, #4294967295
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007076:	b112      	cbz	r2, 800707e <_raise_r+0x1e>
 8007078:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800707c:	b94b      	cbnz	r3, 8007092 <_raise_r+0x32>
 800707e:	4628      	mov	r0, r5
 8007080:	f000 f830 	bl	80070e4 <_getpid_r>
 8007084:	4622      	mov	r2, r4
 8007086:	4601      	mov	r1, r0
 8007088:	4628      	mov	r0, r5
 800708a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800708e:	f000 b817 	b.w	80070c0 <_kill_r>
 8007092:	2b01      	cmp	r3, #1
 8007094:	d00a      	beq.n	80070ac <_raise_r+0x4c>
 8007096:	1c59      	adds	r1, r3, #1
 8007098:	d103      	bne.n	80070a2 <_raise_r+0x42>
 800709a:	2316      	movs	r3, #22
 800709c:	6003      	str	r3, [r0, #0]
 800709e:	2001      	movs	r0, #1
 80070a0:	e7e7      	b.n	8007072 <_raise_r+0x12>
 80070a2:	2100      	movs	r1, #0
 80070a4:	4620      	mov	r0, r4
 80070a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80070aa:	4798      	blx	r3
 80070ac:	2000      	movs	r0, #0
 80070ae:	e7e0      	b.n	8007072 <_raise_r+0x12>

080070b0 <raise>:
 80070b0:	4b02      	ldr	r3, [pc, #8]	@ (80070bc <raise+0xc>)
 80070b2:	4601      	mov	r1, r0
 80070b4:	6818      	ldr	r0, [r3, #0]
 80070b6:	f7ff bfd3 	b.w	8007060 <_raise_r>
 80070ba:	bf00      	nop
 80070bc:	20000018 	.word	0x20000018

080070c0 <_kill_r>:
 80070c0:	b538      	push	{r3, r4, r5, lr}
 80070c2:	2300      	movs	r3, #0
 80070c4:	4d06      	ldr	r5, [pc, #24]	@ (80070e0 <_kill_r+0x20>)
 80070c6:	4604      	mov	r4, r0
 80070c8:	4608      	mov	r0, r1
 80070ca:	4611      	mov	r1, r2
 80070cc:	602b      	str	r3, [r5, #0]
 80070ce:	f7fa fbae 	bl	800182e <_kill>
 80070d2:	1c43      	adds	r3, r0, #1
 80070d4:	d102      	bne.n	80070dc <_kill_r+0x1c>
 80070d6:	682b      	ldr	r3, [r5, #0]
 80070d8:	b103      	cbz	r3, 80070dc <_kill_r+0x1c>
 80070da:	6023      	str	r3, [r4, #0]
 80070dc:	bd38      	pop	{r3, r4, r5, pc}
 80070de:	bf00      	nop
 80070e0:	20000448 	.word	0x20000448

080070e4 <_getpid_r>:
 80070e4:	f7fa bb9c 	b.w	8001820 <_getpid>

080070e8 <__swhatbuf_r>:
 80070e8:	b570      	push	{r4, r5, r6, lr}
 80070ea:	460c      	mov	r4, r1
 80070ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f0:	4615      	mov	r5, r2
 80070f2:	2900      	cmp	r1, #0
 80070f4:	461e      	mov	r6, r3
 80070f6:	b096      	sub	sp, #88	@ 0x58
 80070f8:	da0c      	bge.n	8007114 <__swhatbuf_r+0x2c>
 80070fa:	89a3      	ldrh	r3, [r4, #12]
 80070fc:	2100      	movs	r1, #0
 80070fe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007102:	bf14      	ite	ne
 8007104:	2340      	movne	r3, #64	@ 0x40
 8007106:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800710a:	2000      	movs	r0, #0
 800710c:	6031      	str	r1, [r6, #0]
 800710e:	602b      	str	r3, [r5, #0]
 8007110:	b016      	add	sp, #88	@ 0x58
 8007112:	bd70      	pop	{r4, r5, r6, pc}
 8007114:	466a      	mov	r2, sp
 8007116:	f000 f849 	bl	80071ac <_fstat_r>
 800711a:	2800      	cmp	r0, #0
 800711c:	dbed      	blt.n	80070fa <__swhatbuf_r+0x12>
 800711e:	9901      	ldr	r1, [sp, #4]
 8007120:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007124:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007128:	4259      	negs	r1, r3
 800712a:	4159      	adcs	r1, r3
 800712c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007130:	e7eb      	b.n	800710a <__swhatbuf_r+0x22>

08007132 <__smakebuf_r>:
 8007132:	898b      	ldrh	r3, [r1, #12]
 8007134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007136:	079d      	lsls	r5, r3, #30
 8007138:	4606      	mov	r6, r0
 800713a:	460c      	mov	r4, r1
 800713c:	d507      	bpl.n	800714e <__smakebuf_r+0x1c>
 800713e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007142:	6023      	str	r3, [r4, #0]
 8007144:	6123      	str	r3, [r4, #16]
 8007146:	2301      	movs	r3, #1
 8007148:	6163      	str	r3, [r4, #20]
 800714a:	b003      	add	sp, #12
 800714c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800714e:	466a      	mov	r2, sp
 8007150:	ab01      	add	r3, sp, #4
 8007152:	f7ff ffc9 	bl	80070e8 <__swhatbuf_r>
 8007156:	9f00      	ldr	r7, [sp, #0]
 8007158:	4605      	mov	r5, r0
 800715a:	4639      	mov	r1, r7
 800715c:	4630      	mov	r0, r6
 800715e:	f7fe fecd 	bl	8005efc <_malloc_r>
 8007162:	b948      	cbnz	r0, 8007178 <__smakebuf_r+0x46>
 8007164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007168:	059a      	lsls	r2, r3, #22
 800716a:	d4ee      	bmi.n	800714a <__smakebuf_r+0x18>
 800716c:	f023 0303 	bic.w	r3, r3, #3
 8007170:	f043 0302 	orr.w	r3, r3, #2
 8007174:	81a3      	strh	r3, [r4, #12]
 8007176:	e7e2      	b.n	800713e <__smakebuf_r+0xc>
 8007178:	89a3      	ldrh	r3, [r4, #12]
 800717a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800717e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007182:	81a3      	strh	r3, [r4, #12]
 8007184:	9b01      	ldr	r3, [sp, #4]
 8007186:	6020      	str	r0, [r4, #0]
 8007188:	b15b      	cbz	r3, 80071a2 <__smakebuf_r+0x70>
 800718a:	4630      	mov	r0, r6
 800718c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007190:	f000 f81e 	bl	80071d0 <_isatty_r>
 8007194:	b128      	cbz	r0, 80071a2 <__smakebuf_r+0x70>
 8007196:	89a3      	ldrh	r3, [r4, #12]
 8007198:	f023 0303 	bic.w	r3, r3, #3
 800719c:	f043 0301 	orr.w	r3, r3, #1
 80071a0:	81a3      	strh	r3, [r4, #12]
 80071a2:	89a3      	ldrh	r3, [r4, #12]
 80071a4:	431d      	orrs	r5, r3
 80071a6:	81a5      	strh	r5, [r4, #12]
 80071a8:	e7cf      	b.n	800714a <__smakebuf_r+0x18>
	...

080071ac <_fstat_r>:
 80071ac:	b538      	push	{r3, r4, r5, lr}
 80071ae:	2300      	movs	r3, #0
 80071b0:	4d06      	ldr	r5, [pc, #24]	@ (80071cc <_fstat_r+0x20>)
 80071b2:	4604      	mov	r4, r0
 80071b4:	4608      	mov	r0, r1
 80071b6:	4611      	mov	r1, r2
 80071b8:	602b      	str	r3, [r5, #0]
 80071ba:	f7fa fb97 	bl	80018ec <_fstat>
 80071be:	1c43      	adds	r3, r0, #1
 80071c0:	d102      	bne.n	80071c8 <_fstat_r+0x1c>
 80071c2:	682b      	ldr	r3, [r5, #0]
 80071c4:	b103      	cbz	r3, 80071c8 <_fstat_r+0x1c>
 80071c6:	6023      	str	r3, [r4, #0]
 80071c8:	bd38      	pop	{r3, r4, r5, pc}
 80071ca:	bf00      	nop
 80071cc:	20000448 	.word	0x20000448

080071d0 <_isatty_r>:
 80071d0:	b538      	push	{r3, r4, r5, lr}
 80071d2:	2300      	movs	r3, #0
 80071d4:	4d05      	ldr	r5, [pc, #20]	@ (80071ec <_isatty_r+0x1c>)
 80071d6:	4604      	mov	r4, r0
 80071d8:	4608      	mov	r0, r1
 80071da:	602b      	str	r3, [r5, #0]
 80071dc:	f7fa fb95 	bl	800190a <_isatty>
 80071e0:	1c43      	adds	r3, r0, #1
 80071e2:	d102      	bne.n	80071ea <_isatty_r+0x1a>
 80071e4:	682b      	ldr	r3, [r5, #0]
 80071e6:	b103      	cbz	r3, 80071ea <_isatty_r+0x1a>
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	bd38      	pop	{r3, r4, r5, pc}
 80071ec:	20000448 	.word	0x20000448

080071f0 <_init>:
 80071f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f2:	bf00      	nop
 80071f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071f6:	bc08      	pop	{r3}
 80071f8:	469e      	mov	lr, r3
 80071fa:	4770      	bx	lr

080071fc <_fini>:
 80071fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071fe:	bf00      	nop
 8007200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007202:	bc08      	pop	{r3}
 8007204:	469e      	mov	lr, r3
 8007206:	4770      	bx	lr
