{:input (genetic.crossover/dumb-crossover 128276936 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire18_29_:missing , wire20_35, wire21_22);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_12_9;\n  wire wire11_12;\n  wire wire14;\n  wire wire15;\n  input \\wire18_29_:missing ;\n  wire \\wire18_29_:missing ;\n  wire \\wire1_:missing ;\n  output wire20_35;\n  wire wire20_35;\n  output wire21_22;\n  wire wire21_22;\n  wire wire22_31;\n  wire wire23_22;\n  wire wire23_31;\n  wire wire24_32;\n  wire \\wire25_22_:missing ;\n  wire wire26_36;\n  wire \\wire26_:missing ;\n  wire wire27_22;\n  wire \\wire28_33_:missing ;\n  wire wire29_30;\n  wire wire2_22;\n  wire \\wire30_:missing ;\n  wire \\wire31_:missing ;\n  wire wire37;\n  wire wire37_13;\n  wire wire37_14;\n  wire \\wire37_15_:missing_16 ;\n  wire \\wire37_29_:missing_32 ;\n  wire \\wire37_30_:missing_32 ;\n  wire wire37_33;\n  wire \\wire37_34_:missing ;\n  wire wire37_35;\n  wire \\wire37_6_:missing ;\n  wire \\wire37_6_:missing_7 ;\n  wire wire37_8;\n  wire \\wire37_:missing_38_39 ;\n  wire \\wire37_:missing_7 ;\n  wire \\wire3_:missing ;\n  wire wire4_10;\n  wire wire4_22;\n  wire wire5_10;\n  wire \\wire6_:missing ;\n  wire \\wire9_:missing_11_13 ;\n  wire \\wire9_:missing_11_25 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_33_9 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_8_17 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire2_22;\n  assign wire11_12 = 4'h8 >> { \\wire9_:missing_11_25 , \\wire9_:missing_11_13  };\n  assign \\wire:missing_12  = 4'h8 >> { wire10_12_9, wire11_12 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire37_15_:missing_16 ;\n  assign \\wire:missing_22  = 2'h1 >> \\wire:missing_edge ;\n  assign wire23_31 = 2'h1 >> wire23_22;\n  assign \\wire:missing_edge  = 2'h1 >> wire24_32;\n  assign \\wire3_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing_11_25  = 2'h1 >> \\wire25_22_:missing ;\n  assign \\wire26_:missing  = 2'h1 >> wire26_36;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_22;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire28_33_:missing ;\n  assign wire29_30 = 4'h6 >> { \\wire37_29_:missing_32 , \\wire18_29_:missing  };\n  assign \\wire30_:missing  = 4'h6 >> { \\wire37_30_:missing_32 , wire29_30 };\n  assign \\wire31_:missing  = 4'h8 >> { wire23_31, wire22_31 };\n  assign wire24_32 = 4'h8 >> { \\wire37_30_:missing_32 , \\wire37_29_:missing_32  };\n  assign \\wire28_33_:missing  = 4'h8 >> { \\wire:missing_33_9 , wire37_33 };\n  assign wire4_10 = 2'h1 >> wire4_22;\n  assign \\wire:missing_edge  = 2'hx >> \\wire37_:missing_38_39 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire37_:missing_38_39 ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_10;\n  assign \\wire6_:missing  = 4'h6 >> { \\wire37_6_:missing_7 , \\wire37_6_:missing  };\n  assign \\wire:missing_7  = 4'h8 >> { \\wire37_:missing_7 , \\wire37_6_:missing_7  };\n  assign \\wire:missing_8_17  = 4'h8 >> { \\wire:missing_edge , wire37_8 };\n  assign wire10_12_9 = 4'h2 >> { \\wire9_:missing_11_25 , \\wire9_:missing_11_13  };\n  assign wire5_10 = 4'h6 >> { wire4_10, wire10_12_9 };\n  assign \\wire1_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire37 = \\wire37_34_:missing ;\n  assign wire26_36 = \\wire:missing_edge ;\n  assign wire20_35 = wire37_35;\n  assign \\wire:missing_edge  = \\wire37_34_:missing ;\n  assign \\wire:missing_17  = \\wire:missing_8_17 ;\n  assign wire15 = \\wire37_15_:missing_16 ;\n  assign wire14 = wire37_14;\n  assign \\wire9_:missing_11_13  = wire37_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:3.1-96.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire18_29_:missing , wire20_35, wire21_22);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:7.8-7.19\" *)\n  wire wire10_12_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:10.8-10.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:11.9-11.28\" *)\n  input \\wire18_29_:missing ;\n  wire \\wire18_29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:13.8-13.23\" *)\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:14.10-14.19\" *)\n  output wire20_35;\n  wire wire20_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:16.10-16.19\" *)\n  output wire21_22;\n  wire wire21_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:21.8-21.17\" *)\n  wire wire24_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:22.8-22.27\" *)\n  wire \\wire25_22_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:23.8-23.17\" *)\n  wire wire26_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:25.8-25.17\" *)\n  wire wire27_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:26.8-26.27\" *)\n  wire \\wire28_33_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:28.8-28.16\" *)\n  wire wire2_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:31.8-31.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:32.8-32.17\" *)\n  wire wire37_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:34.8-34.30\" *)\n  wire \\wire37_15_:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:35.8-35.30\" *)\n  wire \\wire37_29_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:36.8-36.30\" *)\n  wire \\wire37_30_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:37.8-37.17\" *)\n  wire wire37_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:38.8-38.27\" *)\n  wire \\wire37_34_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:39.8-39.17\" *)\n  wire wire37_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:43.8-43.30\" *)\n  wire \\wire37_:missing_38_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:46.8-46.16\" *)\n  wire wire4_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:47.8-47.16\" *)\n  wire wire4_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:48.8-48.16\" *)\n  wire wire5_10;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:50.8-50.29\" *)\n  wire \\wire9_:missing_11_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:51.8-51.29\" *)\n  wire \\wire9_:missing_11_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:55.8-55.26\" *)\n  wire \\wire:missing_33_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/828FFB18.v:58.10-58.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_12_9 = 1'hx;\n  assign wire15 = 1'hx;\n  assign \\wire1_:missing  = 1'h0;\n  assign wire20_35 = 1'hx;\n  assign wire21_22 = 1'hx;\n  assign wire24_32 = 1'hx;\n  assign \\wire25_22_:missing  = 1'hx;\n  assign wire26_36 = 1'hx;\n  assign wire27_22 = 1'hx;\n  assign \\wire28_33_:missing  = 1'hx;\n  assign wire2_22 = 1'hx;\n  assign wire37 = 1'hx;\n  assign wire37_13 = 1'hx;\n  assign \\wire37_15_:missing_16  = 1'hx;\n  assign \\wire37_29_:missing_32  = 1'hx;\n  assign \\wire37_30_:missing_32  = 1'hx;\n  assign wire37_33 = 1'hx;\n  assign \\wire37_34_:missing  = 1'hx;\n  assign wire37_35 = 1'hx;\n  assign \\wire37_:missing_38_39  = 1'hx;\n  assign wire4_10 = 1'hx;\n  assign wire4_22 = 1'hx;\n  assign wire5_10 = 1'hx;\n  assign \\wire9_:missing_11_13  = 1'hx;\n  assign \\wire9_:missing_11_25  = 1'hx;\n  assign \\wire:missing_33_9  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:50:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_/src/top.v'.\nSBY  2:50:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] Copy '/tmp/fuzzmount2DDF5D8C/828FFB18.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_/src/828FFB18.v'.\nSBY  2:50:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] Copy '/tmp/fuzzmount2DDF5D8C/828FFB18.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_/src/828FFB18.post.v'.\nSBY  2:50:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: abc pdr\nSBY  2:50:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:60$23 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:63$26 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:66$29 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:70$33 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:71$34 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:78$41 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:79$42 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:80$43 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire21_22 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire20_35 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire9_:missing_11_13 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire37_:missing_38_39 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire4_22 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire:missing_33_9 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire37_33 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire37_30_:missing_32 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire37_29_:missing_32 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire27_22 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire25_22_:missing is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire37_15_:missing_16 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: Wire presynth.\\wire2_22 is used but has no driver.\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:60$23 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:63$26 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:66$29 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:70$33 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:71$34 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:78$41 ($shr)\nSBY  2:50:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:80$43 ($shr)\nSBY  2:50:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] base: finished (returncode=0)\nSBY  2:50:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: multiple conflicting drivers for presynth.\\wire:missing_edge:\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:60$23 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:63$26 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:66$29 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:70$33 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:71$34 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:78$41 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: port Y[0] of cell $shr$/tmp/fuzzmount2DDF5D8C/828FFB18.v:80$43 ($shr)\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire21_22 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire20_35 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire9_:missing_11_13 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire37_:missing_38_39 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire4_22 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire:missing_33_9 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire37_33 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire37_30_:missing_32 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire37_29_:missing_32 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire27_22 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire25_22_:missing is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire37_15_:missing_16 is used but has no driver.\nSBY  2:50:08 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: Warning: Wire presynth.\\wire2_22 is used but has no driver.\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] aig: finished (returncode=0)\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: Warning: The network has no constraints.\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: finished (returncode=0)\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] engine_0: Status returned by engine: FAIL\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_'.\nSBY  2:50:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpzojy2h4_] DONE (FAIL, rc=2)\n", :err ""}}}