

================================================================
== Vitis HLS Report for 'lab7_z4'
================================================================
* Date:           Sat Dec  2 15:42:36 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z4
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.609 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      641|      641|  6.410 us|  6.410 us|  642|  642|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |      640|      640|         5|          -|          -|   128|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   55|     361|    195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     38|    -|
|Register         |        -|    -|     790|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   55|    1151|    259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   22|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_256s_256s_256_2_1_U1  |mul_256s_256s_256_2_1  |        0|  55|  361|  195|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        0|  55|  361|  195|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_103_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln8_fu_97_p2  |      icmp|   0|  0|  11|           8|           9|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  26|          16|          10|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  29|          7|    1|          7|
    |i_fu_40    |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  38|          9|    9|         23|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+-----+----+-----+-----------+
    |       Name       |  FF | LUT| Bits| Const Bits|
    +------------------+-----+----+-----+-----------+
    |ap_CS_fsm         |    6|   0|    6|          0|
    |b_load_reg_143    |  256|   0|  256|          0|
    |c_load_reg_148    |  256|   0|  256|          0|
    |i_fu_40           |    8|   0|    8|          0|
    |mul_ln70_reg_153  |  256|   0|  256|          0|
    |zext_ln8_reg_125  |    8|   0|   64|         56|
    +------------------+-----+----+-----+-----------+
    |Total             |  790|   0|  846|         56|
    +------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab7_z4|  return value|
|a_address0         |  out|    7|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_we0              |  out|    1|   ap_memory|             a|         array|
|a_d0               |  out|  256|   ap_memory|             a|         array|
|b_address0         |  out|    7|   ap_memory|             b|         array|
|b_ce0              |  out|    1|   ap_memory|             b|         array|
|b_q0               |   in|  256|   ap_memory|             b|         array|
|c_address0         |  out|    7|   ap_memory|             c|         array|
|c_ce0              |  out|    1|   ap_memory|             c|         array|
|c_q0               |   in|  256|   ap_memory|             c|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 15 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/lab7_z4.cpp:8]   --->   Operation 16 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %i_1" [./source/lab7_z4.cpp:8]   --->   Operation 18 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.24ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i_1, i8 128" [./source/lab7_z4.cpp:8]   --->   Operation 19 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 1" [./source/lab7_z4.cpp:8]   --->   Operation 21 'add' 'add_ln8' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/lab7_z4.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i256 %b, i64 0, i64 %zext_ln8"   --->   Operation 23 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.77ns)   --->   "%b_load = load i7 %b_addr"   --->   Operation 24 'load' 'b_load' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i256 %c, i64 0, i64 %zext_ln8"   --->   Operation 25 'getelementptr' 'c_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.77ns)   --->   "%c_load = load i7 %c_addr"   --->   Operation 26 'load' 'c_load' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 27 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.32>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z4.cpp:13]   --->   Operation 28 'ret' 'ret_ln13' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%b_load = load i7 %b_addr"   --->   Operation 29 'load' 'b_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_3 : Operation 30 [1/2] (2.77ns)   --->   "%c_load = load i7 %c_addr"   --->   Operation 30 'load' 'c_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 31 [2/2] (8.60ns)   --->   "%mul_ln70 = mul i256 %c_load, i256 %b_load"   --->   Operation 31 'mul' 'mul_ln70' <Predicate = true> <Delay = 8.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.60>
ST_5 : Operation 32 [1/2] (8.60ns)   --->   "%mul_ln70 = mul i256 %c_load, i256 %b_load"   --->   Operation 32 'mul' 'mul_ln70' <Predicate = true> <Delay = 8.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 8.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab7_z4.cpp:8]   --->   Operation 33 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i256 %a, i64 0, i64 %zext_ln8" [./source/lab7_z4.cpp:11]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %mul_ln70, i7 %a_addr" [./source/lab7_z4.cpp:11]   --->   Operation 35 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
store_ln8         (store            ) [ 0000000]
br_ln8            (br               ) [ 0000000]
i_1               (load             ) [ 0000000]
zext_ln8          (zext             ) [ 0001111]
icmp_ln8          (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
add_ln8           (add              ) [ 0000000]
br_ln8            (br               ) [ 0000000]
b_addr            (getelementptr    ) [ 0001000]
c_addr            (getelementptr    ) [ 0001000]
store_ln8         (store            ) [ 0000000]
ret_ln13          (ret              ) [ 0000000]
b_load            (load             ) [ 0000110]
c_load            (load             ) [ 0000110]
mul_ln70          (mul              ) [ 0000001]
specloopname_ln8  (specloopname     ) [ 0000000]
a_addr            (getelementptr    ) [ 0000000]
store_ln11        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="b_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="256" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="7" slack="0"/>
<pin id="53" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="c_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="256" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="8" slack="0"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="256" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="4"/>
<pin id="74" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln11_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="256" slack="1"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln8_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="1"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="zext_ln8_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln8_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln8_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln8_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="1"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="256" slack="1"/>
<pin id="116" dir="0" index="1" bw="256" slack="1"/>
<pin id="117" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="125" class="1005" name="zext_ln8_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="4"/>
<pin id="127" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="133" class="1005" name="b_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="c_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="b_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="256" slack="1"/>
<pin id="145" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="148" class="1005" name="c_load_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="256" slack="1"/>
<pin id="150" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="153" class="1005" name="mul_ln70_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="256" slack="1"/>
<pin id="155" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="34" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="96"><net_src comp="91" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="40" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="128"><net_src comp="91" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="136"><net_src comp="44" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="141"><net_src comp="57" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="146"><net_src comp="51" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="151"><net_src comp="64" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="156"><net_src comp="114" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {6 }
 - Input state : 
	Port: lab7_z4 : b | {2 3 }
	Port: lab7_z4 : c | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		b_addr : 2
		b_load : 3
		c_addr : 2
		c_load : 3
		store_ln8 : 2
	State 3
	State 4
	State 5
	State 6
		store_ln11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|   DSP   |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|    mul   |   grp_fu_114   |    55   |   361   |   195   |
|----------|----------------|---------|---------|---------|
|    add   | add_ln8_fu_103 |    0    |    0    |    15   |
|----------|----------------|---------|---------|---------|
|   icmp   | icmp_ln8_fu_97 |    0    |    0    |    11   |
|----------|----------------|---------|---------|---------|
|   zext   | zext_ln8_fu_91 |    0    |    0    |    0    |
|----------|----------------|---------|---------|---------|
|   Total  |                |    55   |   361   |   221   |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| b_addr_reg_133 |    7   |
| b_load_reg_143 |   256  |
| c_addr_reg_138 |    7   |
| c_load_reg_148 |   256  |
|    i_reg_118   |    8   |
|mul_ln70_reg_153|   256  |
|zext_ln8_reg_125|   64   |
+----------------+--------+
|      Total     |   854  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.648  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   55   |    -   |   361  |   221  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   854  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   55   |    2   |  1215  |   239  |
+-----------+--------+--------+--------+--------+
