INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Verilog_work/Project/Example_2_verilog/bit_half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Verilog_work/Project/Example_2_verilog/tb_Example_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Example_2
