
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F22)
	S25= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S34= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F35)
	S38= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F36)
	S39= IR_EX.Out=>FU.IR_EX                                    Premise(F37)
	S40= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F38)
	S41= IR_MEM.Out=>FU.IR_MEM                                  Premise(F39)
	S42= IR_WB.Out=>FU.IR_WB                                    Premise(F40)
	S43= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F41)
	S44= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F42)
	S45= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F43)
	S46= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F44)
	S47= ALU.Out=>FU.InEX                                       Premise(F45)
	S48= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F46)
	S49= ALUOut_MEM.Out=>FU.InMEM                               Premise(F47)
	S50= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F48)
	S51= ALUOut_WB.Out=>FU.InWB                                 Premise(F49)
	S52= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F50)
	S53= ALUOut_WB.Out=>GPR.WData                               Premise(F51)
	S54= IR_WB.Out20_16=>GPR.WReg                               Premise(F52)
	S55= IMMU.Addr=>IAddrReg.In                                 Premise(F53)
	S56= PC.Out=>ICache.IEA                                     Premise(F54)
	S57= ICache.IEA=addr                                        Path(S4,S56)
	S58= ICache.Hit=ICacheHit(addr)                             ICache-Search(S57)
	S59= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S58,S22)
	S60= FU.ICacheHit=ICacheHit(addr)                           Path(S58,S36)
	S61= PC.Out=>ICache.IEA                                     Premise(F55)
	S62= IMem.MEM8WordOut=>ICache.WData                         Premise(F56)
	S63= ICache.Out=>ICacheReg.In                               Premise(F57)
	S64= PC.Out=>IMMU.IEA                                       Premise(F58)
	S65= IMMU.IEA=addr                                          Path(S4,S64)
	S66= CP0.ASID=>IMMU.PID                                     Premise(F59)
	S67= IMMU.PID=pid                                           Path(S3,S66)
	S68= IMMU.Addr={pid,addr}                                   IMMU-Search(S67,S65)
	S69= IAddrReg.In={pid,addr}                                 Path(S68,S55)
	S70= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S67,S65)
	S71= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S70,S23)
	S72= IAddrReg.Out=>IMem.RAddr                               Premise(F60)
	S73= ICacheReg.Out=>IRMux.CacheData                         Premise(F61)
	S74= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F62)
	S75= IMem.Out=>IRMux.MemData                                Premise(F63)
	S76= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F64)
	S77= IR_MEM.Out=>IR_DMMU1.In                                Premise(F65)
	S78= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F66)
	S79= ICache.Out=>IR_ID.In                                   Premise(F67)
	S80= IRMux.Out=>IR_ID.In                                    Premise(F68)
	S81= ICache.Out=>IR_IMMU.In                                 Premise(F69)
	S82= IR_EX.Out=>IR_MEM.In                                   Premise(F70)
	S83= IR_DMMU2.Out=>IR_WB.In                                 Premise(F71)
	S84= IR_MEM.Out=>IR_WB.In                                   Premise(F72)
	S85= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F73)
	S86= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F74)
	S87= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F75)
	S88= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F76)
	S89= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F77)
	S90= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F78)
	S91= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F79)
	S92= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F80)
	S93= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F81)
	S94= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F82)
	S95= IR_EX.Out31_26=>CU_EX.Op                               Premise(F83)
	S96= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F84)
	S97= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F85)
	S98= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F86)
	S99= IR_ID.Out31_26=>CU_ID.Op                               Premise(F87)
	S100= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F88)
	S101= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F89)
	S102= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F90)
	S103= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F91)
	S104= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F92)
	S105= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F93)
	S106= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F94)
	S107= IR_WB.Out31_26=>CU_WB.Op                              Premise(F95)
	S108= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F96)
	S109= CtrlA_EX=0                                            Premise(F97)
	S110= CtrlB_EX=0                                            Premise(F98)
	S111= CtrlALUOut_MEM=0                                      Premise(F99)
	S112= CtrlALUOut_DMMU1=0                                    Premise(F100)
	S113= CtrlALUOut_DMMU2=0                                    Premise(F101)
	S114= CtrlALUOut_WB=0                                       Premise(F102)
	S115= CtrlA_MEM=0                                           Premise(F103)
	S116= CtrlA_WB=0                                            Premise(F104)
	S117= CtrlB_MEM=0                                           Premise(F105)
	S118= CtrlB_WB=0                                            Premise(F106)
	S119= CtrlICache=0                                          Premise(F107)
	S120= CtrlIMMU=0                                            Premise(F108)
	S121= CtrlIR_DMMU1=0                                        Premise(F109)
	S122= CtrlIR_DMMU2=0                                        Premise(F110)
	S123= CtrlIR_EX=0                                           Premise(F111)
	S124= CtrlIR_ID=0                                           Premise(F112)
	S125= CtrlIR_IMMU=1                                         Premise(F113)
	S126= CtrlIR_MEM=0                                          Premise(F114)
	S127= CtrlIR_WB=0                                           Premise(F115)
	S128= CtrlGPR=0                                             Premise(F116)
	S129= CtrlIAddrReg=1                                        Premise(F117)
	S130= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S69,S129)
	S131= CtrlPC=0                                              Premise(F118)
	S132= CtrlPCInc=0                                           Premise(F119)
	S133= PC[Out]=addr                                          PC-Hold(S1,S131,S132)
	S134= CtrlIMem=0                                            Premise(F120)
	S135= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S134)
	S136= CtrlICacheReg=1                                       Premise(F121)
	S137= CtrlASIDIn=0                                          Premise(F122)
	S138= CtrlCP0=0                                             Premise(F123)
	S139= CP0[ASID]=pid                                         CP0-Hold(S0,S138)
	S140= CtrlEPCIn=0                                           Premise(F124)
	S141= CtrlExCodeIn=0                                        Premise(F125)
	S142= CtrlIRMux=0                                           Premise(F126)
	S143= GPR[rS]=a                                             Premise(F127)

IMMU	S144= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S130)
	S145= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S130)
	S146= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S130)
	S147= PC.Out=addr                                           PC-Out(S133)
	S148= CP0.ASID=pid                                          CP0-Read-ASID(S139)
	S149= A_EX.Out=>ALU.A                                       Premise(F128)
	S150= B_EX.Out=>ALU.B                                       Premise(F129)
	S151= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F130)
	S152= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F131)
	S153= ALU.Out=>ALUOut_MEM.In                                Premise(F132)
	S154= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F133)
	S155= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F134)
	S156= A_MEM.Out=>A_WB.In                                    Premise(F135)
	S157= B_MEM.Out=>B_WB.In                                    Premise(F136)
	S158= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F137)
	S159= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F138)
	S160= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F139)
	S161= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F140)
	S162= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F141)
	S163= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F142)
	S164= FU.Bub_IF=>CU_IF.Bub                                  Premise(F143)
	S165= FU.Halt_IF=>CU_IF.Halt                                Premise(F144)
	S166= ICache.Hit=>CU_IF.ICacheHit                           Premise(F145)
	S167= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F146)
	S168= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F147)
	S169= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F148)
	S170= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F149)
	S171= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F150)
	S172= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F151)
	S173= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F152)
	S174= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F153)
	S175= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F154)
	S176= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F155)
	S177= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F156)
	S178= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F157)
	S179= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F158)
	S180= ICache.Hit=>FU.ICacheHit                              Premise(F159)
	S181= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F160)
	S182= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F161)
	S183= IR_EX.Out=>FU.IR_EX                                   Premise(F162)
	S184= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F163)
	S185= IR_MEM.Out=>FU.IR_MEM                                 Premise(F164)
	S186= IR_WB.Out=>FU.IR_WB                                   Premise(F165)
	S187= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F166)
	S188= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F167)
	S189= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F168)
	S190= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F169)
	S191= ALU.Out=>FU.InEX                                      Premise(F170)
	S192= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F171)
	S193= ALUOut_MEM.Out=>FU.InMEM                              Premise(F172)
	S194= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F173)
	S195= ALUOut_WB.Out=>FU.InWB                                Premise(F174)
	S196= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F175)
	S197= ALUOut_WB.Out=>GPR.WData                              Premise(F176)
	S198= IR_WB.Out20_16=>GPR.WReg                              Premise(F177)
	S199= IMMU.Addr=>IAddrReg.In                                Premise(F178)
	S200= PC.Out=>ICache.IEA                                    Premise(F179)
	S201= ICache.IEA=addr                                       Path(S147,S200)
	S202= ICache.Hit=ICacheHit(addr)                            ICache-Search(S201)
	S203= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S202,S166)
	S204= FU.ICacheHit=ICacheHit(addr)                          Path(S202,S180)
	S205= PC.Out=>ICache.IEA                                    Premise(F180)
	S206= IMem.MEM8WordOut=>ICache.WData                        Premise(F181)
	S207= ICache.Out=>ICacheReg.In                              Premise(F182)
	S208= PC.Out=>IMMU.IEA                                      Premise(F183)
	S209= IMMU.IEA=addr                                         Path(S147,S208)
	S210= CP0.ASID=>IMMU.PID                                    Premise(F184)
	S211= IMMU.PID=pid                                          Path(S148,S210)
	S212= IMMU.Addr={pid,addr}                                  IMMU-Search(S211,S209)
	S213= IAddrReg.In={pid,addr}                                Path(S212,S199)
	S214= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S211,S209)
	S215= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S214,S167)
	S216= IAddrReg.Out=>IMem.RAddr                              Premise(F185)
	S217= IMem.RAddr={pid,addr}                                 Path(S144,S216)
	S218= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S217,S135)
	S219= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S217,S135)
	S220= ICache.WData=IMemGet8Word({pid,addr})                 Path(S219,S206)
	S221= ICacheReg.Out=>IRMux.CacheData                        Premise(F186)
	S222= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F187)
	S223= IMem.Out=>IRMux.MemData                               Premise(F188)
	S224= IRMux.MemData={13,rS,rT,UIMM}                         Path(S218,S223)
	S225= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S224)
	S226= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F189)
	S227= IR_MEM.Out=>IR_DMMU1.In                               Premise(F190)
	S228= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F191)
	S229= ICache.Out=>IR_ID.In                                  Premise(F192)
	S230= IRMux.Out=>IR_ID.In                                   Premise(F193)
	S231= IR_ID.In={13,rS,rT,UIMM}                              Path(S225,S230)
	S232= ICache.Out=>IR_IMMU.In                                Premise(F194)
	S233= IR_EX.Out=>IR_MEM.In                                  Premise(F195)
	S234= IR_DMMU2.Out=>IR_WB.In                                Premise(F196)
	S235= IR_MEM.Out=>IR_WB.In                                  Premise(F197)
	S236= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F198)
	S237= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F199)
	S238= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F200)
	S239= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F201)
	S240= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F202)
	S241= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F203)
	S242= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F204)
	S243= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F205)
	S244= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F206)
	S245= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F207)
	S246= IR_EX.Out31_26=>CU_EX.Op                              Premise(F208)
	S247= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F209)
	S248= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F210)
	S249= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F211)
	S250= IR_ID.Out31_26=>CU_ID.Op                              Premise(F212)
	S251= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F213)
	S252= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F214)
	S253= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F215)
	S254= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F216)
	S255= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F217)
	S256= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F218)
	S257= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F219)
	S258= IR_WB.Out31_26=>CU_WB.Op                              Premise(F220)
	S259= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F221)
	S260= CtrlA_EX=0                                            Premise(F222)
	S261= CtrlB_EX=0                                            Premise(F223)
	S262= CtrlALUOut_MEM=0                                      Premise(F224)
	S263= CtrlALUOut_DMMU1=0                                    Premise(F225)
	S264= CtrlALUOut_DMMU2=0                                    Premise(F226)
	S265= CtrlALUOut_WB=0                                       Premise(F227)
	S266= CtrlA_MEM=0                                           Premise(F228)
	S267= CtrlA_WB=0                                            Premise(F229)
	S268= CtrlB_MEM=0                                           Premise(F230)
	S269= CtrlB_WB=0                                            Premise(F231)
	S270= CtrlICache=1                                          Premise(F232)
	S271= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S201,S220,S270)
	S272= CtrlIMMU=0                                            Premise(F233)
	S273= CtrlIR_DMMU1=0                                        Premise(F234)
	S274= CtrlIR_DMMU2=0                                        Premise(F235)
	S275= CtrlIR_EX=0                                           Premise(F236)
	S276= CtrlIR_ID=1                                           Premise(F237)
	S277= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S231,S276)
	S278= CtrlIR_IMMU=0                                         Premise(F238)
	S279= CtrlIR_MEM=0                                          Premise(F239)
	S280= CtrlIR_WB=0                                           Premise(F240)
	S281= CtrlGPR=0                                             Premise(F241)
	S282= GPR[rS]=a                                             GPR-Hold(S143,S281)
	S283= CtrlIAddrReg=0                                        Premise(F242)
	S284= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S130,S283)
	S285= CtrlPC=0                                              Premise(F243)
	S286= CtrlPCInc=1                                           Premise(F244)
	S287= PC[Out]=addr+4                                        PC-Inc(S133,S285,S286)
	S288= PC[CIA]=addr                                          PC-Inc(S133,S285,S286)
	S289= CtrlIMem=0                                            Premise(F245)
	S290= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S135,S289)
	S291= CtrlICacheReg=0                                       Premise(F246)
	S292= CtrlASIDIn=0                                          Premise(F247)
	S293= CtrlCP0=0                                             Premise(F248)
	S294= CP0[ASID]=pid                                         CP0-Hold(S139,S293)
	S295= CtrlEPCIn=0                                           Premise(F249)
	S296= CtrlExCodeIn=0                                        Premise(F250)
	S297= CtrlIRMux=0                                           Premise(F251)

ID	S298= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S277)
	S299= IR_ID.Out31_26=13                                     IR-Out(S277)
	S300= IR_ID.Out25_21=rS                                     IR-Out(S277)
	S301= IR_ID.Out20_16=rT                                     IR-Out(S277)
	S302= IR_ID.Out15_0=UIMM                                    IR-Out(S277)
	S303= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S284)
	S304= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S284)
	S305= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S284)
	S306= PC.Out=addr+4                                         PC-Out(S287)
	S307= PC.CIA=addr                                           PC-Out(S288)
	S308= PC.CIA31_28=addr[31:28]                               PC-Out(S288)
	S309= CP0.ASID=pid                                          CP0-Read-ASID(S294)
	S310= A_EX.Out=>ALU.A                                       Premise(F252)
	S311= B_EX.Out=>ALU.B                                       Premise(F253)
	S312= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F254)
	S313= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F255)
	S314= ALU.Out=>ALUOut_MEM.In                                Premise(F256)
	S315= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F257)
	S316= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F258)
	S317= A_MEM.Out=>A_WB.In                                    Premise(F259)
	S318= B_MEM.Out=>B_WB.In                                    Premise(F260)
	S319= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F261)
	S320= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F262)
	S321= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F263)
	S322= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F264)
	S323= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F265)
	S324= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F266)
	S325= FU.Bub_IF=>CU_IF.Bub                                  Premise(F267)
	S326= FU.Halt_IF=>CU_IF.Halt                                Premise(F268)
	S327= ICache.Hit=>CU_IF.ICacheHit                           Premise(F269)
	S328= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F270)
	S329= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F271)
	S330= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F272)
	S331= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F273)
	S332= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F274)
	S333= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F275)
	S334= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F276)
	S335= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F277)
	S336= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F278)
	S337= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F279)
	S338= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F280)
	S339= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F281)
	S340= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F282)
	S341= ICache.Hit=>FU.ICacheHit                              Premise(F283)
	S342= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F284)
	S343= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F285)
	S344= IR_EX.Out=>FU.IR_EX                                   Premise(F286)
	S345= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F287)
	S346= IR_MEM.Out=>FU.IR_MEM                                 Premise(F288)
	S347= IR_WB.Out=>FU.IR_WB                                   Premise(F289)
	S348= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F290)
	S349= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F291)
	S350= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F292)
	S351= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F293)
	S352= ALU.Out=>FU.InEX                                      Premise(F294)
	S353= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F295)
	S354= ALUOut_MEM.Out=>FU.InMEM                              Premise(F296)
	S355= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F297)
	S356= ALUOut_WB.Out=>FU.InWB                                Premise(F298)
	S357= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F299)
	S358= ALUOut_WB.Out=>GPR.WData                              Premise(F300)
	S359= IR_WB.Out20_16=>GPR.WReg                              Premise(F301)
	S360= IMMU.Addr=>IAddrReg.In                                Premise(F302)
	S361= PC.Out=>ICache.IEA                                    Premise(F303)
	S362= ICache.IEA=addr+4                                     Path(S306,S361)
	S363= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S362)
	S364= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S363,S327)
	S365= FU.ICacheHit=ICacheHit(addr+4)                        Path(S363,S341)
	S366= PC.Out=>ICache.IEA                                    Premise(F304)
	S367= IMem.MEM8WordOut=>ICache.WData                        Premise(F305)
	S368= ICache.Out=>ICacheReg.In                              Premise(F306)
	S369= PC.Out=>IMMU.IEA                                      Premise(F307)
	S370= IMMU.IEA=addr+4                                       Path(S306,S369)
	S371= CP0.ASID=>IMMU.PID                                    Premise(F308)
	S372= IMMU.PID=pid                                          Path(S309,S371)
	S373= IMMU.Addr={pid,addr+4}                                IMMU-Search(S372,S370)
	S374= IAddrReg.In={pid,addr+4}                              Path(S373,S360)
	S375= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S372,S370)
	S376= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S375,S328)
	S377= IAddrReg.Out=>IMem.RAddr                              Premise(F309)
	S378= IMem.RAddr={pid,addr}                                 Path(S303,S377)
	S379= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S378,S290)
	S380= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S378,S290)
	S381= ICache.WData=IMemGet8Word({pid,addr})                 Path(S380,S367)
	S382= ICacheReg.Out=>IRMux.CacheData                        Premise(F310)
	S383= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F311)
	S384= IMem.Out=>IRMux.MemData                               Premise(F312)
	S385= IRMux.MemData={13,rS,rT,UIMM}                         Path(S379,S384)
	S386= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S385)
	S387= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F313)
	S388= IR_MEM.Out=>IR_DMMU1.In                               Premise(F314)
	S389= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F315)
	S390= ICache.Out=>IR_ID.In                                  Premise(F316)
	S391= IRMux.Out=>IR_ID.In                                   Premise(F317)
	S392= IR_ID.In={13,rS,rT,UIMM}                              Path(S386,S391)
	S393= ICache.Out=>IR_IMMU.In                                Premise(F318)
	S394= IR_EX.Out=>IR_MEM.In                                  Premise(F319)
	S395= IR_DMMU2.Out=>IR_WB.In                                Premise(F320)
	S396= IR_MEM.Out=>IR_WB.In                                  Premise(F321)
	S397= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F322)
	S398= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F323)
	S399= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F324)
	S400= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F325)
	S401= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F326)
	S402= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F327)
	S403= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F328)
	S404= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F329)
	S405= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F330)
	S406= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F331)
	S407= IR_EX.Out31_26=>CU_EX.Op                              Premise(F332)
	S408= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F333)
	S409= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F334)
	S410= CU_ID.IRFunc1=rT                                      Path(S301,S409)
	S411= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F335)
	S412= CU_ID.IRFunc2=rS                                      Path(S300,S411)
	S413= IR_ID.Out31_26=>CU_ID.Op                              Premise(F336)
	S414= CU_ID.Op=13                                           Path(S299,S413)
	S415= CU_ID.Func=alu_add                                    CU_ID(S414)
	S416= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F337)
	S417= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F338)
	S418= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F339)
	S419= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F340)
	S420= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F341)
	S421= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F342)
	S422= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F343)
	S423= IR_WB.Out31_26=>CU_WB.Op                              Premise(F344)
	S424= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F345)
	S425= CtrlA_EX=1                                            Premise(F346)
	S426= CtrlB_EX=1                                            Premise(F347)
	S427= CtrlALUOut_MEM=0                                      Premise(F348)
	S428= CtrlALUOut_DMMU1=0                                    Premise(F349)
	S429= CtrlALUOut_DMMU2=0                                    Premise(F350)
	S430= CtrlALUOut_WB=0                                       Premise(F351)
	S431= CtrlA_MEM=0                                           Premise(F352)
	S432= CtrlA_WB=0                                            Premise(F353)
	S433= CtrlB_MEM=0                                           Premise(F354)
	S434= CtrlB_WB=0                                            Premise(F355)
	S435= CtrlICache=0                                          Premise(F356)
	S436= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S271,S435)
	S437= CtrlIMMU=0                                            Premise(F357)
	S438= CtrlIR_DMMU1=0                                        Premise(F358)
	S439= CtrlIR_DMMU2=0                                        Premise(F359)
	S440= CtrlIR_EX=1                                           Premise(F360)
	S441= CtrlIR_ID=0                                           Premise(F361)
	S442= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S277,S441)
	S443= CtrlIR_IMMU=0                                         Premise(F362)
	S444= CtrlIR_MEM=0                                          Premise(F363)
	S445= CtrlIR_WB=0                                           Premise(F364)
	S446= CtrlGPR=0                                             Premise(F365)
	S447= GPR[rS]=a                                             GPR-Hold(S282,S446)
	S448= CtrlIAddrReg=0                                        Premise(F366)
	S449= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S284,S448)
	S450= CtrlPC=0                                              Premise(F367)
	S451= CtrlPCInc=0                                           Premise(F368)
	S452= PC[CIA]=addr                                          PC-Hold(S288,S451)
	S453= PC[Out]=addr+4                                        PC-Hold(S287,S450,S451)
	S454= CtrlIMem=0                                            Premise(F369)
	S455= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S290,S454)
	S456= CtrlICacheReg=0                                       Premise(F370)
	S457= CtrlASIDIn=0                                          Premise(F371)
	S458= CtrlCP0=0                                             Premise(F372)
	S459= CP0[ASID]=pid                                         CP0-Hold(S294,S458)
	S460= CtrlEPCIn=0                                           Premise(F373)
	S461= CtrlExCodeIn=0                                        Premise(F374)
	S462= CtrlIRMux=0                                           Premise(F375)

EX	S463= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S442)
	S464= IR_ID.Out31_26=13                                     IR-Out(S442)
	S465= IR_ID.Out25_21=rS                                     IR-Out(S442)
	S466= IR_ID.Out20_16=rT                                     IR-Out(S442)
	S467= IR_ID.Out15_0=UIMM                                    IR-Out(S442)
	S468= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S449)
	S469= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S449)
	S470= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S449)
	S471= PC.CIA=addr                                           PC-Out(S452)
	S472= PC.CIA31_28=addr[31:28]                               PC-Out(S452)
	S473= PC.Out=addr+4                                         PC-Out(S453)
	S474= CP0.ASID=pid                                          CP0-Read-ASID(S459)
	S475= A_EX.Out=>ALU.A                                       Premise(F376)
	S476= B_EX.Out=>ALU.B                                       Premise(F377)
	S477= ALU.Func=6'b000001                                    Premise(F378)
	S478= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F379)
	S479= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F380)
	S480= ALU.Out=>ALUOut_MEM.In                                Premise(F381)
	S481= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F382)
	S482= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F383)
	S483= A_MEM.Out=>A_WB.In                                    Premise(F384)
	S484= B_MEM.Out=>B_WB.In                                    Premise(F385)
	S485= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F386)
	S486= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F387)
	S487= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F388)
	S488= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F389)
	S489= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F390)
	S490= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F391)
	S491= FU.Bub_IF=>CU_IF.Bub                                  Premise(F392)
	S492= FU.Halt_IF=>CU_IF.Halt                                Premise(F393)
	S493= ICache.Hit=>CU_IF.ICacheHit                           Premise(F394)
	S494= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F395)
	S495= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F396)
	S496= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F397)
	S497= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F398)
	S498= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F399)
	S499= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F400)
	S500= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F401)
	S501= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F402)
	S502= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F403)
	S503= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F404)
	S504= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F405)
	S505= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F406)
	S506= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F407)
	S507= ICache.Hit=>FU.ICacheHit                              Premise(F408)
	S508= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F409)
	S509= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F410)
	S510= IR_EX.Out=>FU.IR_EX                                   Premise(F411)
	S511= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F412)
	S512= IR_MEM.Out=>FU.IR_MEM                                 Premise(F413)
	S513= IR_WB.Out=>FU.IR_WB                                   Premise(F414)
	S514= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F415)
	S515= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F416)
	S516= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F417)
	S517= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F418)
	S518= ALU.Out=>FU.InEX                                      Premise(F419)
	S519= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F420)
	S520= ALUOut_MEM.Out=>FU.InMEM                              Premise(F421)
	S521= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F422)
	S522= ALUOut_WB.Out=>FU.InWB                                Premise(F423)
	S523= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F424)
	S524= ALUOut_WB.Out=>GPR.WData                              Premise(F425)
	S525= IR_WB.Out20_16=>GPR.WReg                              Premise(F426)
	S526= IMMU.Addr=>IAddrReg.In                                Premise(F427)
	S527= PC.Out=>ICache.IEA                                    Premise(F428)
	S528= ICache.IEA=addr+4                                     Path(S473,S527)
	S529= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S528)
	S530= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S529,S493)
	S531= FU.ICacheHit=ICacheHit(addr+4)                        Path(S529,S507)
	S532= PC.Out=>ICache.IEA                                    Premise(F429)
	S533= IMem.MEM8WordOut=>ICache.WData                        Premise(F430)
	S534= ICache.Out=>ICacheReg.In                              Premise(F431)
	S535= PC.Out=>IMMU.IEA                                      Premise(F432)
	S536= IMMU.IEA=addr+4                                       Path(S473,S535)
	S537= CP0.ASID=>IMMU.PID                                    Premise(F433)
	S538= IMMU.PID=pid                                          Path(S474,S537)
	S539= IMMU.Addr={pid,addr+4}                                IMMU-Search(S538,S536)
	S540= IAddrReg.In={pid,addr+4}                              Path(S539,S526)
	S541= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S538,S536)
	S542= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S541,S494)
	S543= IAddrReg.Out=>IMem.RAddr                              Premise(F434)
	S544= IMem.RAddr={pid,addr}                                 Path(S468,S543)
	S545= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S544,S455)
	S546= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S544,S455)
	S547= ICache.WData=IMemGet8Word({pid,addr})                 Path(S546,S533)
	S548= ICacheReg.Out=>IRMux.CacheData                        Premise(F435)
	S549= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F436)
	S550= IMem.Out=>IRMux.MemData                               Premise(F437)
	S551= IRMux.MemData={13,rS,rT,UIMM}                         Path(S545,S550)
	S552= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S551)
	S553= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F438)
	S554= IR_MEM.Out=>IR_DMMU1.In                               Premise(F439)
	S555= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F440)
	S556= ICache.Out=>IR_ID.In                                  Premise(F441)
	S557= IRMux.Out=>IR_ID.In                                   Premise(F442)
	S558= IR_ID.In={13,rS,rT,UIMM}                              Path(S552,S557)
	S559= ICache.Out=>IR_IMMU.In                                Premise(F443)
	S560= IR_EX.Out=>IR_MEM.In                                  Premise(F444)
	S561= IR_DMMU2.Out=>IR_WB.In                                Premise(F445)
	S562= IR_MEM.Out=>IR_WB.In                                  Premise(F446)
	S563= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F447)
	S564= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F448)
	S565= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F449)
	S566= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F450)
	S567= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F451)
	S568= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F452)
	S569= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F453)
	S570= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F454)
	S571= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F455)
	S572= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F456)
	S573= IR_EX.Out31_26=>CU_EX.Op                              Premise(F457)
	S574= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F458)
	S575= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F459)
	S576= CU_ID.IRFunc1=rT                                      Path(S466,S575)
	S577= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F460)
	S578= CU_ID.IRFunc2=rS                                      Path(S465,S577)
	S579= IR_ID.Out31_26=>CU_ID.Op                              Premise(F461)
	S580= CU_ID.Op=13                                           Path(S464,S579)
	S581= CU_ID.Func=alu_add                                    CU_ID(S580)
	S582= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F462)
	S583= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F463)
	S584= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F464)
	S585= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F465)
	S586= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F466)
	S587= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F467)
	S588= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F468)
	S589= IR_WB.Out31_26=>CU_WB.Op                              Premise(F469)
	S590= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F470)
	S591= CtrlA_EX=0                                            Premise(F471)
	S592= CtrlB_EX=0                                            Premise(F472)
	S593= CtrlALUOut_MEM=1                                      Premise(F473)
	S594= CtrlALUOut_DMMU1=0                                    Premise(F474)
	S595= CtrlALUOut_DMMU2=0                                    Premise(F475)
	S596= CtrlALUOut_WB=0                                       Premise(F476)
	S597= CtrlA_MEM=0                                           Premise(F477)
	S598= CtrlA_WB=0                                            Premise(F478)
	S599= CtrlB_MEM=0                                           Premise(F479)
	S600= CtrlB_WB=0                                            Premise(F480)
	S601= CtrlICache=0                                          Premise(F481)
	S602= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S436,S601)
	S603= CtrlIMMU=0                                            Premise(F482)
	S604= CtrlIR_DMMU1=0                                        Premise(F483)
	S605= CtrlIR_DMMU2=0                                        Premise(F484)
	S606= CtrlIR_EX=0                                           Premise(F485)
	S607= CtrlIR_ID=0                                           Premise(F486)
	S608= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S442,S607)
	S609= CtrlIR_IMMU=0                                         Premise(F487)
	S610= CtrlIR_MEM=1                                          Premise(F488)
	S611= CtrlIR_WB=0                                           Premise(F489)
	S612= CtrlGPR=0                                             Premise(F490)
	S613= GPR[rS]=a                                             GPR-Hold(S447,S612)
	S614= CtrlIAddrReg=0                                        Premise(F491)
	S615= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S449,S614)
	S616= CtrlPC=0                                              Premise(F492)
	S617= CtrlPCInc=0                                           Premise(F493)
	S618= PC[CIA]=addr                                          PC-Hold(S452,S617)
	S619= PC[Out]=addr+4                                        PC-Hold(S453,S616,S617)
	S620= CtrlIMem=0                                            Premise(F494)
	S621= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S455,S620)
	S622= CtrlICacheReg=0                                       Premise(F495)
	S623= CtrlASIDIn=0                                          Premise(F496)
	S624= CtrlCP0=0                                             Premise(F497)
	S625= CP0[ASID]=pid                                         CP0-Hold(S459,S624)
	S626= CtrlEPCIn=0                                           Premise(F498)
	S627= CtrlExCodeIn=0                                        Premise(F499)
	S628= CtrlIRMux=0                                           Premise(F500)

MEM	S629= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S608)
	S630= IR_ID.Out31_26=13                                     IR-Out(S608)
	S631= IR_ID.Out25_21=rS                                     IR-Out(S608)
	S632= IR_ID.Out20_16=rT                                     IR-Out(S608)
	S633= IR_ID.Out15_0=UIMM                                    IR-Out(S608)
	S634= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S615)
	S635= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S615)
	S636= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S615)
	S637= PC.CIA=addr                                           PC-Out(S618)
	S638= PC.CIA31_28=addr[31:28]                               PC-Out(S618)
	S639= PC.Out=addr+4                                         PC-Out(S619)
	S640= CP0.ASID=pid                                          CP0-Read-ASID(S625)
	S641= A_EX.Out=>ALU.A                                       Premise(F501)
	S642= B_EX.Out=>ALU.B                                       Premise(F502)
	S643= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F503)
	S644= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F504)
	S645= ALU.Out=>ALUOut_MEM.In                                Premise(F505)
	S646= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F506)
	S647= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F507)
	S648= A_MEM.Out=>A_WB.In                                    Premise(F508)
	S649= B_MEM.Out=>B_WB.In                                    Premise(F509)
	S650= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F510)
	S651= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F511)
	S652= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F512)
	S653= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F513)
	S654= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F514)
	S655= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F515)
	S656= FU.Bub_IF=>CU_IF.Bub                                  Premise(F516)
	S657= FU.Halt_IF=>CU_IF.Halt                                Premise(F517)
	S658= ICache.Hit=>CU_IF.ICacheHit                           Premise(F518)
	S659= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F519)
	S660= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F520)
	S661= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F521)
	S662= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F522)
	S663= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F523)
	S664= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F524)
	S665= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F525)
	S666= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F526)
	S667= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F527)
	S668= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F528)
	S669= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F529)
	S670= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F530)
	S671= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F531)
	S672= ICache.Hit=>FU.ICacheHit                              Premise(F532)
	S673= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F533)
	S674= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F534)
	S675= IR_EX.Out=>FU.IR_EX                                   Premise(F535)
	S676= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F536)
	S677= IR_MEM.Out=>FU.IR_MEM                                 Premise(F537)
	S678= IR_WB.Out=>FU.IR_WB                                   Premise(F538)
	S679= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F539)
	S680= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F540)
	S681= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F541)
	S682= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F542)
	S683= ALU.Out=>FU.InEX                                      Premise(F543)
	S684= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F544)
	S685= ALUOut_MEM.Out=>FU.InMEM                              Premise(F545)
	S686= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F546)
	S687= ALUOut_WB.Out=>FU.InWB                                Premise(F547)
	S688= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F548)
	S689= ALUOut_WB.Out=>GPR.WData                              Premise(F549)
	S690= IR_WB.Out20_16=>GPR.WReg                              Premise(F550)
	S691= IMMU.Addr=>IAddrReg.In                                Premise(F551)
	S692= PC.Out=>ICache.IEA                                    Premise(F552)
	S693= ICache.IEA=addr+4                                     Path(S639,S692)
	S694= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S693)
	S695= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S694,S658)
	S696= FU.ICacheHit=ICacheHit(addr+4)                        Path(S694,S672)
	S697= PC.Out=>ICache.IEA                                    Premise(F553)
	S698= IMem.MEM8WordOut=>ICache.WData                        Premise(F554)
	S699= ICache.Out=>ICacheReg.In                              Premise(F555)
	S700= PC.Out=>IMMU.IEA                                      Premise(F556)
	S701= IMMU.IEA=addr+4                                       Path(S639,S700)
	S702= CP0.ASID=>IMMU.PID                                    Premise(F557)
	S703= IMMU.PID=pid                                          Path(S640,S702)
	S704= IMMU.Addr={pid,addr+4}                                IMMU-Search(S703,S701)
	S705= IAddrReg.In={pid,addr+4}                              Path(S704,S691)
	S706= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S703,S701)
	S707= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S706,S659)
	S708= IAddrReg.Out=>IMem.RAddr                              Premise(F558)
	S709= IMem.RAddr={pid,addr}                                 Path(S634,S708)
	S710= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S709,S621)
	S711= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S709,S621)
	S712= ICache.WData=IMemGet8Word({pid,addr})                 Path(S711,S698)
	S713= ICacheReg.Out=>IRMux.CacheData                        Premise(F559)
	S714= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F560)
	S715= IMem.Out=>IRMux.MemData                               Premise(F561)
	S716= IRMux.MemData={13,rS,rT,UIMM}                         Path(S710,S715)
	S717= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S716)
	S718= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F562)
	S719= IR_MEM.Out=>IR_DMMU1.In                               Premise(F563)
	S720= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F564)
	S721= ICache.Out=>IR_ID.In                                  Premise(F565)
	S722= IRMux.Out=>IR_ID.In                                   Premise(F566)
	S723= IR_ID.In={13,rS,rT,UIMM}                              Path(S717,S722)
	S724= ICache.Out=>IR_IMMU.In                                Premise(F567)
	S725= IR_EX.Out=>IR_MEM.In                                  Premise(F568)
	S726= IR_DMMU2.Out=>IR_WB.In                                Premise(F569)
	S727= IR_MEM.Out=>IR_WB.In                                  Premise(F570)
	S728= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F571)
	S729= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F572)
	S730= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F573)
	S731= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F574)
	S732= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F575)
	S733= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F576)
	S734= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F577)
	S735= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F578)
	S736= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F579)
	S737= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F580)
	S738= IR_EX.Out31_26=>CU_EX.Op                              Premise(F581)
	S739= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F582)
	S740= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F583)
	S741= CU_ID.IRFunc1=rT                                      Path(S632,S740)
	S742= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F584)
	S743= CU_ID.IRFunc2=rS                                      Path(S631,S742)
	S744= IR_ID.Out31_26=>CU_ID.Op                              Premise(F585)
	S745= CU_ID.Op=13                                           Path(S630,S744)
	S746= CU_ID.Func=alu_add                                    CU_ID(S745)
	S747= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F586)
	S748= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F587)
	S749= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F588)
	S750= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F589)
	S751= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F590)
	S752= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F591)
	S753= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F592)
	S754= IR_WB.Out31_26=>CU_WB.Op                              Premise(F593)
	S755= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F594)
	S756= CtrlA_EX=0                                            Premise(F595)
	S757= CtrlB_EX=0                                            Premise(F596)
	S758= CtrlALUOut_MEM=0                                      Premise(F597)
	S759= CtrlALUOut_DMMU1=1                                    Premise(F598)
	S760= CtrlALUOut_DMMU2=0                                    Premise(F599)
	S761= CtrlALUOut_WB=1                                       Premise(F600)
	S762= CtrlA_MEM=0                                           Premise(F601)
	S763= CtrlA_WB=1                                            Premise(F602)
	S764= CtrlB_MEM=0                                           Premise(F603)
	S765= CtrlB_WB=1                                            Premise(F604)
	S766= CtrlICache=0                                          Premise(F605)
	S767= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S602,S766)
	S768= CtrlIMMU=0                                            Premise(F606)
	S769= CtrlIR_DMMU1=1                                        Premise(F607)
	S770= CtrlIR_DMMU2=0                                        Premise(F608)
	S771= CtrlIR_EX=0                                           Premise(F609)
	S772= CtrlIR_ID=0                                           Premise(F610)
	S773= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S608,S772)
	S774= CtrlIR_IMMU=0                                         Premise(F611)
	S775= CtrlIR_MEM=0                                          Premise(F612)
	S776= CtrlIR_WB=1                                           Premise(F613)
	S777= CtrlGPR=0                                             Premise(F614)
	S778= GPR[rS]=a                                             GPR-Hold(S613,S777)
	S779= CtrlIAddrReg=0                                        Premise(F615)
	S780= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S615,S779)
	S781= CtrlPC=0                                              Premise(F616)
	S782= CtrlPCInc=0                                           Premise(F617)
	S783= PC[CIA]=addr                                          PC-Hold(S618,S782)
	S784= PC[Out]=addr+4                                        PC-Hold(S619,S781,S782)
	S785= CtrlIMem=0                                            Premise(F618)
	S786= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S621,S785)
	S787= CtrlICacheReg=0                                       Premise(F619)
	S788= CtrlASIDIn=0                                          Premise(F620)
	S789= CtrlCP0=0                                             Premise(F621)
	S790= CP0[ASID]=pid                                         CP0-Hold(S625,S789)
	S791= CtrlEPCIn=0                                           Premise(F622)
	S792= CtrlExCodeIn=0                                        Premise(F623)
	S793= CtrlIRMux=0                                           Premise(F624)

WB	S794= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S773)
	S795= IR_ID.Out31_26=13                                     IR-Out(S773)
	S796= IR_ID.Out25_21=rS                                     IR-Out(S773)
	S797= IR_ID.Out20_16=rT                                     IR-Out(S773)
	S798= IR_ID.Out15_0=UIMM                                    IR-Out(S773)
	S799= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S780)
	S800= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S780)
	S801= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S780)
	S802= PC.CIA=addr                                           PC-Out(S783)
	S803= PC.CIA31_28=addr[31:28]                               PC-Out(S783)
	S804= PC.Out=addr+4                                         PC-Out(S784)
	S805= CP0.ASID=pid                                          CP0-Read-ASID(S790)
	S806= A_EX.Out=>ALU.A                                       Premise(F873)
	S807= B_EX.Out=>ALU.B                                       Premise(F874)
	S808= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F875)
	S809= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F876)
	S810= ALU.Out=>ALUOut_MEM.In                                Premise(F877)
	S811= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F878)
	S812= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F879)
	S813= A_MEM.Out=>A_WB.In                                    Premise(F880)
	S814= B_MEM.Out=>B_WB.In                                    Premise(F881)
	S815= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F882)
	S816= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F883)
	S817= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F884)
	S818= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F885)
	S819= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F886)
	S820= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F887)
	S821= FU.Bub_IF=>CU_IF.Bub                                  Premise(F888)
	S822= FU.Halt_IF=>CU_IF.Halt                                Premise(F889)
	S823= ICache.Hit=>CU_IF.ICacheHit                           Premise(F890)
	S824= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F891)
	S825= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F892)
	S826= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F893)
	S827= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F894)
	S828= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F895)
	S829= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F896)
	S830= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F897)
	S831= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F898)
	S832= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F899)
	S833= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F900)
	S834= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F901)
	S835= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F902)
	S836= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F903)
	S837= ICache.Hit=>FU.ICacheHit                              Premise(F904)
	S838= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F905)
	S839= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F906)
	S840= IR_EX.Out=>FU.IR_EX                                   Premise(F907)
	S841= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F908)
	S842= IR_MEM.Out=>FU.IR_MEM                                 Premise(F909)
	S843= IR_WB.Out=>FU.IR_WB                                   Premise(F910)
	S844= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F911)
	S845= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F912)
	S846= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F913)
	S847= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F914)
	S848= ALU.Out=>FU.InEX                                      Premise(F915)
	S849= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F916)
	S850= ALUOut_MEM.Out=>FU.InMEM                              Premise(F917)
	S851= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F918)
	S852= ALUOut_WB.Out=>FU.InWB                                Premise(F919)
	S853= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F920)
	S854= ALUOut_WB.Out=>GPR.WData                              Premise(F921)
	S855= IR_WB.Out20_16=>GPR.WReg                              Premise(F922)
	S856= IMMU.Addr=>IAddrReg.In                                Premise(F923)
	S857= PC.Out=>ICache.IEA                                    Premise(F924)
	S858= ICache.IEA=addr+4                                     Path(S804,S857)
	S859= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S858)
	S860= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S859,S823)
	S861= FU.ICacheHit=ICacheHit(addr+4)                        Path(S859,S837)
	S862= PC.Out=>ICache.IEA                                    Premise(F925)
	S863= IMem.MEM8WordOut=>ICache.WData                        Premise(F926)
	S864= ICache.Out=>ICacheReg.In                              Premise(F927)
	S865= PC.Out=>IMMU.IEA                                      Premise(F928)
	S866= IMMU.IEA=addr+4                                       Path(S804,S865)
	S867= CP0.ASID=>IMMU.PID                                    Premise(F929)
	S868= IMMU.PID=pid                                          Path(S805,S867)
	S869= IMMU.Addr={pid,addr+4}                                IMMU-Search(S868,S866)
	S870= IAddrReg.In={pid,addr+4}                              Path(S869,S856)
	S871= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S868,S866)
	S872= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S871,S824)
	S873= IAddrReg.Out=>IMem.RAddr                              Premise(F930)
	S874= IMem.RAddr={pid,addr}                                 Path(S799,S873)
	S875= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S874,S786)
	S876= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S874,S786)
	S877= ICache.WData=IMemGet8Word({pid,addr})                 Path(S876,S863)
	S878= ICacheReg.Out=>IRMux.CacheData                        Premise(F931)
	S879= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F932)
	S880= IMem.Out=>IRMux.MemData                               Premise(F933)
	S881= IRMux.MemData={13,rS,rT,UIMM}                         Path(S875,S880)
	S882= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S881)
	S883= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F934)
	S884= IR_MEM.Out=>IR_DMMU1.In                               Premise(F935)
	S885= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F936)
	S886= ICache.Out=>IR_ID.In                                  Premise(F937)
	S887= IRMux.Out=>IR_ID.In                                   Premise(F938)
	S888= IR_ID.In={13,rS,rT,UIMM}                              Path(S882,S887)
	S889= ICache.Out=>IR_IMMU.In                                Premise(F939)
	S890= IR_EX.Out=>IR_MEM.In                                  Premise(F940)
	S891= IR_DMMU2.Out=>IR_WB.In                                Premise(F941)
	S892= IR_MEM.Out=>IR_WB.In                                  Premise(F942)
	S893= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F943)
	S894= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F944)
	S895= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F945)
	S896= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F946)
	S897= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F947)
	S898= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F948)
	S899= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F949)
	S900= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F950)
	S901= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F951)
	S902= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F952)
	S903= IR_EX.Out31_26=>CU_EX.Op                              Premise(F953)
	S904= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F954)
	S905= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F955)
	S906= CU_ID.IRFunc1=rT                                      Path(S797,S905)
	S907= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F956)
	S908= CU_ID.IRFunc2=rS                                      Path(S796,S907)
	S909= IR_ID.Out31_26=>CU_ID.Op                              Premise(F957)
	S910= CU_ID.Op=13                                           Path(S795,S909)
	S911= CU_ID.Func=alu_add                                    CU_ID(S910)
	S912= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F958)
	S913= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F959)
	S914= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F960)
	S915= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F961)
	S916= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F962)
	S917= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F963)
	S918= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F964)
	S919= IR_WB.Out31_26=>CU_WB.Op                              Premise(F965)
	S920= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F966)
	S921= CtrlA_EX=0                                            Premise(F967)
	S922= CtrlB_EX=0                                            Premise(F968)
	S923= CtrlALUOut_MEM=0                                      Premise(F969)
	S924= CtrlALUOut_DMMU1=0                                    Premise(F970)
	S925= CtrlALUOut_DMMU2=0                                    Premise(F971)
	S926= CtrlALUOut_WB=0                                       Premise(F972)
	S927= CtrlA_MEM=0                                           Premise(F973)
	S928= CtrlA_WB=0                                            Premise(F974)
	S929= CtrlB_MEM=0                                           Premise(F975)
	S930= CtrlB_WB=0                                            Premise(F976)
	S931= CtrlICache=0                                          Premise(F977)
	S932= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S767,S931)
	S933= CtrlIMMU=0                                            Premise(F978)
	S934= CtrlIR_DMMU1=0                                        Premise(F979)
	S935= CtrlIR_DMMU2=0                                        Premise(F980)
	S936= CtrlIR_EX=0                                           Premise(F981)
	S937= CtrlIR_ID=0                                           Premise(F982)
	S938= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S773,S937)
	S939= CtrlIR_IMMU=0                                         Premise(F983)
	S940= CtrlIR_MEM=0                                          Premise(F984)
	S941= CtrlIR_WB=0                                           Premise(F985)
	S942= CtrlGPR=1                                             Premise(F986)
	S943= CtrlIAddrReg=0                                        Premise(F987)
	S944= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S780,S943)
	S945= CtrlPC=0                                              Premise(F988)
	S946= CtrlPCInc=0                                           Premise(F989)
	S947= PC[CIA]=addr                                          PC-Hold(S783,S946)
	S948= PC[Out]=addr+4                                        PC-Hold(S784,S945,S946)
	S949= CtrlIMem=0                                            Premise(F990)
	S950= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S786,S949)
	S951= CtrlICacheReg=0                                       Premise(F991)
	S952= CtrlASIDIn=0                                          Premise(F992)
	S953= CtrlCP0=0                                             Premise(F993)
	S954= CP0[ASID]=pid                                         CP0-Hold(S790,S953)
	S955= CtrlEPCIn=0                                           Premise(F994)
	S956= CtrlExCodeIn=0                                        Premise(F995)
	S957= CtrlIRMux=0                                           Premise(F996)

POST	S932= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S767,S931)
	S938= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S773,S937)
	S944= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S780,S943)
	S947= PC[CIA]=addr                                          PC-Hold(S783,S946)
	S948= PC[Out]=addr+4                                        PC-Hold(S784,S945,S946)
	S950= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S786,S949)
	S954= CP0[ASID]=pid                                         CP0-Hold(S790,S953)

