##Final Project - Single Cycle MIPS Microprocessor Implementation

### >>> EL-GY 6463 Advanced Hardware Design <<< 

### <font color=#0099ff> LongLiveFPGA Group </font> 

[Click here to view our poster](http://godwinxunwang.com/EL6463FinalPoster-LongLiveFPGA.pptx.pdf)

[Click here to view our Google Doc for the report](https://docs.google.com/document/d/1DlzZztETUZ0jIMcJgsOH0mRTlzwJuzXP9mVT-Ij1Rs8/edit?usp=sharing)
*****************************************************************************
###Group Members (alphabetically ordered): 
* Wei Lin
* Enbo Liu
* Yang Shi
* Yao-An Tsai
* Xun (Godwin) Wang
* Yifei Wang

*****************************************************************************

####FPGA: Nexys 4 DDR

####Platform: Windows 

####Synthesis and Implementation Software: Xilinx ISE Design Suite

####Source Code is written in VHDL

####Simulations are done in ModelSim/Isim

####The architecture of our processor is shown below 

![icon](http://godwinxunwang.com/mips.png)

