<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/HMMY/project_cpu_1/IFSTAGE_topmodule_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="ifstage_topmodule_test" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="8" />
   <wvobject fp_name="/ifstage_topmodule_test/pc_immed" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc_immed[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_immed[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/pc_sel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pc_sel</obj_property>
      <obj_property name="ObjectShortName">pc_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/pc_lden" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">pc_lden</obj_property>
      <obj_property name="ObjectShortName">pc_lden</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/uut/ifst/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/ifstage_topmodule_test/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
</wave_config>
