<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.5 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

</twCmdLine><twDesign>system_stub_routed.ncd</twDesign><twDesignPath>system_stub_routed.ncd</twDesignPath><twPCF>system_stub.pcf</twPCF><twPcfPath>system_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.06 2013-03-26</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.092</twTotDel><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.976</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X63Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.520</twRouteDel><twTotDel>1.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.071</twTotDel><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.975</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X63Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X63Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y102.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y102.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>3754</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.486</twMinPer></twConstHead><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.514</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twTotPathDel>7.238</twTotPathDel><twClkSkew dest = "1.342" src = "1.555">0.213</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/N46</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_46_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi4lite_0/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>5.822</twRouteDel><twTotDel>7.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.521</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twDest><twTotPathDel>7.121</twTotPathDel><twClkSkew dest = "1.407" src = "1.730">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>5.579</twRouteDel><twTotDel>7.121</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.521</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twTotPathDel>7.233</twTotPathDel><twClkSkew dest = "1.342" src = "1.553">0.211</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/N46</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_46_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi4lite_0/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twLogDel>1.416</twLogDel><twRouteDel>5.817</twRouteDel><twTotDel>7.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.710</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>6.932</twTotPathDel><twClkSkew dest = "1.424" src = "1.747">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_WREADY</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>system_i/axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>4.802</twRouteDel><twTotDel>6.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.717</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="OTHER">system_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twTotPathDel>6.927</twTotPathDel><twClkSkew dest = "1.424" src = "1.745">0.321</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='OTHER'>system_i/processing_system7_0/processing_system7_0/PS7_i</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X58Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_WREADY</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0WREADY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>system_i/axi4lite_0_S_WREADY</twComp></twPathDel><twPathDel><twSite>PS7_X0Y0.MAXIGP0ACLK</twSite><twDelType>Tpssdck_MAXIGP0WREADY</twDelType><twDelInfo twEdge="twRising">0.883</twDelInfo><twComp>system_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>system_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twLogDel>2.130</twLogDel><twRouteDel>4.797</twRouteDel><twTotDel>6.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.723</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4</twDest><twTotPathDel>6.942</twTotPathDel><twClkSkew dest = "1.393" src = "1.693">0.300</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_3_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>LEDs_8Bits_TRI_IO_3_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.639</twRouteDel><twTotDel>6.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.862</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5</twDest><twTotPathDel>6.802</twTotPathDel><twClkSkew dest = "1.392" src = "1.693">0.301</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_4_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>LEDs_8Bits_TRI_IO_4_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.499</twRouteDel><twTotDel>6.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.873</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twDest><twTotPathDel>6.999</twTotPathDel><twClkSkew dest = "1.407" src = "1.500">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X37Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.612</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twBEL></twPathDel><twLogDel>1.480</twLogDel><twRouteDel>5.519</twRouteDel><twTotDel>6.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.932</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7</twDest><twTotPathDel>6.729</twTotPathDel><twClkSkew dest = "1.389" src = "1.693">0.304</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_0_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>LEDs_8Bits_TRI_IO_0_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7</twBEL></twPathDel><twLogDel>1.255</twLogDel><twRouteDel>5.474</twRouteDel><twTotDel>6.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.984</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4</twDest><twTotPathDel>6.873</twTotPathDel><twClkSkew dest = "1.393" src = "1.501">0.108</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X37Y99.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_3_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>LEDs_8Bits_TRI_IO_3_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_4</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>5.435</twRouteDel><twTotDel>6.873</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.029</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twDest><twTotPathDel>6.842</twTotPathDel><twClkSkew dest = "1.407" src = "1.501">0.094</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X37Y99.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.082</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_3</twBEL></twPathDel><twLogDel>1.616</twLogDel><twRouteDel>5.226</twRouteDel><twTotDel>6.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.059</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4</twDest><twTotPathDel>6.583</twTotPathDel><twClkSkew dest = "1.407" src = "1.730">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y93.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_T[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_T[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_4</twBEL></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>5.273</twRouteDel><twTotDel>6.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.062</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twTotPathDel>6.690</twTotPathDel><twClkSkew dest = "1.342" src = "1.555">0.213</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X58Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/N44</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>system_i/axi4lite_0/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twBEL></twPathDel><twLogDel>1.290</twLogDel><twRouteDel>5.400</twRouteDel><twTotDel>6.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.069</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twTotPathDel>6.685</twTotPathDel><twClkSkew dest = "1.342" src = "1.553">0.211</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X58Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y102.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/N44</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>system_i/axi4lite_0/N44</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1</twBEL></twPathDel><twLogDel>1.290</twLogDel><twRouteDel>5.395</twRouteDel><twTotDel>6.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.072</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4</twDest><twTotPathDel>6.570</twTotPathDel><twClkSkew dest = "1.407" src = "1.730">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y93.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.703</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_4</twBEL></twPathDel><twLogDel>1.540</twLogDel><twRouteDel>5.030</twRouteDel><twTotDel>6.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.073</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7</twDest><twTotPathDel>6.762</twTotPathDel><twClkSkew dest = "1.408" src = "1.538">0.130</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y100.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_7</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>5.220</twRouteDel><twTotDel>6.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.083</twSlack><twSrc BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twTotPathDel>6.931</twTotPathDel><twClkSkew dest = "1.516" src = "1.467">-0.049</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X51Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X51Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y85.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y85.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0_M_ARREADY[1]</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.540</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/N41</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>system_i/axi4lite_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/N46</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_46_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>system_i/axi4lite_0/N48</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twLogDel>1.354</twLogDel><twRouteDel>5.577</twRouteDel><twTotDel>6.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.098</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2</twDest><twTotPathDel>6.544</twTotPathDel><twClkSkew dest = "1.407" src = "1.730">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y94.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_2</twBEL></twPathDel><twLogDel>1.540</twLogDel><twRouteDel>5.004</twRouteDel><twTotDel>6.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.117</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1</twDest><twTotPathDel>6.557</twTotPathDel><twClkSkew dest = "1.402" src = "1.693">0.291</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_7_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>LEDs_8Bits_TRI_IO_7_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_1</twBEL></twPathDel><twLogDel>1.303</twLogDel><twRouteDel>5.254</twRouteDel><twTotDel>6.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.123</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5</twDest><twTotPathDel>6.733</twTotPathDel><twClkSkew dest = "1.392" src = "1.501">0.109</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X37Y99.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y73.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_4_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y73.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>LEDs_8Bits_TRI_IO_4_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_5</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>5.295</twRouteDel><twTotDel>6.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.145</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3</twDest><twTotPathDel>6.497</twTotPathDel><twClkSkew dest = "1.407" src = "1.730">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_T[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_T[5]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_OE_3</twBEL></twPathDel><twLogDel>1.312</twLogDel><twRouteDel>5.185</twRouteDel><twTotDel>6.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.148</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.429</twTotPathDel><twClkSkew dest = "1.342" src = "1.730">0.388</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_AWREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.242</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>5.368</twRouteDel><twTotDel>6.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.169</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.391</twTotPathDel><twClkSkew dest = "1.342" src = "1.747">0.405</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/ip2bus_wrack_i_D1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>4.973</twRouteDel><twTotDel>6.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.176</twSlack><twSrc BELType="FF">system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.386</twTotPathDel><twClkSkew dest = "1.342" src = "1.745">0.403</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X58Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X58Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.288</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux13</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>4.968</twRouteDel><twTotDel>6.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.180</twSlack><twSrc BELType="FF">system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.739</twTotPathDel><twClkSkew dest = "0.772" src = "0.818">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X46Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y85.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_complete_write_complete_OR_3_o</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>system_i/axi4lite_0/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/cb_mf_awvalid[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>5.068</twRouteDel><twTotDel>6.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.182</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5</twDest><twTotPathDel>6.460</twTotPathDel><twClkSkew dest = "1.407" src = "1.730">0.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.672</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>system_i/SWs_8Bits_TRI_IO_O[3]</twComp><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5_dpot1</twBEL><twBEL>system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_Out_5</twBEL></twPathDel><twLogDel>1.542</twLogDel><twRouteDel>4.918</twRouteDel><twTotDel>6.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.185</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_0</twDest><twTotPathDel>6.482</twTotPathDel><twClkSkew dest = "1.395" src = "1.693">0.298</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X33Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.303</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/BTNs_5Bits/BTNs_5Bits/ip2bus_wrack_i_D1</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">2.040</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y72.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_3_OBUF</twComp><twBEL>system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>system_i/BTNs_5Bits_TRI_IO_T[4]</twComp><twBEL>system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_OE_0</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>5.449</twRouteDel><twTotDel>6.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.189</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.385</twTotPathDel><twClkSkew dest = "1.342" src = "1.733">0.391</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X27Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y94.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.532</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y94.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/cb_mf_arvalid[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.184</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/cb_mf_arvalid[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/cb_mf_awvalid[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>0.999</twLogDel><twRouteDel>5.386</twRouteDel><twTotDel>6.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.192</twSlack><twSrc BELType="FF">system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>6.727</twTotPathDel><twClkSkew dest = "0.772" src = "0.818">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twSrc><twDest BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X46Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp><twBEL>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>system_i/BTNs_5Bits/BTNs_5Bits/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.994</twDelInfo><twComp>system_i/axi4lite_0_M_AWREADY[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_complete_write_complete_OR_3_o</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>system_i/axi4lite_0/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/cb_mf_awvalid[2]</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O3</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y101.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y99.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y99.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set</twBEL><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>1.435</twLogDel><twRouteDel>5.292</twRouteDel><twTotDel>6.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.193</twSlack><twSrc BELType="FF">system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType="FF">system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7</twDest><twTotPathDel>6.660</twTotPathDel><twClkSkew dest = "1.389" src = "1.501">0.112</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twSrc><twDest BELType='FF'>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X37Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">system_i/processing_system7_0_FCLK_CLK0</twSrcClk><twPathDel><twSite>SLICE_X37Y99.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/axi4lite_0_S_RLAST</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0396[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y82.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>system_i/axi4lite_0_M_ARVALID[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y82.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.591</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>LEDs_8Bits_TRI_IO_0_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>LEDs_8Bits_TRI_IO_0_OBUF</twComp><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7_dpot1</twBEL><twBEL>system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_Out_7</twBEL></twPathDel><twLogDel>1.390</twLogDel><twRouteDel>5.270</twRouteDel><twTotDel>6.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">system_i/processing_system7_0_FCLK_CLK0</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="74" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="75" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="77" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="78" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK" locationPin="SLICE_X50Y85.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="81" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="84" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_6/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_6/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="87" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_7/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="88" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/LEDs_8Bits/LEDs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_7/CLK" locationPin="SLICE_X58Y88.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="89" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[4]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X98Y57.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="90" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[4]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X98Y57.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_0/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_1/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="95" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_2/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/gpio_Data_In[3]/CLK" logResource="system_i/BTNs_5Bits/BTNs_5Bits/gpio_core_1/Mshreg_gpio_Data_In_3/CLK" locationPin="SLICE_X100Y61.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="99" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X104Y105.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="100" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_4/CLK" locationPin="SLICE_X104Y105.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="101" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5/CLK" locationPin="SLICE_X104Y105.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/><twPinLimit anchorID="102" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/gpio_Data_In[7]/CLK" logResource="system_i/SWs_8Bits/SWs_8Bits/gpio_core_1/Mshreg_gpio_Data_In_5/CLK" locationPin="SLICE_X104Y105.CLK" clockNet="system_i/processing_system7_0_FCLK_CLK0"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="103">0</twUnmetConstCnt><twDataSheet anchorID="104" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="105"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3756</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1934</twConnCnt></twConstCov><twStats anchorID="106"><twMinPer>7.486</twMinPer><twFootnote number="1" /><twMaxFreq>133.583</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul  3 21:43:56 2013 </twTimestamp></twFoot><twClientInfo anchorID="107"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 789 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
