set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {CPU.vo CPU_v.sdo}}
	{{"Fast Model"} {CPU_fast.vo CPU_v_fast.sdo}}
}
