

================================================================
== Vivado HLS Report for 'poly_S3_frombytes'
================================================================
* Date:           Tue Aug 25 11:15:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.956|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  814|  814|  814|  814|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  810|  810|         6|          -|          -|   135|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	8  / (exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%msg_offset_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %msg_offset)" [pack3.c:29]   --->   Operation 11 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_198 = trunc i10 %msg_offset_read to i9" [pack3.c:39]   --->   Operation 12 'trunc' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:37]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_10, %2 ]"   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast3 = zext i8 %i to i10" [pack3.c:37]   --->   Operation 15 'zext' 'i_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.24ns)   --->   "%exitcond1 = icmp eq i8 %i, -121" [pack3.c:37]   --->   Operation 16 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 135, i64 135, i64 135)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.71ns)   --->   "%i_10 = add i8 %i, 1" [pack3.c:37]   --->   Operation 18 'add' 'i_10' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [pack3.c:37]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %i to i9" [pack3.c:39]   --->   Operation 20 'zext' 'tmp_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%sum = add i9 %tmp_cast, %tmp_198" [pack3.c:39]   --->   Operation 21 'add' 'sum' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i64" [pack3.c:39]   --->   Operation 22 'zext' 'sum_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%msg_addr_2 = getelementptr [272 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:39]   --->   Operation 23 'getelementptr' 'msg_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.77ns)   --->   "%c_5 = load i8* %msg_addr_2, align 1" [pack3.c:39]   --->   Operation 24 'load' 'c_5' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [pack3.c:40]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.74ns)   --->   "%tmp_175 = add i10 %p_shl, %i_cast3" [pack3.c:40]   --->   Operation 26 'add' 'tmp_175' <Predicate = (!exitcond1)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%sum2 = add i9 %tmp_198, 135" [pack3.c:48]   --->   Operation 27 'add' 'sum2' <Predicate = (exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum2_cast = zext i9 %sum2 to i64" [pack3.c:48]   --->   Operation 28 'zext' 'sum2_cast' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [272 x i8]* %msg, i64 0, i64 %sum2_cast" [pack3.c:48]   --->   Operation 29 'getelementptr' 'msg_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.77ns)   --->   "%c = load i8* %msg_addr, align 1" [pack3.c:48]   --->   Operation 30 'load' 'c' <Predicate = (exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 31 [1/2] (2.77ns)   --->   "%c_5 = load i8* %msg_addr_2, align 1" [pack3.c:39]   --->   Operation 31 'load' 'c_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %c_5 to i16" [pack3.c:40]   --->   Operation 32 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.54ns)   --->   "%tmp_177 = mul i16 %tmp_s, 171" [pack3.c:41]   --->   Operation 33 'mul' 'tmp_177' <Predicate = true> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %tmp_177, i32 9, i32 15)" [pack3.c:41]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.54ns)   --->   "%tmp_189 = mul i16 %tmp_s, 203" [pack3.c:44]   --->   Operation 35 'mul' 'tmp_189' <Predicate = true> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_157 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_189, i32 14, i32 15)" [pack3.c:44]   --->   Operation 36 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.95>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i8 %c_5 to i13" [pack3.c:43]   --->   Operation 37 'zext' 'tmp_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast_33 = zext i8 %c_5 to i14" [pack3.c:42]   --->   Operation 38 'zext' 'tmp_cast_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (7.95ns)   --->   "%tmp_174 = call fastcc zeroext i16 @mod3(i8 zeroext %c_5)" [pack3.c:40]   --->   Operation 39 'call' 'tmp_174' <Predicate = true> <Delay = 7.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_300_cast = zext i7 %tmp to i8" [pack3.c:41]   --->   Operation 40 'zext' 'tmp_300_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (7.95ns)   --->   "%tmp_178 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_300_cast)" [pack3.c:41]   --->   Operation 41 'call' 'tmp_178' <Predicate = true> <Delay = 7.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (3.63ns)   --->   "%tmp_181 = mul i14 %tmp_cast_33, 57" [pack3.c:42]   --->   Operation 42 'mul' 'tmp_181' <Predicate = true> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_155 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_181, i32 9, i32 13)" [pack3.c:42]   --->   Operation 43 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.63ns)   --->   "%tmp_185 = mul i13 %tmp_cast1, 19" [pack3.c:43]   --->   Operation 44 'mul' 'tmp_185' <Predicate = true> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_156 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %tmp_185, i32 9, i32 12)" [pack3.c:43]   --->   Operation 45 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.95>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_176 = zext i10 %tmp_175 to i64" [pack3.c:40]   --->   Operation 46 'zext' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_176" [pack3.c:40]   --->   Operation 47 'getelementptr' 'r_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.77ns)   --->   "store i16 %tmp_174, i16* %r_coeffs_addr, align 2" [pack3.c:40]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 49 [1/1] (1.74ns)   --->   "%tmp_179 = add i10 %tmp_175, 1" [pack3.c:41]   --->   Operation 49 'add' 'tmp_179' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_180 = zext i10 %tmp_179 to i64" [pack3.c:41]   --->   Operation 50 'zext' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%r_coeffs_addr_14 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_180" [pack3.c:41]   --->   Operation 51 'getelementptr' 'r_coeffs_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.77ns)   --->   "store i16 %tmp_178, i16* %r_coeffs_addr_14, align 2" [pack3.c:41]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_305_cast_cast = zext i5 %tmp_155 to i8" [pack3.c:42]   --->   Operation 53 'zext' 'tmp_305_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (7.95ns)   --->   "%tmp_182 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_305_cast_cast)" [pack3.c:42]   --->   Operation 54 'call' 'tmp_182' <Predicate = true> <Delay = 7.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_310_cast_cast = zext i4 %tmp_156 to i8" [pack3.c:43]   --->   Operation 55 'zext' 'tmp_310_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (7.95ns)   --->   "%tmp_186 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_310_cast_cast)" [pack3.c:43]   --->   Operation 56 'call' 'tmp_186' <Predicate = true> <Delay = 7.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.95>
ST_6 : Operation 57 [1/1] (1.74ns)   --->   "%tmp_183 = add i10 %tmp_175, 2" [pack3.c:42]   --->   Operation 57 'add' 'tmp_183' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_184 = zext i10 %tmp_183 to i64" [pack3.c:42]   --->   Operation 58 'zext' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%r_coeffs_addr_15 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_184" [pack3.c:42]   --->   Operation 59 'getelementptr' 'r_coeffs_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.77ns)   --->   "store i16 %tmp_182, i16* %r_coeffs_addr_15, align 2" [pack3.c:42]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 61 [1/1] (1.74ns)   --->   "%tmp_187 = add i10 %tmp_175, 3" [pack3.c:43]   --->   Operation 61 'add' 'tmp_187' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_188 = zext i10 %tmp_187 to i64" [pack3.c:43]   --->   Operation 62 'zext' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%r_coeffs_addr_16 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_188" [pack3.c:43]   --->   Operation 63 'getelementptr' 'r_coeffs_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.77ns)   --->   "store i16 %tmp_186, i16* %r_coeffs_addr_16, align 2" [pack3.c:43]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_315_cast = zext i2 %tmp_157 to i8" [pack3.c:44]   --->   Operation 65 'zext' 'tmp_315_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (7.95ns)   --->   "%tmp_190 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_315_cast)" [pack3.c:44]   --->   Operation 66 'call' 'tmp_190' <Predicate = true> <Delay = 7.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.52>
ST_7 : Operation 67 [1/1] (1.74ns)   --->   "%tmp_191 = add i10 %tmp_175, 4" [pack3.c:44]   --->   Operation 67 'add' 'tmp_191' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_192 = zext i10 %tmp_191 to i64" [pack3.c:44]   --->   Operation 68 'zext' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%r_coeffs_addr_17 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_192" [pack3.c:44]   --->   Operation 69 'getelementptr' 'r_coeffs_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (2.77ns)   --->   "store i16 %tmp_190, i16* %r_coeffs_addr_17, align 2" [pack3.c:44]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:37]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 2.77>
ST_8 : Operation 72 [1/2] (2.77ns)   --->   "%c = load i8* %msg_addr, align 1" [pack3.c:48]   --->   Operation 72 'load' 'c' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>

State 9 <SV = 3> <Delay = 7.95>
ST_9 : Operation 73 [1/1] (7.95ns)   --->   "%tmp_173 = call fastcc zeroext i16 @mod3(i8 zeroext %c)" [pack3.c:51]   --->   Operation 73 'call' 'tmp_173' <Predicate = true> <Delay = 7.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 2.77>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%r_coeffs_addr_13 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 675" [pack3.c:51]   --->   Operation 74 'getelementptr' 'r_coeffs_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (2.77ns)   --->   "store i16 %tmp_173, i16* %r_coeffs_addr_13, align 2" [pack3.c:51]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%r_coeffs_addr_18 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 676" [pack3.c:55]   --->   Operation 76 'getelementptr' 'r_coeffs_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr_18, align 2" [pack3.c:55]   --->   Operation 77 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 677> <RAM>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [pack3.c:56]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', pack3.c:37) [8]  (1.35 ns)

 <State 2>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', pack3.c:37) [8]  (0 ns)
	'add' operation ('sum', pack3.c:39) [16]  (1.73 ns)
	'getelementptr' operation ('msg_addr_2', pack3.c:39) [18]  (0 ns)
	'load' operation ('c', pack3.c:39) on array 'msg' [19]  (2.77 ns)

 <State 3>: 6.31ns
The critical path consists of the following:
	'load' operation ('c', pack3.c:39) on array 'msg' [19]  (2.77 ns)
	'mul' operation ('tmp_177', pack3.c:41) [29]  (3.54 ns)

 <State 4>: 7.96ns
The critical path consists of the following:
	'call' operation ('tmp_174', pack3.c:40) to 'mod3' [23]  (7.96 ns)

 <State 5>: 7.96ns
The critical path consists of the following:
	'call' operation ('tmp_182', pack3.c:42) to 'mod3' [40]  (7.96 ns)

 <State 6>: 7.96ns
The critical path consists of the following:
	'call' operation ('tmp_190', pack3.c:44) to 'mod3' [56]  (7.96 ns)

 <State 7>: 4.52ns
The critical path consists of the following:
	'add' operation ('tmp_191', pack3.c:44) [57]  (1.75 ns)
	'getelementptr' operation ('r_coeffs_addr_17', pack3.c:44) [59]  (0 ns)
	'store' operation (pack3.c:44) of variable 'tmp_190', pack3.c:44 on array 'r_coeffs' [60]  (2.77 ns)

 <State 8>: 2.77ns
The critical path consists of the following:
	'load' operation ('c', pack3.c:48) on array 'msg' [66]  (2.77 ns)

 <State 9>: 7.96ns
The critical path consists of the following:
	'call' operation ('tmp_173', pack3.c:51) to 'mod3' [67]  (7.96 ns)

 <State 10>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('r_coeffs_addr_13', pack3.c:51) [68]  (0 ns)
	'store' operation (pack3.c:51) of variable 'tmp_173', pack3.c:51 on array 'r_coeffs' [69]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
