; SPDX-License-Identifier: MIT
; SPDX-FileCopyrightText: 2023 vaxfpga <vaxfpga@users.noreply.github.com>

M1 "A/A0,M2 ,B/B0"
M2 "C/C0, M3"
M3 "D/D0"	

L1: X/L2 , M1
; X/L2,A/A0,C/C0,D/D0,B/B0

L2: X/L2 , M1 , M1 , X
; X/L2,A/A0,C/C0,D/D0,B/B0,A/A0,C/C0,D/D0,B/B0,X

M4[]	"A/A0,B/@1"   

L1: C/C0,M4[B0]
; C/C0,A/A0,B/B0 

L2: M4[B1]
; A/A0,B/B1

M5[a,a]AB[]C[] "A/@1,B/@2,C/@3,D/@4"

L1: M5[A1,B1]AB[C2]C[D3]
; A/A1,B/B1,C/C2,D/D3

SET ABC[] "A/@1,B/@1,C/@1"

L1: SET	 ABC[0]
; A/0,B/0,C/0

M5[,]  "A/@1,@2"
M6      "B/B1"
M7[]+[] "C/@1,D/@2"

;M5[,] "a" ; error

L1: M5[1,M6]
; A/1,B/B1

L2: M5[1,M7[C1]+[D1]]
; A/1,C/C1,D/D1
