Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Education/sem - V/ISE Design/multiplexer/mux_testbench_isim_beh.exe -prj D:/Education/sem - V/ISE Design/multiplexer/mux_testbench_beh.prj work.mux_testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Education/sem - V/ISE Design/multiplexer/mux.vhd" into library work
Parsing VHDL file "D:/Education/sem - V/ISE Design/multiplexer/mux_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavior of entity mux_testbench
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/Education/sem - V/ISE Design/multiplexer/mux_testbench_isim_beh.exe
Fuse Memory Usage: 28856 KB
Fuse CPU Usage: 405 ms
