// Seed: 243778740
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  assign id_0 = 1'h0;
  assign id_0 = 1 ? 1 - id_1 : 1'h0 + id_1;
  assign id_2[""] = 1'b0 & 1;
  logic id_3;
endmodule
