// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.340000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=38,HLS_SYN_DSP=59,HLS_SYN_FF=15160,HLS_SYN_LUT=27502,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [175:0] x_V;
output  [10:0] y_0_V;
output   y_0_V_ap_vld;
output  [10:0] y_1_V;
output   y_1_V_ap_vld;
output  [10:0] y_2_V;
output   y_2_V_ap_vld;
output  [10:0] y_3_V;
output   y_3_V_ap_vld;
output  [10:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [175:0] x_V_preg;
reg   [175:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [10:0] p_Val2_10_fu_402_p4;
reg  signed [10:0] p_Val2_10_reg_1502;
reg   [10:0] p_Val2_10_reg_1502_pp0_iter1_reg;
reg  signed [10:0] p_Val2_10_reg_1502_pp0_iter2_reg;
reg  signed [10:0] p_Val2_10_reg_1502_pp0_iter3_reg;
wire  signed [10:0] p_Val2_1_fu_416_p4;
reg  signed [10:0] p_Val2_1_reg_1513;
reg  signed [10:0] p_Val2_1_reg_1513_pp0_iter1_reg;
reg  signed [10:0] p_Val2_1_reg_1513_pp0_iter2_reg;
reg  signed [10:0] p_Val2_1_reg_1513_pp0_iter3_reg;
wire  signed [10:0] p_Val2_2_fu_426_p4;
reg  signed [10:0] p_Val2_2_reg_1522;
reg  signed [10:0] p_Val2_2_reg_1522_pp0_iter1_reg;
reg  signed [10:0] p_Val2_2_reg_1522_pp0_iter2_reg;
reg  signed [10:0] p_Val2_2_reg_1522_pp0_iter3_reg;
wire  signed [10:0] p_Val2_3_fu_436_p4;
reg   [10:0] p_Val2_3_reg_1534;
reg  signed [10:0] p_Val2_3_reg_1534_pp0_iter1_reg;
reg  signed [10:0] p_Val2_3_reg_1534_pp0_iter2_reg;
reg  signed [10:0] p_Val2_3_reg_1534_pp0_iter3_reg;
wire  signed [15:0] sext_ln728_fu_447_p1;
reg  signed [15:0] sext_ln728_reg_1544;
reg  signed [15:0] sext_ln728_reg_1544_pp0_iter1_reg;
reg  signed [15:0] sext_ln728_reg_1544_pp0_iter2_reg;
wire  signed [15:0] mul_ln1192_1_fu_1342_p2;
reg  signed [15:0] mul_ln1192_1_reg_1549;
wire  signed [10:0] p_Val2_7_fu_470_p4;
reg   [10:0] p_Val2_7_reg_1554;
reg  signed [10:0] p_Val2_7_reg_1554_pp0_iter1_reg;
reg  signed [10:0] p_Val2_7_reg_1554_pp0_iter2_reg;
reg   [10:0] trunc_ln708_9_reg_1567;
reg   [10:0] trunc_ln_reg_1572;
wire  signed [15:0] sext_ln1118_10_fu_526_p1;
reg  signed [15:0] sext_ln1118_10_reg_1577;
reg  signed [15:0] sext_ln1118_10_reg_1577_pp0_iter2_reg;
wire  signed [11:0] lhs_V_2_fu_558_p1;
reg  signed [11:0] lhs_V_2_reg_1582;
reg  signed [11:0] lhs_V_2_reg_1582_pp0_iter2_reg;
reg   [10:0] trunc_ln708_4_reg_1587;
reg   [10:0] trunc_ln708_6_reg_1592;
wire  signed [17:0] grp_fu_1383_p3;
reg  signed [17:0] ret_V_20_reg_1597;
reg   [10:0] trunc_ln708_s_reg_1602;
reg   [10:0] trunc_ln708_7_reg_1607;
wire  signed [11:0] r_V_30_fu_659_p3;
reg  signed [11:0] r_V_30_reg_1612;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return;
reg   [6:0] p_Val2_s_reg_1617;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return;
reg  signed [6:0] p_4_reg_1622;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return;
reg   [6:0] p_Val2_5_reg_1627;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return;
reg  signed [6:0] p_3_reg_1632;
reg  signed [6:0] p_3_reg_1632_pp0_iter4_reg;
reg  signed [6:0] p_3_reg_1632_pp0_iter5_reg;
reg  signed [6:0] p_3_reg_1632_pp0_iter6_reg;
reg  signed [6:0] p_3_reg_1632_pp0_iter7_reg;
wire  signed [21:0] r_V_13_fu_1409_p2;
reg  signed [21:0] r_V_13_reg_1638;
wire  signed [25:0] r_V_15_fu_1415_p2;
reg  signed [25:0] r_V_15_reg_1643;
wire  signed [15:0] mul_ln728_fu_1421_p2;
reg  signed [15:0] mul_ln728_reg_1648;
wire   [7:0] ret_V_16_fu_705_p2;
reg   [7:0] ret_V_16_reg_1653;
wire   [14:0] ret_V_28_fu_818_p2;
reg   [14:0] ret_V_28_reg_1658;
reg   [14:0] ret_V_28_reg_1658_pp0_iter5_reg;
wire   [12:0] add_ln1192_fu_843_p2;
reg   [12:0] add_ln1192_reg_1663;
wire  signed [17:0] grp_fu_1426_p3;
reg  signed [17:0] ret_V_6_reg_1668;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return;
reg   [6:0] p_Val2_6_reg_1673;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return;
reg  signed [6:0] p_Val2_4_reg_1678;
wire  signed [21:0] r_V_10_fu_1442_p2;
reg  signed [21:0] r_V_10_reg_1683;
wire  signed [17:0] grp_fu_1448_p3;
reg  signed [17:0] ret_V_9_reg_1688;
wire  signed [20:0] grp_fu_1434_p3;
reg  signed [20:0] sub_ln700_2_reg_1693;
wire  signed [40:0] mul_ln700_2_fu_924_p2;
reg  signed [40:0] mul_ln700_2_reg_1698;
wire   [13:0] r_V_16_fu_930_p2;
reg   [13:0] r_V_16_reg_1703;
wire  signed [21:0] grp_fu_1456_p3;
reg  signed [21:0] ret_V_38_reg_1708;
wire   [7:0] ret_V_23_fu_964_p2;
reg   [7:0] ret_V_23_reg_1713;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return;
reg   [6:0] p_7_reg_1718;
wire   [12:0] add_ln1192_1_fu_987_p2;
reg  signed [12:0] add_ln1192_1_reg_1723;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return;
reg  signed [6:0] p_1_reg_1728;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return;
reg   [6:0] p_2_reg_1733;
wire  signed [35:0] grp_fu_1464_p3;
reg  signed [35:0] mul_ln1192_2_reg_1738;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return;
reg   [6:0] p_8_reg_1743;
reg   [10:0] trunc_ln708_5_reg_1748;
reg   [10:0] trunc_ln708_5_reg_1748_pp0_iter6_reg;
reg   [10:0] trunc_ln708_5_reg_1748_pp0_iter7_reg;
reg   [10:0] trunc_ln708_5_reg_1748_pp0_iter8_reg;
wire  signed [37:0] r_V_18_fu_1481_p2;
reg  signed [37:0] r_V_18_reg_1753;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return;
reg   [6:0] p_5_reg_1758;
wire  signed [29:0] r_V_23_fu_1487_p2;
reg  signed [29:0] r_V_23_reg_1763;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return;
reg   [6:0] p_10_reg_1768;
reg   [10:0] trunc_ln708_1_reg_1773;
reg   [10:0] trunc_ln708_1_reg_1773_pp0_iter7_reg;
reg   [10:0] trunc_ln708_1_reg_1773_pp0_iter8_reg;
wire  signed [40:0] mul_ln1192_3_fu_1190_p2;
reg  signed [40:0] mul_ln1192_3_reg_1778;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return;
reg   [6:0] p_9_reg_1783;
wire  signed [50:0] mul_ln1192_7_fu_1212_p2;
reg  signed [50:0] mul_ln1192_7_reg_1788;
wire   [13:0] r_V_20_fu_1222_p2;
reg   [13:0] r_V_20_reg_1793;
wire   [43:0] mul_ln1192_10_fu_1244_p2;
reg   [43:0] mul_ln1192_10_reg_1798;
wire   [13:0] r_V_27_fu_1254_p2;
reg   [13:0] r_V_27_reg_1803;
wire  signed [40:0] mul_ln1192_4_fu_1263_p2;
reg  signed [40:0] mul_ln1192_4_reg_1808;
wire   [50:0] mul_ln1192_8_fu_1271_p2;
reg   [50:0] mul_ln1192_8_reg_1813;
wire   [45:0] mul_ln1192_11_fu_1282_p2;
reg   [45:0] mul_ln1192_11_reg_1818;
wire   [40:0] mul_ln1192_5_fu_1291_p2;
reg   [40:0] mul_ln1192_5_reg_1823;
reg   [10:0] trunc_ln708_8_reg_1828;
reg   [10:0] trunc_ln708_11_reg_1833;
reg    ap_block_pp0_stage0_subdone;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce;
wire   [10:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call72;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call72;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call72;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call72;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call72;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call72;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call72;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call72;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call72;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call72;
reg    ap_block_pp0_stage0_11001_ignoreCallOp20;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce;
wire   [10:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp22;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce;
wire   [10:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call114;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call114;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call114;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call114;
reg    ap_block_pp0_stage0_11001_ignoreCallOp26;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce;
wire   [10:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call38;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call38;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call38;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call38;
reg    ap_block_pp0_stage0_11001_ignoreCallOp74;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call187;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call187;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call187;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call187;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call187;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call187;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call187;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call187;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call187;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call187;
reg    ap_block_pp0_stage0_11001_ignoreCallOp88;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call226;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call226;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call226;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call226;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call226;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call226;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call226;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call226;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call226;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call226;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call201;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call201;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call201;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call201;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call201;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call201;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call201;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call201;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call201;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call201;
reg    ap_block_pp0_stage0_11001_ignoreCallOp126;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_done;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_idle;
wire    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce;
wire   [10:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V;
wire   [6:0] grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call242;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call242;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call242;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call242;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call242;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call242;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call242;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call242;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call242;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call242;
reg    ap_block_pp0_stage0_11001_ignoreCallOp138;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call82;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call82;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call82;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call82;
reg    ap_block_pp0_stage0_11001_ignoreCallOp24;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call169;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call169;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call169;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call169;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call169;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call169;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call169;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call169;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call169;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call169;
reg    ap_block_pp0_stage0_11001_ignoreCallOp27;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call32;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call32;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call32;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call32;
reg    ap_block_pp0_stage0_11001_ignoreCallOp33;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call92;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call92;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call92;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call92;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call92;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call92;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call92;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call92;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call92;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call92;
reg    ap_block_pp0_stage0_11001_ignoreCallOp48;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call217;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call217;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call217;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call217;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call217;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call217;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call217;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call217;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call217;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call217;
reg    ap_block_pp0_stage0_11001_ignoreCallOp68;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call51;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call51;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call51;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call51;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call51;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call51;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call51;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call51;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call51;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call51;
reg    ap_block_pp0_stage0_11001_ignoreCallOp75;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call61;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call61;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call61;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call61;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call61;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call61;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call61;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call61;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call61;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call61;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call107;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call107;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call107;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call107;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call107;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call107;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call107;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call107;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call107;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call107;
reg    ap_block_pp0_stage0_11001_ignoreCallOp84;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call162;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call162;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call162;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call162;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call162;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call162;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call162;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call162;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call162;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call162;
reg    ap_block_pp0_stage0_11001_ignoreCallOp86;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call111;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call111;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call111;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call111;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call111;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call111;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call111;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call111;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call111;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call111;
reg    ap_block_pp0_stage0_11001_ignoreCallOp110;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg;
reg    grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] grp_fu_1348_p3;
wire  signed [15:0] grp_fu_1357_p3;
(* use_dsp48 = "no" *) wire   [15:0] ret_V_30_fu_504_p2;
wire   [14:0] shl_ln1118_5_fu_519_p3;
wire   [12:0] shl_ln1118_6_fu_530_p3;
wire  signed [15:0] sext_ln1118_11_fu_537_p1;
wire   [15:0] r_V_33_fu_541_p2;
wire  signed [11:0] rhs_V_3_fu_561_p1;
wire   [11:0] ret_V_35_fu_564_p2;
wire  signed [12:0] lhs_V_4_fu_570_p1;
wire   [12:0] ret_V_13_fu_574_p2;
wire  signed [15:0] grp_fu_1365_p3;
wire  signed [15:0] grp_fu_1374_p3;
wire  signed [15:0] grp_fu_1391_p3;
wire   [10:0] sub_ln703_fu_626_p2;
wire  signed [20:0] grp_fu_1400_p3;
wire  signed [11:0] rhs_V_2_fu_679_p1;
wire   [11:0] ret_V_34_fu_682_p2;
wire  signed [12:0] lhs_V_3_fu_687_p1;
wire   [12:0] ret_V_11_fu_691_p2;
wire  signed [7:0] sext_ln703_10_fu_701_p1;
wire  signed [15:0] sext_ln1118_6_fu_666_p1;
wire   [14:0] shl_ln1118_7_fu_716_p3;
wire   [11:0] shl_ln1118_8_fu_727_p3;
wire  signed [15:0] sext_ln1118_20_fu_723_p1;
wire  signed [15:0] sext_ln1118_21_fu_734_p1;
wire   [15:0] r_V_37_fu_711_p2;
wire   [15:0] r_V_38_fu_738_p2;
wire   [15:0] add_ln1192_21_fu_744_p2;
wire   [15:0] ret_V_44_fu_750_p2;
wire   [12:0] shl_ln_fu_770_p3;
wire  signed [13:0] sext_ln1118_1_fu_777_p1;
wire  signed [13:0] sext_ln1118_fu_767_p1;
wire   [12:0] shl_ln1118_1_fu_793_p3;
wire  signed [13:0] sext_ln1118_4_fu_800_p1;
wire  signed [13:0] sext_ln1118_3_fu_790_p1;
wire   [13:0] r_V_28_fu_781_p2;
wire   [13:0] r_V_29_fu_804_p2;
wire  signed [14:0] sext_ln703_1_fu_810_p1;
wire  signed [14:0] sext_ln703_2_fu_814_p1;
wire  signed [6:0] sext_ln1118_7_fu_827_p0;
wire  signed [6:0] tmp_4_fu_831_p1;
wire   [7:0] tmp_4_fu_831_p3;
wire  signed [12:0] sext_ln1118_5_fu_824_p1;
wire  signed [12:0] sext_ln1118_8_fu_839_p1;
wire  signed [11:0] r_V_fu_852_p1;
wire   [11:0] r_V_32_fu_855_p2;
wire  signed [11:0] sext_ln703_4_fu_861_p1;
wire   [11:0] ret_V_32_fu_864_p2;
wire  signed [11:0] ret_V_fu_870_p2;
wire  signed [11:0] tmp_7_fu_883_p3;
wire  signed [15:0] rhs_V_7_fu_900_p3;
wire  signed [25:0] mul_ln700_2_fu_924_p0;
wire  signed [21:0] mul_ln700_2_fu_924_p1;
wire  signed [6:0] r_V_16_fu_930_p0;
wire  signed [13:0] sext_ln1118_7_fu_827_p1;
wire  signed [6:0] r_V_16_fu_930_p1;
wire  signed [7:0] r_V_17_fu_939_p0;
wire  signed [15:0] sext_ln1116_4_fu_936_p1;
wire  signed [7:0] r_V_17_fu_939_p1;
wire  signed [15:0] r_V_17_fu_939_p2;
wire  signed [20:0] lhs_V_6_fu_949_p3;
wire  signed [6:0] sext_ln703_11_fu_960_p0;
wire  signed [7:0] sext_ln703_11_fu_960_p1;
wire   [7:0] tmp_5_fu_970_p3;
wire  signed [12:0] sext_ln1193_fu_978_p1;
wire   [12:0] ret_V_29_fu_982_p2;
wire  signed [7:0] sext_ln1253_fu_993_p1;
wire  signed [6:0] r_V_35_fu_1005_p0;
wire  signed [13:0] sext_ln1116_1_fu_1002_p1;
wire  signed [6:0] r_V_35_fu_1005_p1;
wire  signed [13:0] r_V_35_fu_1005_p2;
wire   [7:0] r_V_34_fu_996_p2;
wire  signed [12:0] tmp_fu_1015_p3;
wire  signed [13:0] mul_ln700_3_fu_1046_p1;
wire  signed [30:0] grp_fu_1472_p3;
wire   [40:0] shl_ln700_1_fu_1051_p3;
wire   [40:0] mul_ln700_3_fu_1046_p2;
wire   [36:0] tmp_s_fu_1064_p3;
wire  signed [40:0] rhs_V_4_fu_1072_p1;
wire   [40:0] sub_ln700_1_fu_1058_p2;
wire   [40:0] ret_V_37_fu_1076_p2;
(* use_dsp48 = "no" *) wire  signed [21:0] ret_V_18_fu_1092_p2;
wire  signed [7:0] r_V_21_fu_1108_p0;
wire  signed [15:0] sext_ln1116_7_fu_1105_p1;
wire  signed [7:0] r_V_21_fu_1108_p1;
wire  signed [6:0] r_V_22_fu_1117_p0;
wire  signed [13:0] sext_ln1116_8_fu_1114_p1;
wire  signed [6:0] r_V_22_fu_1117_p1;
wire  signed [15:0] r_V_21_fu_1108_p2;
wire  signed [13:0] r_V_22_fu_1117_p2;
wire  signed [19:0] lhs_V_fu_1137_p3;
wire  signed [6:0] r_V_31_fu_1151_p0;
wire  signed [13:0] sext_ln1116_fu_1148_p1;
wire  signed [6:0] r_V_31_fu_1151_p1;
wire   [13:0] r_V_31_fu_1151_p2;
wire   [18:0] tmp_6_fu_1157_p3;
wire  signed [20:0] rhs_V_fu_1165_p1;
wire  signed [20:0] grp_fu_1493_p3;
(* use_dsp48 = "no" *) wire   [20:0] ret_V_31_fu_1169_p2;
wire  signed [32:0] mul_ln1192_3_fu_1190_p0;
wire  signed [6:0] mul_ln1192_3_fu_1190_p1;
wire  signed [6:0] r_V_19_fu_1199_p0;
wire  signed [13:0] sext_ln1116_5_fu_1196_p1;
wire  signed [6:0] r_V_19_fu_1199_p1;
wire   [13:0] r_V_19_fu_1199_p2;
wire  signed [35:0] mul_ln1192_7_fu_1212_p0;
wire  signed [13:0] mul_ln1192_7_fu_1212_p1;
wire  signed [6:0] r_V_20_fu_1222_p0;
wire  signed [13:0] sext_ln1116_6_fu_1218_p1;
wire  signed [6:0] r_V_20_fu_1222_p1;
wire  signed [6:0] r_V_24_fu_1231_p0;
wire  signed [13:0] sext_ln1116_10_fu_1228_p1;
wire  signed [6:0] r_V_24_fu_1231_p1;
wire   [13:0] r_V_24_fu_1231_p2;
wire  signed [29:0] mul_ln1192_10_fu_1244_p0;
wire  signed [13:0] mul_ln1192_10_fu_1244_p1;
wire  signed [6:0] r_V_27_fu_1254_p0;
wire  signed [13:0] sext_ln1116_11_fu_1250_p1;
wire  signed [6:0] r_V_27_fu_1254_p1;
wire  signed [39:0] mul_ln1192_4_fu_1263_p0;
wire  signed [6:0] mul_ln1192_4_fu_1263_p1;
wire  signed [49:0] mul_ln1192_8_fu_1271_p0;
wire  signed [13:0] mul_ln1192_8_fu_1271_p1;
wire  signed [43:0] mul_ln1192_11_fu_1282_p0;
wire  signed [13:0] mul_ln1192_11_fu_1282_p1;
wire  signed [6:0] mul_ln1192_5_fu_1291_p1;
wire   [50:0] ret_V_41_fu_1296_p2;
wire   [45:0] ret_V_45_fu_1311_p2;
wire   [40:0] ret_V_33_fu_1326_p2;
wire  signed [5:0] mul_ln1192_1_fu_1342_p0;
wire   [8:0] grp_fu_1348_p0;
wire   [15:0] grp_fu_1348_p2;
wire   [5:0] grp_fu_1357_p0;
wire  signed [12:0] grp_fu_1365_p0;
wire  signed [15:0] sext_ln1118_16_fu_580_p1;
wire  signed [12:0] grp_fu_1365_p1;
wire   [15:0] grp_fu_1365_p2;
wire   [7:0] grp_fu_1374_p0;
wire  signed [10:0] grp_fu_1374_p1;
wire  signed [15:0] sext_ln1118_18_fu_600_p1;
wire   [10:0] grp_fu_1374_p2;
wire   [7:0] grp_fu_1383_p0;
wire   [13:0] grp_fu_1383_p2;
wire   [7:0] grp_fu_1391_p0;
wire  signed [10:0] grp_fu_1391_p1;
wire   [8:0] grp_fu_1391_p2;
wire   [20:0] grp_fu_1400_p2;
wire  signed [10:0] r_V_13_fu_1409_p0;
wire  signed [21:0] r_V_12_fu_676_p1;
wire  signed [10:0] r_V_13_fu_1409_p1;
wire  signed [12:0] r_V_15_fu_1415_p0;
wire  signed [25:0] r_V_14_fu_697_p1;
wire  signed [12:0] r_V_15_fu_1415_p1;
wire  signed [5:0] mul_ln728_fu_1421_p0;
wire  signed [10:0] mul_ln728_fu_1421_p1;
wire  signed [10:0] r_V_10_fu_1442_p0;
wire  signed [21:0] r_V_9_fu_849_p1;
wire  signed [10:0] r_V_10_fu_1442_p1;
wire  signed [5:0] grp_fu_1456_p0;
wire   [30:0] grp_fu_1472_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 x_V_preg = 176'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg = 1'b0;
#0 grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg = 1'b0;
end

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce),
    .input_V(p_Val2_7_reg_1554),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce),
    .input_V(trunc_ln708_6_reg_1592),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce),
    .input_V(trunc_ln708_s_reg_1602),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce),
    .input_V(trunc_ln708_7_reg_1607),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return)
);

cos_lut_ap_fixed_11_6_5_3_0_s grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start),
    .ap_done(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_done),
    .ap_idle(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_idle),
    .ap_ready(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready),
    .ap_ce(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce),
    .input_V(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V),
    .ap_return(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce),
    .input_V(p_Val2_3_reg_1534),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce),
    .input_V(trunc_ln708_9_reg_1567),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce),
    .input_V(trunc_ln_reg_1572),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce),
    .input_V(p_Val2_10_reg_1502_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce),
    .input_V(trunc_ln708_4_reg_1587),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return)
);

myproject_mul_mul_6s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_11s_16_1_1_U17(
    .din0(mul_ln1192_1_fu_1342_p0),
    .din1(p_Val2_2_fu_426_p4),
    .dout(mul_ln1192_1_fu_1342_p2)
);

myproject_mac_muladd_9ns_11s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_9ns_11s_16ns_16_1_1_U18(
    .din0(grp_fu_1348_p0),
    .din1(p_Val2_10_fu_402_p4),
    .din2(grp_fu_1348_p2),
    .dout(grp_fu_1348_p3)
);

myproject_mac_muladd_6ns_11s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_6ns_11s_16s_16_1_1_U19(
    .din0(grp_fu_1357_p0),
    .din1(p_Val2_3_reg_1534),
    .din2(mul_ln1192_1_reg_1549),
    .dout(grp_fu_1357_p3)
);

myproject_mac_mulsub_13s_13s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_mulsub_13s_13s_16ns_16_1_1_U20(
    .din0(grp_fu_1365_p0),
    .din1(grp_fu_1365_p1),
    .din2(grp_fu_1365_p2),
    .dout(grp_fu_1365_p3)
);

myproject_mac_muladd_8ns_11s_11ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8ns_11s_11ns_16_1_1_U21(
    .din0(grp_fu_1374_p0),
    .din1(grp_fu_1374_p1),
    .din2(grp_fu_1374_p2),
    .dout(grp_fu_1374_p3)
);

myproject_mac_muladd_8ns_11s_14ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_8ns_11s_14ns_18_1_1_U22(
    .din0(grp_fu_1383_p0),
    .din1(p_Val2_10_reg_1502),
    .din2(grp_fu_1383_p2),
    .dout(grp_fu_1383_p3)
);

myproject_mac_muladd_8ns_11s_9ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8ns_11s_9ns_16_1_1_U23(
    .din0(grp_fu_1391_p0),
    .din1(grp_fu_1391_p1),
    .din2(grp_fu_1391_p2),
    .dout(grp_fu_1391_p3)
);

myproject_mac_muladd_18s_11s_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_18s_11s_21ns_21_1_1_U24(
    .din0(ret_V_20_reg_1597),
    .din1(p_Val2_10_reg_1502_pp0_iter1_reg),
    .din2(grp_fu_1400_p2),
    .dout(grp_fu_1400_p3)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U25(
    .din0(r_V_13_fu_1409_p0),
    .din1(r_V_13_fu_1409_p1),
    .dout(r_V_13_fu_1409_p2)
);

myproject_mul_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_13s_13s_26_1_1_U26(
    .din0(r_V_15_fu_1415_p0),
    .din1(r_V_15_fu_1415_p1),
    .dout(r_V_15_fu_1415_p2)
);

myproject_mul_mul_6s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_11s_16_1_1_U27(
    .din0(mul_ln728_fu_1421_p0),
    .din1(mul_ln728_fu_1421_p1),
    .dout(mul_ln728_fu_1421_p2)
);

myproject_mac_mul_sub_12s_7s_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mac_mul_sub_12s_7s_12s_18_1_1_U28(
    .din0(ret_V_fu_870_p2),
    .din1(p_4_reg_1622),
    .din2(tmp_7_fu_883_p3),
    .dout(grp_fu_1426_p3)
);

myproject_mac_mulsub_11s_11s_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_mac_mulsub_11s_11s_16s_21_1_1_U29(
    .din0(p_Val2_2_reg_1522_pp0_iter3_reg),
    .din1(p_Val2_2_reg_1522_pp0_iter3_reg),
    .din2(rhs_V_7_fu_900_p3),
    .dout(grp_fu_1434_p3)
);

myproject_mul_mul_11s_11s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_11s_11s_22_1_1_U30(
    .din0(r_V_10_fu_1442_p0),
    .din1(r_V_10_fu_1442_p1),
    .dout(r_V_10_fu_1442_p2)
);

myproject_mac_muladd_11s_7s_16s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_11s_7s_16s_18_1_1_U31(
    .din0(p_Val2_1_reg_1513_pp0_iter3_reg),
    .din1(p_3_reg_1632),
    .din2(rhs_V_7_fu_900_p3),
    .dout(grp_fu_1448_p3)
);

myproject_mac_muladd_6s_16s_21s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_6s_16s_21s_22_1_1_U32(
    .din0(grp_fu_1456_p0),
    .din1(r_V_17_fu_939_p2),
    .din2(lhs_V_6_fu_949_p3),
    .dout(grp_fu_1456_p3)
);

myproject_am_addmul_13s_14s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_am_addmul_13s_14s_18s_36_1_1_U33(
    .din0(tmp_fu_1015_p3),
    .din1(r_V_35_fu_1005_p2),
    .din2(ret_V_6_reg_1668),
    .dout(grp_fu_1464_p3)
);

myproject_mac_mulsub_18s_22s_31ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 22 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
myproject_mac_mulsub_18s_22s_31ns_31_1_1_U34(
    .din0(ret_V_9_reg_1688),
    .din1(r_V_10_reg_1683),
    .din2(grp_fu_1472_p2),
    .dout(grp_fu_1472_p3)
);

myproject_mul_mul_22s_14s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 38 ))
myproject_mul_mul_22s_14s_38_1_1_U35(
    .din0(ret_V_18_fu_1092_p2),
    .din1(r_V_35_fu_1005_p2),
    .dout(r_V_18_fu_1481_p2)
);

myproject_mul_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_16s_14s_30_1_1_U36(
    .din0(r_V_21_fu_1108_p2),
    .din1(r_V_22_fu_1117_p2),
    .dout(r_V_23_fu_1487_p2)
);

myproject_mac_muladd_13s_7s_20s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_13s_7s_20s_21_1_1_U37(
    .din0(add_ln1192_1_reg_1723),
    .din1(p_1_reg_1728),
    .din2(lhs_V_fu_1137_p3),
    .dout(grp_fu_1493_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ready == 1'b1)) begin
            grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 176'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_1_reg_1723[12 : 1] <= add_ln1192_1_fu_987_p2[12 : 1];
        add_ln1192_reg_1663[12 : 1] <= add_ln1192_fu_843_p2[12 : 1];
        lhs_V_2_reg_1582_pp0_iter2_reg <= lhs_V_2_reg_1582;
        mul_ln1192_10_reg_1798 <= mul_ln1192_10_fu_1244_p2;
        mul_ln1192_11_reg_1818 <= mul_ln1192_11_fu_1282_p2;
        mul_ln1192_3_reg_1778 <= mul_ln1192_3_fu_1190_p2;
        mul_ln1192_4_reg_1808 <= mul_ln1192_4_fu_1263_p2;
        mul_ln1192_5_reg_1823 <= mul_ln1192_5_fu_1291_p2;
        mul_ln1192_7_reg_1788 <= mul_ln1192_7_fu_1212_p2;
        mul_ln1192_8_reg_1813 <= mul_ln1192_8_fu_1271_p2;
        mul_ln700_2_reg_1698 <= mul_ln700_2_fu_924_p2;
        mul_ln728_reg_1648 <= mul_ln728_fu_1421_p2;
        p_10_reg_1768 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_return;
        p_1_reg_1728 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_return;
        p_2_reg_1733 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_return;
        p_3_reg_1632 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_return;
        p_3_reg_1632_pp0_iter4_reg <= p_3_reg_1632;
        p_3_reg_1632_pp0_iter5_reg <= p_3_reg_1632_pp0_iter4_reg;
        p_3_reg_1632_pp0_iter6_reg <= p_3_reg_1632_pp0_iter5_reg;
        p_3_reg_1632_pp0_iter7_reg <= p_3_reg_1632_pp0_iter6_reg;
        p_4_reg_1622 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_return;
        p_5_reg_1758 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_return;
        p_7_reg_1718 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_return;
        p_8_reg_1743 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_return;
        p_9_reg_1783 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_return;
        p_Val2_10_reg_1502_pp0_iter2_reg <= p_Val2_10_reg_1502_pp0_iter1_reg;
        p_Val2_10_reg_1502_pp0_iter3_reg <= p_Val2_10_reg_1502_pp0_iter2_reg;
        p_Val2_1_reg_1513_pp0_iter2_reg <= p_Val2_1_reg_1513_pp0_iter1_reg;
        p_Val2_1_reg_1513_pp0_iter3_reg <= p_Val2_1_reg_1513_pp0_iter2_reg;
        p_Val2_2_reg_1522_pp0_iter2_reg <= p_Val2_2_reg_1522_pp0_iter1_reg;
        p_Val2_2_reg_1522_pp0_iter3_reg <= p_Val2_2_reg_1522_pp0_iter2_reg;
        p_Val2_3_reg_1534_pp0_iter2_reg <= p_Val2_3_reg_1534_pp0_iter1_reg;
        p_Val2_3_reg_1534_pp0_iter3_reg <= p_Val2_3_reg_1534_pp0_iter2_reg;
        p_Val2_4_reg_1678 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return;
        p_Val2_5_reg_1627 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_return;
        p_Val2_6_reg_1673 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_return;
        p_Val2_7_reg_1554_pp0_iter2_reg <= p_Val2_7_reg_1554_pp0_iter1_reg;
        p_Val2_s_reg_1617 <= grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_return;
        r_V_10_reg_1683 <= r_V_10_fu_1442_p2;
        r_V_13_reg_1638 <= r_V_13_fu_1409_p2;
        r_V_15_reg_1643 <= r_V_15_fu_1415_p2;
        r_V_16_reg_1703 <= r_V_16_fu_930_p2;
        r_V_18_reg_1753 <= r_V_18_fu_1481_p2;
        r_V_20_reg_1793 <= r_V_20_fu_1222_p2;
        r_V_23_reg_1763 <= r_V_23_fu_1487_p2;
        r_V_27_reg_1803 <= r_V_27_fu_1254_p2;
        r_V_30_reg_1612[11 : 1] <= r_V_30_fu_659_p3[11 : 1];
        ret_V_16_reg_1653 <= ret_V_16_fu_705_p2;
        ret_V_23_reg_1713 <= ret_V_23_fu_964_p2;
        ret_V_28_reg_1658 <= ret_V_28_fu_818_p2;
        ret_V_28_reg_1658_pp0_iter5_reg <= ret_V_28_reg_1658;
        sext_ln1118_10_reg_1577_pp0_iter2_reg[15 : 4] <= sext_ln1118_10_reg_1577[15 : 4];
        sext_ln728_reg_1544_pp0_iter2_reg <= sext_ln728_reg_1544_pp0_iter1_reg;
        trunc_ln708_11_reg_1833 <= {{ret_V_45_fu_1311_p2[45:35]}};
        trunc_ln708_1_reg_1773 <= {{ret_V_31_fu_1169_p2[20:10]}};
        trunc_ln708_1_reg_1773_pp0_iter7_reg <= trunc_ln708_1_reg_1773;
        trunc_ln708_1_reg_1773_pp0_iter8_reg <= trunc_ln708_1_reg_1773_pp0_iter7_reg;
        trunc_ln708_5_reg_1748 <= {{ret_V_37_fu_1076_p2[40:30]}};
        trunc_ln708_5_reg_1748_pp0_iter6_reg <= trunc_ln708_5_reg_1748;
        trunc_ln708_5_reg_1748_pp0_iter7_reg <= trunc_ln708_5_reg_1748_pp0_iter6_reg;
        trunc_ln708_5_reg_1748_pp0_iter8_reg <= trunc_ln708_5_reg_1748_pp0_iter7_reg;
        trunc_ln708_7_reg_1607 <= {{grp_fu_1400_p3[20:10]}};
        trunc_ln708_8_reg_1828 <= {{ret_V_41_fu_1296_p2[50:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_V_2_reg_1582 <= lhs_V_2_fu_558_p1;
        mul_ln1192_1_reg_1549 <= mul_ln1192_1_fu_1342_p2;
        p_Val2_10_reg_1502 <= {{x_V_in_sig[164:154]}};
        p_Val2_10_reg_1502_pp0_iter1_reg <= p_Val2_10_reg_1502;
        p_Val2_1_reg_1513 <= {{x_V_in_sig[54:44]}};
        p_Val2_1_reg_1513_pp0_iter1_reg <= p_Val2_1_reg_1513;
        p_Val2_2_reg_1522 <= {{x_V_in_sig[175:165]}};
        p_Val2_2_reg_1522_pp0_iter1_reg <= p_Val2_2_reg_1522;
        p_Val2_3_reg_1534 <= {{x_V_in_sig[32:22]}};
        p_Val2_3_reg_1534_pp0_iter1_reg <= p_Val2_3_reg_1534;
        p_Val2_7_reg_1554 <= {{x_V_in_sig[43:33]}};
        p_Val2_7_reg_1554_pp0_iter1_reg <= p_Val2_7_reg_1554;
        sext_ln1118_10_reg_1577[15 : 4] <= sext_ln1118_10_fu_526_p1[15 : 4];
        sext_ln728_reg_1544 <= sext_ln728_fu_447_p1;
        sext_ln728_reg_1544_pp0_iter1_reg <= sext_ln728_reg_1544;
        trunc_ln708_4_reg_1587 <= {{grp_fu_1365_p3[15:5]}};
        trunc_ln708_6_reg_1592 <= {{grp_fu_1374_p3[15:5]}};
        trunc_ln708_9_reg_1567 <= {{grp_fu_1348_p3[15:5]}};
        trunc_ln708_s_reg_1602 <= {{grp_fu_1391_p3[15:5]}};
        trunc_ln_reg_1572 <= {{ret_V_30_fu_504_p2[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        mul_ln1192_2_reg_1738 <= grp_fu_1464_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_20_reg_1597 <= grp_fu_1383_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ret_V_38_reg_1708 <= grp_fu_1456_p3;
        ret_V_6_reg_1668 <= grp_fu_1426_p3;
        ret_V_9_reg_1688 <= grp_fu_1448_p3;
        sub_ln700_2_reg_1693 <= grp_fu_1434_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp20) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp22) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp26) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp74) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp126) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp138) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp24) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp33) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp110) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_1_fu_987_p2 = ($signed(13'd6944) + $signed(ret_V_29_fu_982_p2));

assign add_ln1192_21_fu_744_p2 = (r_V_37_fu_711_p2 + r_V_38_fu_738_p2);

assign add_ln1192_fu_843_p2 = ($signed(sext_ln1118_5_fu_824_p1) + $signed(sext_ln1118_8_fu_839_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp110 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp126 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp138 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp20 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp22 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp24 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp26 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp27 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp33 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp48 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp68 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp74 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp75 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp84 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp86 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp88 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call107 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call111 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call114 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call162 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call169 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call187 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call201 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call217 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call226 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call242 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call32 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call38 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call51 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call61 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call72 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call82 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call92 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call107 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call162 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call201 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call217 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call226 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call242 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call51 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_231_input_V = x_V_in_sig[10:0];

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_240_input_V = ($signed(p_Val2_10_fu_402_p4) - $signed(p_Val2_1_fu_416_p4));

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_249_input_V = {{x_V_in_sig[32:22]}};

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_start_reg;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_start_reg;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_input_V = ($signed(p_Val2_2_reg_1522_pp0_iter1_reg) + $signed(p_Val2_1_reg_1513_pp0_iter1_reg));

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_276_ap_start_reg;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_285_ap_start_reg;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_start_reg;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_start_reg;

assign grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_input_V = {{ret_V_44_fu_750_p2[15:5]}};

assign grp_fu_1348_p0 = 16'd156;

assign grp_fu_1348_p2 = {{p_Val2_7_fu_470_p4}, {5'd0}};

assign grp_fu_1357_p0 = 16'd22;

assign grp_fu_1365_p0 = sext_ln1118_16_fu_580_p1;

assign grp_fu_1365_p1 = sext_ln1118_16_fu_580_p1;

assign grp_fu_1365_p2 = {{p_Val2_3_reg_1534}, {5'd0}};

assign grp_fu_1374_p0 = 16'd75;

assign grp_fu_1374_p1 = sext_ln1118_18_fu_600_p1;

assign grp_fu_1374_p2 = 16'd864;

assign grp_fu_1383_p0 = 18'd75;

assign grp_fu_1383_p2 = 18'd4512;

assign grp_fu_1391_p0 = 16'd91;

assign grp_fu_1391_p1 = sext_ln1118_18_fu_600_p1;

assign grp_fu_1391_p2 = 16'd160;

assign grp_fu_1400_p2 = {{p_Val2_7_reg_1554_pp0_iter1_reg}, {10'd0}};

assign grp_fu_1456_p0 = 22'd4194283;

assign grp_fu_1472_p2 = {{sub_ln700_2_reg_1693}, {10'd0}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_312_input_V = ($signed(11'd2035) + $signed(p_Val2_3_fu_436_p4));

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_input_V = {{x_V_in_sig[43:33]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_339_input_V = {{r_V_33_fu_541_p2[15:5]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_348_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_357_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_366_input_V = (11'd9 + sub_ln703_fu_626_p2);

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_375_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_393_input_V = ($signed(11'd2046) + $signed(p_Val2_7_reg_1554_pp0_iter2_reg));

assign lhs_V_2_fu_558_p1 = p_Val2_10_reg_1502;

assign lhs_V_3_fu_687_p1 = $signed(ret_V_34_fu_682_p2);

assign lhs_V_4_fu_570_p1 = $signed(ret_V_35_fu_564_p2);

assign lhs_V_6_fu_949_p3 = {{mul_ln728_reg_1648}, {5'd0}};

assign lhs_V_fu_1137_p3 = {{ret_V_28_reg_1658_pp0_iter5_reg}, {5'd0}};

assign mul_ln1192_10_fu_1244_p0 = r_V_23_reg_1763;

assign mul_ln1192_10_fu_1244_p1 = r_V_24_fu_1231_p2;

assign mul_ln1192_10_fu_1244_p2 = ($signed(mul_ln1192_10_fu_1244_p0) * $signed(mul_ln1192_10_fu_1244_p1));

assign mul_ln1192_11_fu_1282_p0 = mul_ln1192_10_reg_1798;

assign mul_ln1192_11_fu_1282_p1 = r_V_27_reg_1803;

assign mul_ln1192_11_fu_1282_p2 = ($signed(mul_ln1192_11_fu_1282_p0) * $signed(mul_ln1192_11_fu_1282_p1));

assign mul_ln1192_1_fu_1342_p0 = 16'd65514;

assign mul_ln1192_3_fu_1190_p0 = mul_ln1192_2_reg_1738;

assign mul_ln1192_3_fu_1190_p1 = p_8_reg_1743;

assign mul_ln1192_3_fu_1190_p2 = ($signed(mul_ln1192_3_fu_1190_p0) * $signed(mul_ln1192_3_fu_1190_p1));

assign mul_ln1192_4_fu_1263_p0 = mul_ln1192_3_reg_1778;

assign mul_ln1192_4_fu_1263_p1 = p_9_reg_1783;

assign mul_ln1192_4_fu_1263_p2 = ($signed(mul_ln1192_4_fu_1263_p0) * $signed(mul_ln1192_4_fu_1263_p1));

assign mul_ln1192_5_fu_1291_p1 = p_3_reg_1632_pp0_iter7_reg;

assign mul_ln1192_5_fu_1291_p2 = ($signed(mul_ln1192_4_reg_1808) * $signed(mul_ln1192_5_fu_1291_p1));

assign mul_ln1192_7_fu_1212_p0 = r_V_18_reg_1753;

assign mul_ln1192_7_fu_1212_p1 = r_V_19_fu_1199_p2;

assign mul_ln1192_7_fu_1212_p2 = ($signed(mul_ln1192_7_fu_1212_p0) * $signed(mul_ln1192_7_fu_1212_p1));

assign mul_ln1192_8_fu_1271_p0 = mul_ln1192_7_reg_1788;

assign mul_ln1192_8_fu_1271_p1 = r_V_20_reg_1793;

assign mul_ln1192_8_fu_1271_p2 = ($signed(mul_ln1192_8_fu_1271_p0) * $signed(mul_ln1192_8_fu_1271_p1));

assign mul_ln700_2_fu_924_p0 = r_V_15_reg_1643;

assign mul_ln700_2_fu_924_p1 = r_V_13_reg_1638;

assign mul_ln700_2_fu_924_p2 = ($signed(mul_ln700_2_fu_924_p0) * $signed(mul_ln700_2_fu_924_p1));

assign mul_ln700_3_fu_1046_p1 = r_V_16_reg_1703;

assign mul_ln700_3_fu_1046_p2 = ($signed(mul_ln700_2_reg_1698) * $signed(mul_ln700_3_fu_1046_p1));

assign mul_ln728_fu_1421_p0 = 16'd65515;

assign mul_ln728_fu_1421_p1 = sext_ln728_reg_1544_pp0_iter2_reg;

assign p_Val2_10_fu_402_p4 = {{x_V_in_sig[164:154]}};

assign p_Val2_1_fu_416_p4 = {{x_V_in_sig[54:44]}};

assign p_Val2_2_fu_426_p4 = {{x_V_in_sig[175:165]}};

assign p_Val2_3_fu_436_p4 = {{x_V_in_sig[32:22]}};

assign p_Val2_7_fu_470_p4 = {{x_V_in_sig[43:33]}};

assign r_V_10_fu_1442_p0 = r_V_9_fu_849_p1;

assign r_V_10_fu_1442_p1 = r_V_9_fu_849_p1;

assign r_V_12_fu_676_p1 = p_Val2_7_reg_1554_pp0_iter2_reg;

assign r_V_13_fu_1409_p0 = r_V_12_fu_676_p1;

assign r_V_13_fu_1409_p1 = r_V_12_fu_676_p1;

assign r_V_14_fu_697_p1 = $signed(ret_V_11_fu_691_p2);

assign r_V_15_fu_1415_p0 = r_V_14_fu_697_p1;

assign r_V_15_fu_1415_p1 = r_V_14_fu_697_p1;

assign r_V_16_fu_930_p0 = sext_ln1118_7_fu_827_p1;

assign r_V_16_fu_930_p1 = sext_ln1118_7_fu_827_p1;

assign r_V_16_fu_930_p2 = ($signed(r_V_16_fu_930_p0) * $signed(r_V_16_fu_930_p1));

assign r_V_17_fu_939_p0 = sext_ln1116_4_fu_936_p1;

assign r_V_17_fu_939_p1 = sext_ln1116_4_fu_936_p1;

assign r_V_17_fu_939_p2 = ($signed(r_V_17_fu_939_p0) * $signed(r_V_17_fu_939_p1));

assign r_V_19_fu_1199_p0 = sext_ln1116_5_fu_1196_p1;

assign r_V_19_fu_1199_p1 = sext_ln1116_5_fu_1196_p1;

assign r_V_19_fu_1199_p2 = ($signed(r_V_19_fu_1199_p0) * $signed(r_V_19_fu_1199_p1));

assign r_V_20_fu_1222_p0 = sext_ln1116_6_fu_1218_p1;

assign r_V_20_fu_1222_p1 = sext_ln1116_6_fu_1218_p1;

assign r_V_20_fu_1222_p2 = ($signed(r_V_20_fu_1222_p0) * $signed(r_V_20_fu_1222_p1));

assign r_V_21_fu_1108_p0 = sext_ln1116_7_fu_1105_p1;

assign r_V_21_fu_1108_p1 = sext_ln1116_7_fu_1105_p1;

assign r_V_21_fu_1108_p2 = ($signed(r_V_21_fu_1108_p0) * $signed(r_V_21_fu_1108_p1));

assign r_V_22_fu_1117_p0 = sext_ln1116_8_fu_1114_p1;

assign r_V_22_fu_1117_p1 = sext_ln1116_8_fu_1114_p1;

assign r_V_22_fu_1117_p2 = ($signed(r_V_22_fu_1117_p0) * $signed(r_V_22_fu_1117_p1));

assign r_V_24_fu_1231_p0 = sext_ln1116_10_fu_1228_p1;

assign r_V_24_fu_1231_p1 = sext_ln1116_10_fu_1228_p1;

assign r_V_24_fu_1231_p2 = ($signed(r_V_24_fu_1231_p0) * $signed(r_V_24_fu_1231_p1));

assign r_V_27_fu_1254_p0 = sext_ln1116_11_fu_1250_p1;

assign r_V_27_fu_1254_p1 = sext_ln1116_11_fu_1250_p1;

assign r_V_27_fu_1254_p2 = ($signed(r_V_27_fu_1254_p0) * $signed(r_V_27_fu_1254_p1));

assign r_V_28_fu_781_p2 = ($signed(sext_ln1118_1_fu_777_p1) + $signed(sext_ln1118_fu_767_p1));

assign r_V_29_fu_804_p2 = ($signed(sext_ln1118_4_fu_800_p1) + $signed(sext_ln1118_3_fu_790_p1));

assign r_V_30_fu_659_p3 = {{p_Val2_2_reg_1522_pp0_iter2_reg}, {1'd0}};

assign r_V_31_fu_1151_p0 = sext_ln1116_fu_1148_p1;

assign r_V_31_fu_1151_p1 = sext_ln1116_fu_1148_p1;

assign r_V_31_fu_1151_p2 = ($signed(r_V_31_fu_1151_p0) * $signed(r_V_31_fu_1151_p1));

assign r_V_32_fu_855_p2 = ($signed(12'd0) - $signed(r_V_fu_852_p1));

assign r_V_33_fu_541_p2 = ($signed(sext_ln1118_10_fu_526_p1) - $signed(sext_ln1118_11_fu_537_p1));

assign r_V_34_fu_996_p2 = ($signed(8'd0) - $signed(sext_ln1253_fu_993_p1));

assign r_V_35_fu_1005_p0 = sext_ln1116_1_fu_1002_p1;

assign r_V_35_fu_1005_p1 = sext_ln1116_1_fu_1002_p1;

assign r_V_35_fu_1005_p2 = ($signed(r_V_35_fu_1005_p0) * $signed(r_V_35_fu_1005_p1));

assign r_V_37_fu_711_p2 = ($signed(sext_ln1118_10_reg_1577_pp0_iter2_reg) - $signed(sext_ln1118_6_fu_666_p1));

assign r_V_38_fu_738_p2 = ($signed(sext_ln1118_20_fu_723_p1) - $signed(sext_ln1118_21_fu_734_p1));

assign r_V_9_fu_849_p1 = p_Val2_3_reg_1534_pp0_iter3_reg;

assign r_V_fu_852_p1 = p_Val2_2_reg_1522_pp0_iter3_reg;

assign ret_V_11_fu_691_p2 = ($signed(13'd17) + $signed(lhs_V_3_fu_687_p1));

assign ret_V_13_fu_574_p2 = ($signed(13'd22) + $signed(lhs_V_4_fu_570_p1));

assign ret_V_16_fu_705_p2 = ($signed(8'd13) + $signed(sext_ln703_10_fu_701_p1));

assign ret_V_18_fu_1092_p2 = ($signed(22'd54272) + $signed(ret_V_38_reg_1708));

assign ret_V_23_fu_964_p2 = ($signed(8'd15) + $signed(sext_ln703_11_fu_960_p1));

assign ret_V_28_fu_818_p2 = ($signed(sext_ln703_1_fu_810_p1) - $signed(sext_ln703_2_fu_814_p1));

assign ret_V_29_fu_982_p2 = ($signed(add_ln1192_reg_1663) - $signed(sext_ln1193_fu_978_p1));

assign ret_V_30_fu_504_p2 = ($signed(16'd800) + $signed(grp_fu_1357_p3));

assign ret_V_31_fu_1169_p2 = ($signed(rhs_V_fu_1165_p1) + $signed(grp_fu_1493_p3));

assign ret_V_32_fu_864_p2 = ($signed(r_V_32_fu_855_p2) - $signed(sext_ln703_4_fu_861_p1));

assign ret_V_33_fu_1326_p2 = ($signed(41'd2168958484480) + $signed(mul_ln1192_5_reg_1823));

assign ret_V_34_fu_682_p2 = ($signed(lhs_V_2_reg_1582_pp0_iter2_reg) - $signed(rhs_V_2_fu_679_p1));

assign ret_V_35_fu_564_p2 = ($signed(lhs_V_2_fu_558_p1) - $signed(rhs_V_3_fu_561_p1));

assign ret_V_37_fu_1076_p2 = ($signed(rhs_V_4_fu_1072_p1) + $signed(sub_ln700_1_fu_1058_p2));

assign ret_V_41_fu_1296_p2 = ($signed(51'd2217714953224192) + $signed(mul_ln1192_8_reg_1813));

assign ret_V_44_fu_750_p2 = (16'd384 + add_ln1192_21_fu_744_p2);

assign ret_V_45_fu_1311_p2 = ($signed(46'd69269232549888) + $signed(mul_ln1192_11_reg_1818));

assign ret_V_fu_870_p2 = (12'd103 + ret_V_32_fu_864_p2);

assign rhs_V_2_fu_679_p1 = p_Val2_1_reg_1513_pp0_iter2_reg;

assign rhs_V_3_fu_561_p1 = $signed(p_Val2_7_reg_1554);

assign rhs_V_4_fu_1072_p1 = $signed(tmp_s_fu_1064_p3);

assign rhs_V_7_fu_900_p3 = {{p_Val2_2_reg_1522_pp0_iter3_reg}, {5'd0}};

assign rhs_V_fu_1165_p1 = $signed(tmp_6_fu_1157_p3);

assign sext_ln1116_10_fu_1228_p1 = $signed(p_10_reg_1768);

assign sext_ln1116_11_fu_1250_p1 = $signed(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_303_ap_return);

assign sext_ln1116_1_fu_1002_p1 = p_Val2_4_reg_1678;

assign sext_ln1116_4_fu_936_p1 = $signed(ret_V_16_reg_1653);

assign sext_ln1116_5_fu_1196_p1 = $signed(p_5_reg_1758);

assign sext_ln1116_6_fu_1218_p1 = $signed(grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_294_ap_return);

assign sext_ln1116_7_fu_1105_p1 = $signed(ret_V_23_reg_1713);

assign sext_ln1116_8_fu_1114_p1 = $signed(p_7_reg_1718);

assign sext_ln1116_fu_1148_p1 = $signed(p_2_reg_1733);

assign sext_ln1118_10_fu_526_p1 = $signed(shl_ln1118_5_fu_519_p3);

assign sext_ln1118_11_fu_537_p1 = $signed(shl_ln1118_6_fu_530_p3);

assign sext_ln1118_16_fu_580_p1 = $signed(ret_V_13_fu_574_p2);

assign sext_ln1118_18_fu_600_p1 = $signed(p_Val2_7_reg_1554);

assign sext_ln1118_1_fu_777_p1 = $signed(shl_ln_fu_770_p3);

assign sext_ln1118_20_fu_723_p1 = $signed(shl_ln1118_7_fu_716_p3);

assign sext_ln1118_21_fu_734_p1 = $signed(shl_ln1118_8_fu_727_p3);

assign sext_ln1118_3_fu_790_p1 = p_Val2_1_reg_1513_pp0_iter3_reg;

assign sext_ln1118_4_fu_800_p1 = $signed(shl_ln1118_1_fu_793_p3);

assign sext_ln1118_5_fu_824_p1 = r_V_30_reg_1612;

assign sext_ln1118_6_fu_666_p1 = r_V_30_fu_659_p3;

assign sext_ln1118_7_fu_827_p0 = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return;

assign sext_ln1118_7_fu_827_p1 = sext_ln1118_7_fu_827_p0;

assign sext_ln1118_8_fu_839_p1 = $signed(tmp_4_fu_831_p3);

assign sext_ln1118_fu_767_p1 = p_Val2_10_reg_1502_pp0_iter3_reg;

assign sext_ln1193_fu_978_p1 = $signed(tmp_5_fu_970_p3);

assign sext_ln1253_fu_993_p1 = $signed(p_Val2_6_reg_1673);

assign sext_ln703_10_fu_701_p1 = $signed(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_321_ap_return);

assign sext_ln703_11_fu_960_p0 = grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_258_ap_return;

assign sext_ln703_11_fu_960_p1 = sext_ln703_11_fu_960_p0;

assign sext_ln703_1_fu_810_p1 = $signed(r_V_28_fu_781_p2);

assign sext_ln703_2_fu_814_p1 = $signed(r_V_29_fu_804_p2);

assign sext_ln703_4_fu_861_p1 = $signed(p_Val2_s_reg_1617);

assign sext_ln728_fu_447_p1 = p_Val2_2_fu_426_p4;

assign shl_ln1118_1_fu_793_p3 = {{p_Val2_1_reg_1513_pp0_iter3_reg}, {2'd0}};

assign shl_ln1118_5_fu_519_p3 = {{p_Val2_2_reg_1522}, {4'd0}};

assign shl_ln1118_6_fu_530_p3 = {{p_Val2_2_reg_1522}, {2'd0}};

assign shl_ln1118_7_fu_716_p3 = {{p_Val2_7_reg_1554_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_8_fu_727_p3 = {{p_Val2_7_reg_1554_pp0_iter2_reg}, {1'd0}};

assign shl_ln700_1_fu_1051_p3 = {{grp_fu_1472_p3}, {10'd0}};

assign shl_ln_fu_770_p3 = {{p_Val2_10_reg_1502_pp0_iter3_reg}, {2'd0}};

assign sub_ln700_1_fu_1058_p2 = (shl_ln700_1_fu_1051_p3 - mul_ln700_3_fu_1046_p2);

assign sub_ln703_fu_626_p2 = ($signed(p_Val2_10_reg_1502_pp0_iter1_reg) - $signed(p_Val2_3_reg_1534_pp0_iter1_reg));

assign tmp_4_fu_831_p1 = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_330_ap_return;

assign tmp_4_fu_831_p3 = {{tmp_4_fu_831_p1}, {1'd0}};

assign tmp_5_fu_970_p3 = {{grp_cos_lut_ap_fixed_11_6_5_3_0_s_fu_267_ap_return}, {1'd0}};

assign tmp_6_fu_1157_p3 = {{r_V_31_fu_1151_p2}, {5'd0}};

assign tmp_7_fu_883_p3 = {{p_Val2_5_reg_1627}, {5'd0}};

assign tmp_fu_1015_p3 = {{r_V_34_fu_996_p2}, {5'd0}};

assign tmp_s_fu_1064_p3 = {{grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_384_ap_return}, {30'd0}};

assign y_0_V = trunc_ln708_1_reg_1773_pp0_iter8_reg;

assign y_1_V = {{ret_V_33_fu_1326_p2[40:30]}};

assign y_2_V = trunc_ln708_5_reg_1748_pp0_iter8_reg;

assign y_3_V = trunc_ln708_8_reg_1828;

assign y_4_V = trunc_ln708_11_reg_1833;

always @ (posedge ap_clk) begin
    sext_ln1118_10_reg_1577[3:0] <= 4'b0000;
    sext_ln1118_10_reg_1577_pp0_iter2_reg[3:0] <= 4'b0000;
    r_V_30_reg_1612[0] <= 1'b0;
    add_ln1192_reg_1663[0] <= 1'b0;
    add_ln1192_1_reg_1723[0] <= 1'b0;
end

endmodule //myproject
