<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>EE445M Real Time Operating Systems: inc/tm4c123gh6pm.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">EE445M Real Time Operating Systems
   
   </div>
   <div id="projectbrief">Taken at the University of Texas Spring 2015</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('tm4c123gh6pm_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">inc/tm4c123gh6pm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tm4c123gh6pm_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">//</span>
<a name="l00003"></a>00003 <span class="comment">// tm4c123gh6pm.h - TM4C123GH6PM Register Definitions</span>
<a name="l00004"></a>00004 <span class="comment">//</span>
<a name="l00005"></a>00005 <span class="comment">// Copyright (c) 2013-2014 Texas Instruments Incorporated.  All rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment">// Software License Agreement</span>
<a name="l00007"></a>00007 <span class="comment">// </span>
<a name="l00008"></a>00008 <span class="comment">//   Redistribution and use in source and binary forms, with or without</span>
<a name="l00009"></a>00009 <span class="comment">//   modification, are permitted provided that the following conditions</span>
<a name="l00010"></a>00010 <span class="comment">//   are met:</span>
<a name="l00011"></a>00011 <span class="comment">// </span>
<a name="l00012"></a>00012 <span class="comment">//   Redistributions of source code must retain the above copyright</span>
<a name="l00013"></a>00013 <span class="comment">//   notice, this list of conditions and the following disclaimer.</span>
<a name="l00014"></a>00014 <span class="comment">// </span>
<a name="l00015"></a>00015 <span class="comment">//   Redistributions in binary form must reproduce the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">//   notice, this list of conditions and the following disclaimer in the</span>
<a name="l00017"></a>00017 <span class="comment">//   documentation and/or other materials provided with the  </span>
<a name="l00018"></a>00018 <span class="comment">//   distribution.</span>
<a name="l00019"></a>00019 <span class="comment">// </span>
<a name="l00020"></a>00020 <span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span>
<a name="l00021"></a>00021 <span class="comment">//   its contributors may be used to endorse or promote products derived</span>
<a name="l00022"></a>00022 <span class="comment">//   from this software without specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">// </span>
<a name="l00024"></a>00024 <span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00025"></a>00025 <span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00026"></a>00026 <span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00027"></a>00027 <span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00028"></a>00028 <span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00029"></a>00029 <span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00031"></a>00031 <span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00032"></a>00032 <span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00033"></a>00033 <span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00034"></a>00034 <span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">// </span>
<a name="l00036"></a>00036 <span class="comment">// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.</span>
<a name="l00037"></a>00037 <span class="comment">//</span>
<a name="l00038"></a>00038 <span class="comment">//*****************************************************************************</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef __TM4C123GH6PM_H__</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define __TM4C123GH6PM_H__</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">//*****************************************************************************</span>
<a name="l00044"></a>00044 <span class="comment">//</span>
<a name="l00045"></a>00045 <span class="comment">// Interrupt assignments</span>
<a name="l00046"></a>00046 <span class="comment">//</span>
<a name="l00047"></a>00047 <span class="comment">//*****************************************************************************</span>
<a name="l00048"></a><a class="code" href="tm4c123gh6pm_8h.html#ad72442fa06c40a9d4acdc8cae1fc0afa">00048</a> <span class="preprocessor">#define INT_GPIOA               16          // GPIO Port A</span>
<a name="l00049"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2f947613eb89f5e4422394bbd2e3d3e">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOB               17          // GPIO Port B</span>
<a name="l00050"></a><a class="code" href="tm4c123gh6pm_8h.html#ae29c67b4f9cf92ec46662c0a33402c18">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOC               18          // GPIO Port C</span>
<a name="l00051"></a><a class="code" href="tm4c123gh6pm_8h.html#a708d729eaa329508a526eda9f0f9ff9a">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOD               19          // GPIO Port D</span>
<a name="l00052"></a><a class="code" href="tm4c123gh6pm_8h.html#ac10ee2090b1b30389cac5de13305c7d1">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_GPIOE               20          // GPIO Port E</span>
<a name="l00053"></a><a class="code" href="tm4c123gh6pm_8h.html#a8625252972b3e98e500d36c67df3dbd2">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART0               21          // UART0</span>
<a name="l00054"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a1299f9cf5ab82dea36f0208f331693">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART1               22          // UART1</span>
<a name="l00055"></a><a class="code" href="tm4c123gh6pm_8h.html#a22a15edd5e103756c6b58b75a9984c82">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SSI0                23          // SSI0</span>
<a name="l00056"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8d36157a2bd1719f0a7e1e978a7e66b">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_I2C0                24          // I2C0</span>
<a name="l00057"></a><a class="code" href="tm4c123gh6pm_8h.html#a16c97adad396db96ffc14f899c4040d7">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM0_FAULT          25          // PWM0 Fault</span>
<a name="l00058"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fd07781ecb61ddb527c6cac113abd62">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM0_0              26          // PWM0 Generator 0</span>
<a name="l00059"></a><a class="code" href="tm4c123gh6pm_8h.html#a72fa0ab3776b35ffb55d714e8bbcb2e6">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM0_1              27          // PWM0 Generator 1</span>
<a name="l00060"></a><a class="code" href="tm4c123gh6pm_8h.html#a62a37eecb6ee1518b5a7ef97c7d30bfb">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM0_2              28          // PWM0 Generator 2</span>
<a name="l00061"></a><a class="code" href="tm4c123gh6pm_8h.html#ad01481fd619dfda17b5d64320bf12fb8">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_QEI0                29          // QEI0</span>
<a name="l00062"></a><a class="code" href="tm4c123gh6pm_8h.html#a75ef080cd9c5cbd5cfb1b74b6984fb53">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC0SS0             30          // ADC0 Sequence 0</span>
<a name="l00063"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ead64cd46a39032ccbe3368909d0222">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC0SS1             31          // ADC0 Sequence 1</span>
<a name="l00064"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d76b9b8015e4a940be98eb81daf6e94">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC0SS2             32          // ADC0 Sequence 2</span>
<a name="l00065"></a><a class="code" href="tm4c123gh6pm_8h.html#a149e4b70224dc58b836881bdc18e138a">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC0SS3             33          // ADC0 Sequence 3</span>
<a name="l00066"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b7279a13b0eb0baed090192b496eb3b">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WATCHDOG            34          // Watchdog Timers 0 and 1</span>
<a name="l00067"></a><a class="code" href="tm4c123gh6pm_8h.html#a6443091601a7d739bf5366c7a691556d">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER0A             35          // 16/32-Bit Timer 0A</span>
<a name="l00068"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c406959d5937cb163e6e06c66c1010d">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER0B             36          // 16/32-Bit Timer 0B</span>
<a name="l00069"></a><a class="code" href="tm4c123gh6pm_8h.html#a6892773550bab5f40261dc94d9a2f4fd">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER1A             37          // 16/32-Bit Timer 1A</span>
<a name="l00070"></a><a class="code" href="tm4c123gh6pm_8h.html#ae483c54ef42c869e1d4c3e3a3ef0254f">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER1B             38          // 16/32-Bit Timer 1B</span>
<a name="l00071"></a><a class="code" href="tm4c123gh6pm_8h.html#ac80f255247c61c3faa6e90e681460a60">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER2A             39          // 16/32-Bit Timer 2A</span>
<a name="l00072"></a><a class="code" href="tm4c123gh6pm_8h.html#a200a0dcdce671a07ef974508784b1a0c">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER2B             40          // 16/32-Bit Timer 2B</span>
<a name="l00073"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a43f9a76931993264022ed2257670a6">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_COMP0               41          // Analog Comparator 0</span>
<a name="l00074"></a><a class="code" href="tm4c123gh6pm_8h.html#a24fce4d702e7416dac69a5ceb31b8e06">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_COMP1               42          // Analog Comparator 1</span>
<a name="l00075"></a><a class="code" href="tm4c123gh6pm_8h.html#a5092b94a3089191f11d735a5c9219007">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SYSCTL              44          // System Control</span>
<a name="l00076"></a><a class="code" href="tm4c123gh6pm_8h.html#a757c4f6c62c9dc236389ac3a6854eca0">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_FLASH               45          // Flash Memory Control and EEPROM</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>                                            <span class="comment">// Control</span>
<a name="l00078"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f9e698317aaf05a5c2acfa2d8874b8e">00078</a> <span class="preprocessor">#define INT_GPIOF               46          // GPIO Port F</span>
<a name="l00079"></a><a class="code" href="tm4c123gh6pm_8h.html#a66ddb73580d979be7865458da725c987">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART2               49          // UART2</span>
<a name="l00080"></a><a class="code" href="tm4c123gh6pm_8h.html#a46f9755bea2b9bd2776a402619999cec">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SSI1                50          // SSI1</span>
<a name="l00081"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7712a06407ec6ab1289db8498d551a1">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER3A             51          // 16/32-Bit Timer 3A</span>
<a name="l00082"></a><a class="code" href="tm4c123gh6pm_8h.html#ab28b598b534846cb2aa89ddd9f2efbb4">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER3B             52          // Timer 3B</span>
<a name="l00083"></a><a class="code" href="tm4c123gh6pm_8h.html#a546f5903e255834503221055b40ced94">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_I2C1                53          // I2C1</span>
<a name="l00084"></a><a class="code" href="tm4c123gh6pm_8h.html#a88c88d1a9754104471b09d65b6a30cfb">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_QEI1                54          // QEI1</span>
<a name="l00085"></a><a class="code" href="tm4c123gh6pm_8h.html#a558b59c0e287d09cbce813511d625359">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CAN0                55          // CAN0</span>
<a name="l00086"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b7634967149dfab6ff07e49a487a0f1">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_CAN1                56          // CAN1</span>
<a name="l00087"></a><a class="code" href="tm4c123gh6pm_8h.html#ad84becf4052b5a1a34e01a879a21683b">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_HIBERNATE           59          // Hibernation Module</span>
<a name="l00088"></a><a class="code" href="tm4c123gh6pm_8h.html#af7d5642aa894a9fe1b11a0340ac29503">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_USB0                60          // USB</span>
<a name="l00089"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c98012534ab11437f61392d784c25bc">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM0_3              61          // PWM Generator 3</span>
<a name="l00090"></a><a class="code" href="tm4c123gh6pm_8h.html#a5918bef59f0da17bcbe7a6dd3e7d361c">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UDMA                62          // uDMA Software</span>
<a name="l00091"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a574a6d4707e6abdfbfb07fe8531031">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UDMAERR             63          // uDMA Error</span>
<a name="l00092"></a><a class="code" href="tm4c123gh6pm_8h.html#a429b7d95ee06daaab88afa3dd67d0729">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC1SS0             64          // ADC1 Sequence 0</span>
<a name="l00093"></a><a class="code" href="tm4c123gh6pm_8h.html#a9dba741666cd3b9e54831c9b51dabba2">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC1SS1             65          // ADC1 Sequence 1</span>
<a name="l00094"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9b736e13f50c586e1f41c6f9b6abfca">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC1SS2             66          // ADC1 Sequence 2</span>
<a name="l00095"></a><a class="code" href="tm4c123gh6pm_8h.html#abc76f33789e18b36c392a8e9f4182519">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_ADC1SS3             67          // ADC1 Sequence 3</span>
<a name="l00096"></a><a class="code" href="tm4c123gh6pm_8h.html#ab30acea1e7bddd3ff18e1b3584dbdc5f">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SSI2                73          // SSI2</span>
<a name="l00097"></a><a class="code" href="tm4c123gh6pm_8h.html#aef6155ce20a5daa1aae067fb07cef724">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SSI3                74          // SSI3</span>
<a name="l00098"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f72097fc8914e1f287f2feb990faa80">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART3               75          // UART3</span>
<a name="l00099"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0f3c897c455a19fe3c5fac7c376e2f8">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART4               76          // UART4</span>
<a name="l00100"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0598bf7bd9a4087adefa2f0aeb2fb94">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART5               77          // UART5</span>
<a name="l00101"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ccfdaba4195df4c17f99b31a39906f9">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART6               78          // UART6</span>
<a name="l00102"></a><a class="code" href="tm4c123gh6pm_8h.html#a78f4171831793f5d3aac49a004d8a43d">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_UART7               79          // UART7</span>
<a name="l00103"></a><a class="code" href="tm4c123gh6pm_8h.html#aac2156c66ddd7588a076a9be0040dfaf">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_I2C2                84          // I2C2</span>
<a name="l00104"></a><a class="code" href="tm4c123gh6pm_8h.html#a91aa8862bb5c27755a9a01a7bc4f7af9">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_I2C3                85          // I2C3</span>
<a name="l00105"></a><a class="code" href="tm4c123gh6pm_8h.html#a9bc74859538339ce8c388132be9d9b22">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER4A             86          // 16/32-Bit Timer 4A</span>
<a name="l00106"></a><a class="code" href="tm4c123gh6pm_8h.html#a54441d962f2c9d5dc17d46d9992ba4fd">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER4B             87          // 16/32-Bit Timer 4B</span>
<a name="l00107"></a><a class="code" href="tm4c123gh6pm_8h.html#aafba7273726678aae6536b1248ad1a20">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER5A             108         // 16/32-Bit Timer 5A</span>
<a name="l00108"></a><a class="code" href="tm4c123gh6pm_8h.html#afbfc1b2e8556f4f60c69f318859e42ca">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_TIMER5B             109         // 16/32-Bit Timer 5B</span>
<a name="l00109"></a><a class="code" href="tm4c123gh6pm_8h.html#a8eede17216202003517578360f3b048b">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER0A            110         // 32/64-Bit Timer 0A</span>
<a name="l00110"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a44ba8048d23a83b0b646752582126a">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER0B            111         // 32/64-Bit Timer 0B</span>
<a name="l00111"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a24c6c62ec812cc2360eadb1d177d1c">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER1A            112         // 32/64-Bit Timer 1A</span>
<a name="l00112"></a><a class="code" href="tm4c123gh6pm_8h.html#a14f2c698d8a3cb0f0258c1f07dd02201">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER1B            113         // 32/64-Bit Timer 1B</span>
<a name="l00113"></a><a class="code" href="tm4c123gh6pm_8h.html#acf47bd1518e82b89a593d4ba5cef551e">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER2A            114         // 32/64-Bit Timer 2A</span>
<a name="l00114"></a><a class="code" href="tm4c123gh6pm_8h.html#affe77a42af3b2ed63a1b3b3b1482a24a">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER2B            115         // 32/64-Bit Timer 2B</span>
<a name="l00115"></a><a class="code" href="tm4c123gh6pm_8h.html#a936fe2835e849a9457af4cbbe8d391fd">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER3A            116         // 32/64-Bit Timer 3A</span>
<a name="l00116"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6534a1413436637a090f2b7d822f189">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER3B            117         // 32/64-Bit Timer 3B</span>
<a name="l00117"></a><a class="code" href="tm4c123gh6pm_8h.html#a098392e8b1f002dc2a8c0deca7fd727f">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER4A            118         // 32/64-Bit Timer 4A</span>
<a name="l00118"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7f6b3ad82b12d9a50c6e6192ea07150">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER4B            119         // 32/64-Bit Timer 4B</span>
<a name="l00119"></a><a class="code" href="tm4c123gh6pm_8h.html#aca1c040f78cce81dc3d3b9bb8cd41c75">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER5A            120         // 32/64-Bit Timer 5A</span>
<a name="l00120"></a><a class="code" href="tm4c123gh6pm_8h.html#a8aea23ac1dd16e15d1099ee40ea33dd7">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_WTIMER5B            121         // 32/64-Bit Timer 5B</span>
<a name="l00121"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cc059518f0e6c86357ec797f5ba6928">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_SYSEXC              122         // System Exception (imprecise)</span>
<a name="l00122"></a><a class="code" href="tm4c123gh6pm_8h.html#ac291bb5b7830633caf4d715c49fd65be">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM1_0              150         // PWM1 Generator 0</span>
<a name="l00123"></a><a class="code" href="tm4c123gh6pm_8h.html#a340472f30cccaa0777c0983d938a8c39">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM1_1              151         // PWM1 Generator 1</span>
<a name="l00124"></a><a class="code" href="tm4c123gh6pm_8h.html#a351549b2c6e5f964a02710258b87af7b">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM1_2              152         // PWM1 Generator 2</span>
<a name="l00125"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e4fcc4ec368cc57753b6c00aa0bf56f">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM1_3              153         // PWM1 Generator 3</span>
<a name="l00126"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0814d2d0d54ce7ac959f0d378c65bb8">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define INT_PWM1_FAULT          154         // PWM1 Fault</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128 <span class="comment">//*****************************************************************************</span>
<a name="l00129"></a>00129 <span class="comment">//</span>
<a name="l00130"></a>00130 <span class="comment">// Watchdog Timer registers (WATCHDOG0)</span>
<a name="l00131"></a>00131 <span class="comment">//</span>
<a name="l00132"></a>00132 <span class="comment">//*****************************************************************************</span>
<a name="l00133"></a><a class="code" href="tm4c123gh6pm_8h.html#ae57e63d0ea9326349631ba07e0e42183">00133</a> <span class="preprocessor">#define WATCHDOG0_LOAD_R        (*((volatile uint32_t *)0x40000000))</span>
<a name="l00134"></a><a class="code" href="tm4c123gh6pm_8h.html#a9405dd67cc3d499f31e7c67c2b40597d">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_VALUE_R       (*((volatile uint32_t *)0x40000004))</span>
<a name="l00135"></a><a class="code" href="tm4c123gh6pm_8h.html#a98abacabf893869799e0bdf89ea713ac">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_CTL_R         (*((volatile uint32_t *)0x40000008))</span>
<a name="l00136"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a98abc2423288e0bf15917a1ad03049">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_ICR_R         (*((volatile uint32_t *)0x4000000C))</span>
<a name="l00137"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c928d0fc7af056f8fdd27c56897e887">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_RIS_R         (*((volatile uint32_t *)0x40000010))</span>
<a name="l00138"></a><a class="code" href="tm4c123gh6pm_8h.html#a43e2aae74d2bf354694701eb8ce8d426">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_MIS_R         (*((volatile uint32_t *)0x40000014))</span>
<a name="l00139"></a><a class="code" href="tm4c123gh6pm_8h.html#a351175bfcd6ec1bcbaa01313ba82855b">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_TEST_R        (*((volatile uint32_t *)0x40000418))</span>
<a name="l00140"></a><a class="code" href="tm4c123gh6pm_8h.html#a73ae812c08afeef0b55e368d3a59e58d">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_LOCK_R        (*((volatile uint32_t *)0x40000C00))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a>00142 <span class="comment">//*****************************************************************************</span>
<a name="l00143"></a>00143 <span class="comment">//</span>
<a name="l00144"></a>00144 <span class="comment">// Watchdog Timer registers (WATCHDOG1)</span>
<a name="l00145"></a>00145 <span class="comment">//</span>
<a name="l00146"></a>00146 <span class="comment">//*****************************************************************************</span>
<a name="l00147"></a><a class="code" href="tm4c123gh6pm_8h.html#a386a12bf5bea58eefe04ecf3e7bf6535">00147</a> <span class="preprocessor">#define WATCHDOG1_LOAD_R        (*((volatile uint32_t *)0x40001000))</span>
<a name="l00148"></a><a class="code" href="tm4c123gh6pm_8h.html#ad414388b6be780047848ae585dfe2b64">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_VALUE_R       (*((volatile uint32_t *)0x40001004))</span>
<a name="l00149"></a><a class="code" href="tm4c123gh6pm_8h.html#a626bf13ac5f9782326ada0405ef905b3">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_CTL_R         (*((volatile uint32_t *)0x40001008))</span>
<a name="l00150"></a><a class="code" href="tm4c123gh6pm_8h.html#a07647e00d6985e185a128d71284d1da6">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_ICR_R         (*((volatile uint32_t *)0x4000100C))</span>
<a name="l00151"></a><a class="code" href="tm4c123gh6pm_8h.html#af2d6448000d527bcb72311e5ac9d727c">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_RIS_R         (*((volatile uint32_t *)0x40001010))</span>
<a name="l00152"></a><a class="code" href="tm4c123gh6pm_8h.html#a378080b7248ba3b1f64b19fcc7ed4f62">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_MIS_R         (*((volatile uint32_t *)0x40001014))</span>
<a name="l00153"></a><a class="code" href="tm4c123gh6pm_8h.html#a87247132ed4dbd0eeede06540f4f5b74">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_TEST_R        (*((volatile uint32_t *)0x40001418))</span>
<a name="l00154"></a><a class="code" href="tm4c123gh6pm_8h.html#ac524c788bd77f86cd3f1caad620f31f4">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_LOCK_R        (*((volatile uint32_t *)0x40001C00))</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="comment">//*****************************************************************************</span>
<a name="l00157"></a>00157 <span class="comment">//</span>
<a name="l00158"></a>00158 <span class="comment">// GPIO registers (PORTA)</span>
<a name="l00159"></a>00159 <span class="comment">//</span>
<a name="l00160"></a>00160 <span class="comment">//*****************************************************************************</span>
<a name="l00161"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b3013fcf9ba7a6278530f8bb2b46014">00161</a> <span class="preprocessor">#define GPIO_PORTA_DATA_BITS_R  ((volatile uint32_t *)0x40004000)</span>
<a name="l00162"></a><a class="code" href="tm4c123gh6pm_8h.html#aab6c9ecc299957bf3eba9696b940b3b9">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DATA_R       (*((volatile uint32_t *)0x400043FC))</span>
<a name="l00163"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bd88286093153428dc799f5431ecaa6">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DIR_R        (*((volatile uint32_t *)0x40004400))</span>
<a name="l00164"></a><a class="code" href="tm4c123gh6pm_8h.html#acdaa19016aaead56fe9e9f4dbdb063be">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_IS_R         (*((volatile uint32_t *)0x40004404))</span>
<a name="l00165"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e6fc0238c8df41d89a87b8f093807bf">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_IBE_R        (*((volatile uint32_t *)0x40004408))</span>
<a name="l00166"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d7c4bbac0295f6c36dfe6423e42240f">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_IEV_R        (*((volatile uint32_t *)0x4000440C))</span>
<a name="l00167"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e62e2dc2a886f4911396884f2da5f76">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_IM_R         (*((volatile uint32_t *)0x40004410))</span>
<a name="l00168"></a><a class="code" href="tm4c123gh6pm_8h.html#a9376a9af1ded6c9ccd2402394cd119dc">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_RIS_R        (*((volatile uint32_t *)0x40004414))</span>
<a name="l00169"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c216a194644f733065b2ee5a75e6ba2">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_MIS_R        (*((volatile uint32_t *)0x40004418))</span>
<a name="l00170"></a><a class="code" href="tm4c123gh6pm_8h.html#affe8c4927e1de048ed2f9e58f82fe28b">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_ICR_R        (*((volatile uint32_t *)0x4000441C))</span>
<a name="l00171"></a><a class="code" href="tm4c123gh6pm_8h.html#af5b07acb4f1cc3ca489610f8c70f0e95">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AFSEL_R      (*((volatile uint32_t *)0x40004420))</span>
<a name="l00172"></a><a class="code" href="tm4c123gh6pm_8h.html#a56dd2796abb76c8f58ca69c3b7ab50d8">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DR2R_R       (*((volatile uint32_t *)0x40004500))</span>
<a name="l00173"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ff535d4643c451b9d5038d52b6816e1">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DR4R_R       (*((volatile uint32_t *)0x40004504))</span>
<a name="l00174"></a><a class="code" href="tm4c123gh6pm_8h.html#a95d93b22279c12d8dc5d1ad208863dcb">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DR8R_R       (*((volatile uint32_t *)0x40004508))</span>
<a name="l00175"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1fccd98503194effe0948c11996e1d3">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_ODR_R        (*((volatile uint32_t *)0x4000450C))</span>
<a name="l00176"></a><a class="code" href="tm4c123gh6pm_8h.html#a29d38a6471dfec693f9ec4bd7f9550a0">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_PUR_R        (*((volatile uint32_t *)0x40004510))</span>
<a name="l00177"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0b677bdab618977e4d381c7aba01edc">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_PDR_R        (*((volatile uint32_t *)0x40004514))</span>
<a name="l00178"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f0afa967736918a74d0149d15ac6b33">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_SLR_R        (*((volatile uint32_t *)0x40004518))</span>
<a name="l00179"></a><a class="code" href="tm4c123gh6pm_8h.html#a803f6958edee8ea0e1b655978e66b8e1">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DEN_R        (*((volatile uint32_t *)0x4000451C))</span>
<a name="l00180"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f0f5595c812747799cf9ad570b4169f">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_LOCK_R       (*((volatile uint32_t *)0x40004520))</span>
<a name="l00181"></a><a class="code" href="tm4c123gh6pm_8h.html#a51a6914055b43c27be9a2bfceee00fc4">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_CR_R         (*((volatile uint32_t *)0x40004524))</span>
<a name="l00182"></a><a class="code" href="tm4c123gh6pm_8h.html#a41377c72de4d7805cd2252d5bf29be1a">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AMSEL_R      (*((volatile uint32_t *)0x40004528))</span>
<a name="l00183"></a><a class="code" href="tm4c123gh6pm_8h.html#ade9da9d2c5b929e1b256ea5100dfaf88">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_PCTL_R       (*((volatile uint32_t *)0x4000452C))</span>
<a name="l00184"></a><a class="code" href="tm4c123gh6pm_8h.html#abb32f240ad88d62f47b07801cc60f72d">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_ADCCTL_R     (*((volatile uint32_t *)0x40004530))</span>
<a name="l00185"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d310812ebb6cdaa7d59e2cde2133c9b">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_DMACTL_R     (*((volatile uint32_t *)0x40004534))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a>00187 <span class="comment">//*****************************************************************************</span>
<a name="l00188"></a>00188 <span class="comment">//</span>
<a name="l00189"></a>00189 <span class="comment">// GPIO registers (PORTB)</span>
<a name="l00190"></a>00190 <span class="comment">//</span>
<a name="l00191"></a>00191 <span class="comment">//*****************************************************************************</span>
<a name="l00192"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4d9117f7bb0cbd8e04feb33e3e982f0">00192</a> <span class="preprocessor">#define GPIO_PORTB_DATA_BITS_R  ((volatile uint32_t *)0x40005000)</span>
<a name="l00193"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8d764ef0ff488cb4d3aa5ebaed85c63">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DATA_R       (*((volatile uint32_t *)0x400053FC))</span>
<a name="l00194"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a1bacf2a566d3044b8796425744fac4">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DIR_R        (*((volatile uint32_t *)0x40005400))</span>
<a name="l00195"></a><a class="code" href="tm4c123gh6pm_8h.html#af88a773c516c396fff7933502a316a69">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_IS_R         (*((volatile uint32_t *)0x40005404))</span>
<a name="l00196"></a><a class="code" href="tm4c123gh6pm_8h.html#aa62c6591a87a691a4624fcfda187cf70">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_IBE_R        (*((volatile uint32_t *)0x40005408))</span>
<a name="l00197"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1521653f641bc01316b40dd766fba70">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_IEV_R        (*((volatile uint32_t *)0x4000540C))</span>
<a name="l00198"></a><a class="code" href="tm4c123gh6pm_8h.html#aea9401ccdfc9c389fac3e2eacc044ba5">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_IM_R         (*((volatile uint32_t *)0x40005410))</span>
<a name="l00199"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e1b69171492f354618e1b1fc48bb50a">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_RIS_R        (*((volatile uint32_t *)0x40005414))</span>
<a name="l00200"></a><a class="code" href="tm4c123gh6pm_8h.html#a34fd33d7a645a1a21520a6a46667494e">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_MIS_R        (*((volatile uint32_t *)0x40005418))</span>
<a name="l00201"></a><a class="code" href="tm4c123gh6pm_8h.html#ab37b472a35307f7848270824c385818c">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_ICR_R        (*((volatile uint32_t *)0x4000541C))</span>
<a name="l00202"></a><a class="code" href="tm4c123gh6pm_8h.html#a7022b70050a4f97658dce0aad02d0db1">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AFSEL_R      (*((volatile uint32_t *)0x40005420))</span>
<a name="l00203"></a><a class="code" href="tm4c123gh6pm_8h.html#a2aae00140fbd711a59384a6471185221">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DR2R_R       (*((volatile uint32_t *)0x40005500))</span>
<a name="l00204"></a><a class="code" href="tm4c123gh6pm_8h.html#a224dc97b5d3b2f085bb2ed9205d27138">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DR4R_R       (*((volatile uint32_t *)0x40005504))</span>
<a name="l00205"></a><a class="code" href="tm4c123gh6pm_8h.html#abd6ffdef6117b255af8e2286b334cc69">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DR8R_R       (*((volatile uint32_t *)0x40005508))</span>
<a name="l00206"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e276d326aaff3b009a4fb5c33293998">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_ODR_R        (*((volatile uint32_t *)0x4000550C))</span>
<a name="l00207"></a><a class="code" href="tm4c123gh6pm_8h.html#abfcd28903e52c694028b0359a00f22fb">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_PUR_R        (*((volatile uint32_t *)0x40005510))</span>
<a name="l00208"></a><a class="code" href="tm4c123gh6pm_8h.html#a23167c5334c9f71947da1a234b2f2950">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_PDR_R        (*((volatile uint32_t *)0x40005514))</span>
<a name="l00209"></a><a class="code" href="tm4c123gh6pm_8h.html#aad6578121556603b7decda150d543962">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_SLR_R        (*((volatile uint32_t *)0x40005518))</span>
<a name="l00210"></a><a class="code" href="tm4c123gh6pm_8h.html#abcfeaa888e77b65fe7d8f24151a8e54e">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DEN_R        (*((volatile uint32_t *)0x4000551C))</span>
<a name="l00211"></a><a class="code" href="tm4c123gh6pm_8h.html#afd3c385f1c3122e84bb1695e7bd492c6">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_LOCK_R       (*((volatile uint32_t *)0x40005520))</span>
<a name="l00212"></a><a class="code" href="tm4c123gh6pm_8h.html#a34c7bab0210a3ba8128547736c727969">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_CR_R         (*((volatile uint32_t *)0x40005524))</span>
<a name="l00213"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a502a5576e3339072d2163a26ddbf47">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AMSEL_R      (*((volatile uint32_t *)0x40005528))</span>
<a name="l00214"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3541a70b084dde10fc09023c35d0fb6">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_PCTL_R       (*((volatile uint32_t *)0x4000552C))</span>
<a name="l00215"></a><a class="code" href="tm4c123gh6pm_8h.html#a712e67bc7bc409eeabc7b9263db677bd">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_ADCCTL_R     (*((volatile uint32_t *)0x40005530))</span>
<a name="l00216"></a><a class="code" href="tm4c123gh6pm_8h.html#a43913fdeb19504a63badcaf2b90cd3ea">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_DMACTL_R     (*((volatile uint32_t *)0x40005534))</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>
<a name="l00218"></a>00218 <span class="comment">//*****************************************************************************</span>
<a name="l00219"></a>00219 <span class="comment">//</span>
<a name="l00220"></a>00220 <span class="comment">// GPIO registers (PORTC)</span>
<a name="l00221"></a>00221 <span class="comment">//</span>
<a name="l00222"></a>00222 <span class="comment">//*****************************************************************************</span>
<a name="l00223"></a><a class="code" href="tm4c123gh6pm_8h.html#a798ba6b1379bb2d9298ee0784a78c293">00223</a> <span class="preprocessor">#define GPIO_PORTC_DATA_BITS_R  ((volatile uint32_t *)0x40006000)</span>
<a name="l00224"></a><a class="code" href="tm4c123gh6pm_8h.html#ab20e9dbaab2cc772e0e2e99aed648746">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DATA_R       (*((volatile uint32_t *)0x400063FC))</span>
<a name="l00225"></a><a class="code" href="tm4c123gh6pm_8h.html#a50980c05ef7be04c5149fa577aadad1c">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DIR_R        (*((volatile uint32_t *)0x40006400))</span>
<a name="l00226"></a><a class="code" href="tm4c123gh6pm_8h.html#a33eccba4e9d64b7f752b07aab1cffbf0">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_IS_R         (*((volatile uint32_t *)0x40006404))</span>
<a name="l00227"></a><a class="code" href="tm4c123gh6pm_8h.html#a31e036e160db045e0706a8ef690e6aac">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_IBE_R        (*((volatile uint32_t *)0x40006408))</span>
<a name="l00228"></a><a class="code" href="tm4c123gh6pm_8h.html#a17f5e2279a0f2cbaa5b25b3003d49ab5">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_IEV_R        (*((volatile uint32_t *)0x4000640C))</span>
<a name="l00229"></a><a class="code" href="tm4c123gh6pm_8h.html#abaff544aafda1fb1a3eb3676a83be697">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_IM_R         (*((volatile uint32_t *)0x40006410))</span>
<a name="l00230"></a><a class="code" href="tm4c123gh6pm_8h.html#a92f9342ac6905390191fe9ec1efd7c35">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_RIS_R        (*((volatile uint32_t *)0x40006414))</span>
<a name="l00231"></a><a class="code" href="tm4c123gh6pm_8h.html#a065131eff8db20748b4af5191d444f36">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_MIS_R        (*((volatile uint32_t *)0x40006418))</span>
<a name="l00232"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fb2716cb88231623b019fc35fc717ee">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_ICR_R        (*((volatile uint32_t *)0x4000641C))</span>
<a name="l00233"></a><a class="code" href="tm4c123gh6pm_8h.html#aebd31e6e018dfc5697d0bdfccfeb7c91">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AFSEL_R      (*((volatile uint32_t *)0x40006420))</span>
<a name="l00234"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b73c39f361c6b0fc54e902e3b22ac34">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DR2R_R       (*((volatile uint32_t *)0x40006500))</span>
<a name="l00235"></a><a class="code" href="tm4c123gh6pm_8h.html#a2dc90e847fbb77c39dd0d7a71289499f">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DR4R_R       (*((volatile uint32_t *)0x40006504))</span>
<a name="l00236"></a><a class="code" href="tm4c123gh6pm_8h.html#a1969a1a6657ec4280b38b434d9e9c8cc">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DR8R_R       (*((volatile uint32_t *)0x40006508))</span>
<a name="l00237"></a><a class="code" href="tm4c123gh6pm_8h.html#af64ac72b5febc49936749fcb210e0fdd">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_ODR_R        (*((volatile uint32_t *)0x4000650C))</span>
<a name="l00238"></a><a class="code" href="tm4c123gh6pm_8h.html#aeaef21d498b81a75664998bb184adf04">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_PUR_R        (*((volatile uint32_t *)0x40006510))</span>
<a name="l00239"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9c16e0c069199abee859b72028d4a59">00239</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_PDR_R        (*((volatile uint32_t *)0x40006514))</span>
<a name="l00240"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fa3a15f92ec0eae95cbfcf7d8b41a99">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_SLR_R        (*((volatile uint32_t *)0x40006518))</span>
<a name="l00241"></a><a class="code" href="tm4c123gh6pm_8h.html#ac13fd6d5ec4afe4147b3458f9b82b929">00241</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DEN_R        (*((volatile uint32_t *)0x4000651C))</span>
<a name="l00242"></a><a class="code" href="tm4c123gh6pm_8h.html#a0dc013d79782d8e4c2764aa868230eda">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_LOCK_R       (*((volatile uint32_t *)0x40006520))</span>
<a name="l00243"></a><a class="code" href="tm4c123gh6pm_8h.html#a02ece7b0366aa8f64a8d56bb22973358">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_CR_R         (*((volatile uint32_t *)0x40006524))</span>
<a name="l00244"></a><a class="code" href="tm4c123gh6pm_8h.html#aebbdbe375f50f7bdcee844b9f8b9388c">00244</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AMSEL_R      (*((volatile uint32_t *)0x40006528))</span>
<a name="l00245"></a><a class="code" href="tm4c123gh6pm_8h.html#a039bb93eb3dfed63d1a6299a12ccd235">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_PCTL_R       (*((volatile uint32_t *)0x4000652C))</span>
<a name="l00246"></a><a class="code" href="tm4c123gh6pm_8h.html#a40bb4b7f37f2422f737464e03c3a8982">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_ADCCTL_R     (*((volatile uint32_t *)0x40006530))</span>
<a name="l00247"></a><a class="code" href="tm4c123gh6pm_8h.html#a80fe2113e3177bc0373afa9c7aee8ae2">00247</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_DMACTL_R     (*((volatile uint32_t *)0x40006534))</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00249"></a>00249 <span class="comment">//*****************************************************************************</span>
<a name="l00250"></a>00250 <span class="comment">//</span>
<a name="l00251"></a>00251 <span class="comment">// GPIO registers (PORTD)</span>
<a name="l00252"></a>00252 <span class="comment">//</span>
<a name="l00253"></a>00253 <span class="comment">//*****************************************************************************</span>
<a name="l00254"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4ccfddf40588ab8dcb8924babd79527">00254</a> <span class="preprocessor">#define GPIO_PORTD_DATA_BITS_R  ((volatile uint32_t *)0x40007000)</span>
<a name="l00255"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0d3399a138102ee061bca7015c266c1">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DATA_R       (*((volatile uint32_t *)0x400073FC))</span>
<a name="l00256"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d6b3cdd74974a77f72f48b850350734">00256</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DIR_R        (*((volatile uint32_t *)0x40007400))</span>
<a name="l00257"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b4b43364c49edb08cfba65e0b140bd9">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_IS_R         (*((volatile uint32_t *)0x40007404))</span>
<a name="l00258"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d77cb6ec1cc67a6db490c7264530b32">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_IBE_R        (*((volatile uint32_t *)0x40007408))</span>
<a name="l00259"></a><a class="code" href="tm4c123gh6pm_8h.html#ac37caf4b4a81e4cf9d576e18c1c61296">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_IEV_R        (*((volatile uint32_t *)0x4000740C))</span>
<a name="l00260"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d2ed74e9fbca881c2e96a3076e63732">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_IM_R         (*((volatile uint32_t *)0x40007410))</span>
<a name="l00261"></a><a class="code" href="tm4c123gh6pm_8h.html#afb6da64ad4cee5f6fb5258e2710509fa">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_RIS_R        (*((volatile uint32_t *)0x40007414))</span>
<a name="l00262"></a><a class="code" href="tm4c123gh6pm_8h.html#a93d1dc4c03f03efed80a541d2544e165">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_MIS_R        (*((volatile uint32_t *)0x40007418))</span>
<a name="l00263"></a><a class="code" href="tm4c123gh6pm_8h.html#ae19e344d7e4dfa991f699685da0cfc65">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_ICR_R        (*((volatile uint32_t *)0x4000741C))</span>
<a name="l00264"></a><a class="code" href="tm4c123gh6pm_8h.html#a97eeedd60368782e6374a99071b00779">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AFSEL_R      (*((volatile uint32_t *)0x40007420))</span>
<a name="l00265"></a><a class="code" href="tm4c123gh6pm_8h.html#aca6a0f8d8028c629fad2b379c2ae651a">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DR2R_R       (*((volatile uint32_t *)0x40007500))</span>
<a name="l00266"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8026287b1c6a0f47cf5497357281525">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DR4R_R       (*((volatile uint32_t *)0x40007504))</span>
<a name="l00267"></a><a class="code" href="tm4c123gh6pm_8h.html#a05ec8b15d8a6aa287724f1573f8126f5">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DR8R_R       (*((volatile uint32_t *)0x40007508))</span>
<a name="l00268"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b4953fa28d41e3442001c64c90abf95">00268</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_ODR_R        (*((volatile uint32_t *)0x4000750C))</span>
<a name="l00269"></a><a class="code" href="tm4c123gh6pm_8h.html#acf4706f2b9ef14286e79c21ead4734c7">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_PUR_R        (*((volatile uint32_t *)0x40007510))</span>
<a name="l00270"></a><a class="code" href="tm4c123gh6pm_8h.html#a19a116ac60c7c20221cb19360181bbd7">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_PDR_R        (*((volatile uint32_t *)0x40007514))</span>
<a name="l00271"></a><a class="code" href="tm4c123gh6pm_8h.html#a25990af8e360f97d9039ad6b20072910">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_SLR_R        (*((volatile uint32_t *)0x40007518))</span>
<a name="l00272"></a><a class="code" href="tm4c123gh6pm_8h.html#a37a81aa284c08f621656d5a3375dd42e">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DEN_R        (*((volatile uint32_t *)0x4000751C))</span>
<a name="l00273"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b56aac6d49c15704f5b9ebc8750a1a4">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_LOCK_R       (*((volatile uint32_t *)0x40007520))</span>
<a name="l00274"></a><a class="code" href="tm4c123gh6pm_8h.html#a92b46ca3cdd353e4c93d2fdb364fa47c">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_CR_R         (*((volatile uint32_t *)0x40007524))</span>
<a name="l00275"></a><a class="code" href="tm4c123gh6pm_8h.html#a405d017e972db8371ab51129aa17c0b1">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AMSEL_R      (*((volatile uint32_t *)0x40007528))</span>
<a name="l00276"></a><a class="code" href="tm4c123gh6pm_8h.html#a9632c3e19b49afe8ce5f8d10c8a45e6e">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_PCTL_R       (*((volatile uint32_t *)0x4000752C))</span>
<a name="l00277"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa49f23068e1ac5be157417438b862ee">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_ADCCTL_R     (*((volatile uint32_t *)0x40007530))</span>
<a name="l00278"></a><a class="code" href="tm4c123gh6pm_8h.html#a273b31ad78ce6687586de314c65cff24">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_DMACTL_R     (*((volatile uint32_t *)0x40007534))</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span>
<a name="l00280"></a>00280 <span class="comment">//*****************************************************************************</span>
<a name="l00281"></a>00281 <span class="comment">//</span>
<a name="l00282"></a>00282 <span class="comment">// SSI registers (SSI0)</span>
<a name="l00283"></a>00283 <span class="comment">//</span>
<a name="l00284"></a>00284 <span class="comment">//*****************************************************************************</span>
<a name="l00285"></a><a class="code" href="tm4c123gh6pm_8h.html#a37e8a93da47e45a642ca63b0909791c6">00285</a> <span class="preprocessor">#define SSI0_CR0_R              (*((volatile uint32_t *)0x40008000))</span>
<a name="l00286"></a><a class="code" href="tm4c123gh6pm_8h.html#acd9e4a49690496b43c90352335910f65">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_CR1_R              (*((volatile uint32_t *)0x40008004))</span>
<a name="l00287"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ee80f5c5299bc332d7d7e015420141d">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_DR_R               (*((volatile uint32_t *)0x40008008))</span>
<a name="l00288"></a><a class="code" href="tm4c123gh6pm_8h.html#abcd1aa286b4377d15e60459098178a11">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_SR_R               (*((volatile uint32_t *)0x4000800C))</span>
<a name="l00289"></a><a class="code" href="tm4c123gh6pm_8h.html#a62abcca590ab9b26ddc81a75e3198156">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_CPSR_R             (*((volatile uint32_t *)0x40008010))</span>
<a name="l00290"></a><a class="code" href="tm4c123gh6pm_8h.html#a25b7fa5a2d5d0fe13cd827dfa3025852">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_IM_R               (*((volatile uint32_t *)0x40008014))</span>
<a name="l00291"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4234b23309f8979ff4acb30d07edac7">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_RIS_R              (*((volatile uint32_t *)0x40008018))</span>
<a name="l00292"></a><a class="code" href="tm4c123gh6pm_8h.html#a2839ab205e81812195adb0285a813fd3">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_MIS_R              (*((volatile uint32_t *)0x4000801C))</span>
<a name="l00293"></a><a class="code" href="tm4c123gh6pm_8h.html#a0eae4d5a9c23dffbb458f2528c947ace">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_ICR_R              (*((volatile uint32_t *)0x40008020))</span>
<a name="l00294"></a><a class="code" href="tm4c123gh6pm_8h.html#ab46023b0c29bc5ce63aca947ced57bce">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_DMACTL_R           (*((volatile uint32_t *)0x40008024))</span>
<a name="l00295"></a><a class="code" href="tm4c123gh6pm_8h.html#a322e9c2590de5efe88fe649126838edf">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_CC_R               (*((volatile uint32_t *)0x40008FC8))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span>
<a name="l00297"></a>00297 <span class="comment">//*****************************************************************************</span>
<a name="l00298"></a>00298 <span class="comment">//</span>
<a name="l00299"></a>00299 <span class="comment">// SSI registers (SSI1)</span>
<a name="l00300"></a>00300 <span class="comment">//</span>
<a name="l00301"></a>00301 <span class="comment">//*****************************************************************************</span>
<a name="l00302"></a><a class="code" href="tm4c123gh6pm_8h.html#afe2adba8d8bf206e1ea45fd2e4ce2f70">00302</a> <span class="preprocessor">#define SSI1_CR0_R              (*((volatile uint32_t *)0x40009000))</span>
<a name="l00303"></a><a class="code" href="tm4c123gh6pm_8h.html#aa30cc3cc67bf2aa14f5670349e1954e0">00303</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_CR1_R              (*((volatile uint32_t *)0x40009004))</span>
<a name="l00304"></a><a class="code" href="tm4c123gh6pm_8h.html#ae289dfbad40d8d445a26b2709eddcdfb">00304</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_DR_R               (*((volatile uint32_t *)0x40009008))</span>
<a name="l00305"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9e063ee9ee7a44f3201ea316d3e6e5d">00305</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_SR_R               (*((volatile uint32_t *)0x4000900C))</span>
<a name="l00306"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bdf589e605dfb910f671bc08a5cdcdb">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_CPSR_R             (*((volatile uint32_t *)0x40009010))</span>
<a name="l00307"></a><a class="code" href="tm4c123gh6pm_8h.html#aecfc6eb117f470a0b1739b2ca46527a3">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_IM_R               (*((volatile uint32_t *)0x40009014))</span>
<a name="l00308"></a><a class="code" href="tm4c123gh6pm_8h.html#acd362feee6104b7c594640cc92146c04">00308</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_RIS_R              (*((volatile uint32_t *)0x40009018))</span>
<a name="l00309"></a><a class="code" href="tm4c123gh6pm_8h.html#af3b6c2cbb331f52216b9dd57dac5d6bc">00309</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_MIS_R              (*((volatile uint32_t *)0x4000901C))</span>
<a name="l00310"></a><a class="code" href="tm4c123gh6pm_8h.html#a582b737442dca36dc8c9151bab47f892">00310</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_ICR_R              (*((volatile uint32_t *)0x40009020))</span>
<a name="l00311"></a><a class="code" href="tm4c123gh6pm_8h.html#aba19886b743c45fb0b41329a0c411e0c">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_DMACTL_R           (*((volatile uint32_t *)0x40009024))</span>
<a name="l00312"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a209d9d3249b498823e799d8686e639">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_CC_R               (*((volatile uint32_t *)0x40009FC8))</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span>
<a name="l00314"></a>00314 <span class="comment">//*****************************************************************************</span>
<a name="l00315"></a>00315 <span class="comment">//</span>
<a name="l00316"></a>00316 <span class="comment">// SSI registers (SSI2)</span>
<a name="l00317"></a>00317 <span class="comment">//</span>
<a name="l00318"></a>00318 <span class="comment">//*****************************************************************************</span>
<a name="l00319"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d9f0aa1cb0632c50416463e15aed835">00319</a> <span class="preprocessor">#define SSI2_CR0_R              (*((volatile uint32_t *)0x4000A000))</span>
<a name="l00320"></a><a class="code" href="tm4c123gh6pm_8h.html#a836ad30dd9466c096989d22cced06ce4">00320</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_CR1_R              (*((volatile uint32_t *)0x4000A004))</span>
<a name="l00321"></a><a class="code" href="tm4c123gh6pm_8h.html#a54d1f42e64e9e813f91fb70283158d27">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_DR_R               (*((volatile uint32_t *)0x4000A008))</span>
<a name="l00322"></a><a class="code" href="tm4c123gh6pm_8h.html#af4663d60fb69b0f5bde3398294f88792">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_SR_R               (*((volatile uint32_t *)0x4000A00C))</span>
<a name="l00323"></a><a class="code" href="tm4c123gh6pm_8h.html#a485473c9b5ab38de2bc8c00d43979587">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_CPSR_R             (*((volatile uint32_t *)0x4000A010))</span>
<a name="l00324"></a><a class="code" href="tm4c123gh6pm_8h.html#a3285268feaf0ccccd585b9321cfd878c">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_IM_R               (*((volatile uint32_t *)0x4000A014))</span>
<a name="l00325"></a><a class="code" href="tm4c123gh6pm_8h.html#af8495aa6711b1360b7ff42005bb3eae4">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_RIS_R              (*((volatile uint32_t *)0x4000A018))</span>
<a name="l00326"></a><a class="code" href="tm4c123gh6pm_8h.html#aff25b07af00121fc80c314cc22c149fe">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_MIS_R              (*((volatile uint32_t *)0x4000A01C))</span>
<a name="l00327"></a><a class="code" href="tm4c123gh6pm_8h.html#a285af3e79efe21af7ee9714a4a8471cc">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_ICR_R              (*((volatile uint32_t *)0x4000A020))</span>
<a name="l00328"></a><a class="code" href="tm4c123gh6pm_8h.html#a336469e731dab129ce87cc9d33de8d51">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_DMACTL_R           (*((volatile uint32_t *)0x4000A024))</span>
<a name="l00329"></a><a class="code" href="tm4c123gh6pm_8h.html#aff49c34ca230817810d37c55a04e1066">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI2_CC_R               (*((volatile uint32_t *)0x4000AFC8))</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span>
<a name="l00331"></a>00331 <span class="comment">//*****************************************************************************</span>
<a name="l00332"></a>00332 <span class="comment">//</span>
<a name="l00333"></a>00333 <span class="comment">// SSI registers (SSI3)</span>
<a name="l00334"></a>00334 <span class="comment">//</span>
<a name="l00335"></a>00335 <span class="comment">//*****************************************************************************</span>
<a name="l00336"></a><a class="code" href="tm4c123gh6pm_8h.html#a016ce5bc18a99d229a7b7995fb7735bd">00336</a> <span class="preprocessor">#define SSI3_CR0_R              (*((volatile uint32_t *)0x4000B000))</span>
<a name="l00337"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5227be0f9bb4cbe01a3ae3e79cc3d06">00337</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_CR1_R              (*((volatile uint32_t *)0x4000B004))</span>
<a name="l00338"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9e46567c37cbf5cafafcdfbc2ba2c1e">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_DR_R               (*((volatile uint32_t *)0x4000B008))</span>
<a name="l00339"></a><a class="code" href="tm4c123gh6pm_8h.html#a249161bb80be3913b8cf68a07d2a8db0">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_SR_R               (*((volatile uint32_t *)0x4000B00C))</span>
<a name="l00340"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c580122ab1db8dee1e3667d90376a78">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_CPSR_R             (*((volatile uint32_t *)0x4000B010))</span>
<a name="l00341"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6dfc8650c568235c205fd646087b560">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_IM_R               (*((volatile uint32_t *)0x4000B014))</span>
<a name="l00342"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ee7423ac51fd03e59f30bc536c2e709">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_RIS_R              (*((volatile uint32_t *)0x4000B018))</span>
<a name="l00343"></a><a class="code" href="tm4c123gh6pm_8h.html#a5697df01b1f2eb5c45de27e035aea5d4">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_MIS_R              (*((volatile uint32_t *)0x4000B01C))</span>
<a name="l00344"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9ca3a5d850ddfc1816abdecdcab5f74">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_ICR_R              (*((volatile uint32_t *)0x4000B020))</span>
<a name="l00345"></a><a class="code" href="tm4c123gh6pm_8h.html#ac35d1089bb6f0fe945984d97452ffd16">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_DMACTL_R           (*((volatile uint32_t *)0x4000B024))</span>
<a name="l00346"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ed8e588b817debf436f2d394b385244">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI3_CC_R               (*((volatile uint32_t *)0x4000BFC8))</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>
<a name="l00348"></a>00348 <span class="comment">//*****************************************************************************</span>
<a name="l00349"></a>00349 <span class="comment">//</span>
<a name="l00350"></a>00350 <span class="comment">// UART registers (UART0)</span>
<a name="l00351"></a>00351 <span class="comment">//</span>
<a name="l00352"></a>00352 <span class="comment">//*****************************************************************************</span>
<a name="l00353"></a><a class="code" href="tm4c123gh6pm_8h.html#a790578e9f5f0a737207fb693978e557d">00353</a> <span class="preprocessor">#define UART0_DR_R              (*((volatile uint32_t *)0x4000C000))</span>
<a name="l00354"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d85cebe47a5e7dc1c4992536d1498aa">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_RSR_R             (*((volatile uint32_t *)0x4000C004))</span>
<a name="l00355"></a><a class="code" href="tm4c123gh6pm_8h.html#a299ebd26b9346599fdf71e5aa3806b16">00355</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_ECR_R             (*((volatile uint32_t *)0x4000C004))</span>
<a name="l00356"></a><a class="code" href="tm4c123gh6pm_8h.html#ae738100d51303b557a9547805432a1c5">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_FR_R              (*((volatile uint32_t *)0x4000C018))</span>
<a name="l00357"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2847f69c2202fc273d496ee5ad0726b">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_ILPR_R            (*((volatile uint32_t *)0x4000C020))</span>
<a name="l00358"></a><a class="code" href="tm4c123gh6pm_8h.html#ae16c9fb116fb143bda75e5389325ebbe">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_IBRD_R            (*((volatile uint32_t *)0x4000C024))</span>
<a name="l00359"></a><a class="code" href="tm4c123gh6pm_8h.html#a4dd10db3d1bd613f3d8bbf86cc534937">00359</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_FBRD_R            (*((volatile uint32_t *)0x4000C028))</span>
<a name="l00360"></a><a class="code" href="tm4c123gh6pm_8h.html#acb65c4d58de72b98b81b1358f88d8f62">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_LCRH_R            (*((volatile uint32_t *)0x4000C02C))</span>
<a name="l00361"></a><a class="code" href="tm4c123gh6pm_8h.html#a325cfd8c0c88771955a886d92127372b">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_CTL_R             (*((volatile uint32_t *)0x4000C030))</span>
<a name="l00362"></a><a class="code" href="tm4c123gh6pm_8h.html#a695e6a7a75019012f46e99b4ee9fbb91">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_IFLS_R            (*((volatile uint32_t *)0x4000C034))</span>
<a name="l00363"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2d0a1142fb2005e44f21dc0704e17ac">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_IM_R              (*((volatile uint32_t *)0x4000C038))</span>
<a name="l00364"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d6bdb1353b6b9ee808811af2dd1a3e7">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_RIS_R             (*((volatile uint32_t *)0x4000C03C))</span>
<a name="l00365"></a><a class="code" href="tm4c123gh6pm_8h.html#a92e7c42254ef08ad2320b2a879961a65">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_MIS_R             (*((volatile uint32_t *)0x4000C040))</span>
<a name="l00366"></a><a class="code" href="tm4c123gh6pm_8h.html#a10640b112c27db38978399adb2dbe5ef">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_ICR_R             (*((volatile uint32_t *)0x4000C044))</span>
<a name="l00367"></a><a class="code" href="tm4c123gh6pm_8h.html#ac00e5e46d103960ea6145a9411ca34cb">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_DMACTL_R          (*((volatile uint32_t *)0x4000C048))</span>
<a name="l00368"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7d7f81823eba05108c711ca44e2a7e9">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_9BITADDR_R        (*((volatile uint32_t *)0x4000C0A4))</span>
<a name="l00369"></a><a class="code" href="tm4c123gh6pm_8h.html#a71be5b104e96f5ed6cd963cc8786da1c">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_9BITAMASK_R       (*((volatile uint32_t *)0x4000C0A8))</span>
<a name="l00370"></a><a class="code" href="tm4c123gh6pm_8h.html#a8415c87a9c283e58874b96a86edcd61d">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_PP_R              (*((volatile uint32_t *)0x4000CFC0))</span>
<a name="l00371"></a><a class="code" href="tm4c123gh6pm_8h.html#adedc541d594d4b9191b2cc9b064b8922">00371</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_CC_R              (*((volatile uint32_t *)0x4000CFC8))</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span>
<a name="l00373"></a>00373 <span class="comment">//*****************************************************************************</span>
<a name="l00374"></a>00374 <span class="comment">//</span>
<a name="l00375"></a>00375 <span class="comment">// UART registers (UART1)</span>
<a name="l00376"></a>00376 <span class="comment">//</span>
<a name="l00377"></a>00377 <span class="comment">//*****************************************************************************</span>
<a name="l00378"></a><a class="code" href="tm4c123gh6pm_8h.html#adafb8ccff5dd20ae22dea6e19899f583">00378</a> <span class="preprocessor">#define UART1_DR_R              (*((volatile uint32_t *)0x4000D000))</span>
<a name="l00379"></a><a class="code" href="tm4c123gh6pm_8h.html#a92126b6fc33b71660eb881032b74c1f1">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_RSR_R             (*((volatile uint32_t *)0x4000D004))</span>
<a name="l00380"></a><a class="code" href="tm4c123gh6pm_8h.html#a98a3a8d6e1098fe75f321a782ac9f690">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_ECR_R             (*((volatile uint32_t *)0x4000D004))</span>
<a name="l00381"></a><a class="code" href="tm4c123gh6pm_8h.html#af4e88cb7e1542cf3ae483ce30bf5c594">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_FR_R              (*((volatile uint32_t *)0x4000D018))</span>
<a name="l00382"></a><a class="code" href="tm4c123gh6pm_8h.html#a407872eb2c37e463c1e18a278b3e6118">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_ILPR_R            (*((volatile uint32_t *)0x4000D020))</span>
<a name="l00383"></a><a class="code" href="tm4c123gh6pm_8h.html#abba599d2019af5bf654bed2fab6a229a">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_IBRD_R            (*((volatile uint32_t *)0x4000D024))</span>
<a name="l00384"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9eb10c572287ddb7c038c4d8c6dc821">00384</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_FBRD_R            (*((volatile uint32_t *)0x4000D028))</span>
<a name="l00385"></a><a class="code" href="tm4c123gh6pm_8h.html#a29c4846edfb7a32f1134e7474edb570a">00385</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_LCRH_R            (*((volatile uint32_t *)0x4000D02C))</span>
<a name="l00386"></a><a class="code" href="tm4c123gh6pm_8h.html#a1be96d94ab720a638744c54654bf5829">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CTL_R             (*((volatile uint32_t *)0x4000D030))</span>
<a name="l00387"></a><a class="code" href="tm4c123gh6pm_8h.html#a61576c9c161312edfea697201aefc186">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_IFLS_R            (*((volatile uint32_t *)0x4000D034))</span>
<a name="l00388"></a><a class="code" href="tm4c123gh6pm_8h.html#ab065808604e4e7c1dd84f3533c04afe7">00388</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_IM_R              (*((volatile uint32_t *)0x4000D038))</span>
<a name="l00389"></a><a class="code" href="tm4c123gh6pm_8h.html#aae8f97620898a1dbbeb4645a2bd802ce">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_RIS_R             (*((volatile uint32_t *)0x4000D03C))</span>
<a name="l00390"></a><a class="code" href="tm4c123gh6pm_8h.html#a22945f4710ec4e3be53405d020638042">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_MIS_R             (*((volatile uint32_t *)0x4000D040))</span>
<a name="l00391"></a><a class="code" href="tm4c123gh6pm_8h.html#a660e8cf9e6ece816ae413f884486825d">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_ICR_R             (*((volatile uint32_t *)0x4000D044))</span>
<a name="l00392"></a><a class="code" href="tm4c123gh6pm_8h.html#a25fe6072aabb84d2286f85541e6962fb">00392</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_DMACTL_R          (*((volatile uint32_t *)0x4000D048))</span>
<a name="l00393"></a><a class="code" href="tm4c123gh6pm_8h.html#a7520fa17e597a57422c30edd0a620044">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_9BITADDR_R        (*((volatile uint32_t *)0x4000D0A4))</span>
<a name="l00394"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8f51e8128f21f5bbc2aea2d3d898fe1">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_9BITAMASK_R       (*((volatile uint32_t *)0x4000D0A8))</span>
<a name="l00395"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6e89bc7a402f4efe1691037d721579d">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_PP_R              (*((volatile uint32_t *)0x4000DFC0))</span>
<a name="l00396"></a><a class="code" href="tm4c123gh6pm_8h.html#ada02b8bacaa4c12e3996683869300ffe">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_CC_R              (*((volatile uint32_t *)0x4000DFC8))</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span>
<a name="l00398"></a>00398 <span class="comment">//*****************************************************************************</span>
<a name="l00399"></a>00399 <span class="comment">//</span>
<a name="l00400"></a>00400 <span class="comment">// UART registers (UART2)</span>
<a name="l00401"></a>00401 <span class="comment">//</span>
<a name="l00402"></a>00402 <span class="comment">//*****************************************************************************</span>
<a name="l00403"></a><a class="code" href="tm4c123gh6pm_8h.html#ab06006171cb02f784fbcf659438b3764">00403</a> <span class="preprocessor">#define UART2_DR_R              (*((volatile uint32_t *)0x4000E000))</span>
<a name="l00404"></a><a class="code" href="tm4c123gh6pm_8h.html#a74bfef90ba0c926dfae7b6345400eb72">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_RSR_R             (*((volatile uint32_t *)0x4000E004))</span>
<a name="l00405"></a><a class="code" href="tm4c123gh6pm_8h.html#a001bd7d0a6720b4ea4fd5661fc23559d">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_ECR_R             (*((volatile uint32_t *)0x4000E004))</span>
<a name="l00406"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b3ba1b1a2f7a477799fd6769d384aef">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_FR_R              (*((volatile uint32_t *)0x4000E018))</span>
<a name="l00407"></a><a class="code" href="tm4c123gh6pm_8h.html#ab656813bae668be8ed9cd62a3826aaf5">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_ILPR_R            (*((volatile uint32_t *)0x4000E020))</span>
<a name="l00408"></a><a class="code" href="tm4c123gh6pm_8h.html#acb80a5f30c70ad8a209b0a54db792b3f">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_IBRD_R            (*((volatile uint32_t *)0x4000E024))</span>
<a name="l00409"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e3056ec63f1566e01c3566ee1cc9354">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_FBRD_R            (*((volatile uint32_t *)0x4000E028))</span>
<a name="l00410"></a><a class="code" href="tm4c123gh6pm_8h.html#a3783038d34ef9b0f220fbd97bafe5886">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_LCRH_R            (*((volatile uint32_t *)0x4000E02C))</span>
<a name="l00411"></a><a class="code" href="tm4c123gh6pm_8h.html#ac820c71c788e54750da75e5cdb5d335c">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CTL_R             (*((volatile uint32_t *)0x4000E030))</span>
<a name="l00412"></a><a class="code" href="tm4c123gh6pm_8h.html#ade01338122a05cc241d70aef6074cac8">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_IFLS_R            (*((volatile uint32_t *)0x4000E034))</span>
<a name="l00413"></a><a class="code" href="tm4c123gh6pm_8h.html#a800110369b6166b1f3bd557d07e72e37">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_IM_R              (*((volatile uint32_t *)0x4000E038))</span>
<a name="l00414"></a><a class="code" href="tm4c123gh6pm_8h.html#a07caf5bd79ded30034fddc1911129f94">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_RIS_R             (*((volatile uint32_t *)0x4000E03C))</span>
<a name="l00415"></a><a class="code" href="tm4c123gh6pm_8h.html#a89e27eda398af89d27b6ef89c3d61926">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_MIS_R             (*((volatile uint32_t *)0x4000E040))</span>
<a name="l00416"></a><a class="code" href="tm4c123gh6pm_8h.html#a605e70756ba1f0d0041382c2a467e049">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_ICR_R             (*((volatile uint32_t *)0x4000E044))</span>
<a name="l00417"></a><a class="code" href="tm4c123gh6pm_8h.html#ab096fe706631dc1572578fd818d4d695">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_DMACTL_R          (*((volatile uint32_t *)0x4000E048))</span>
<a name="l00418"></a><a class="code" href="tm4c123gh6pm_8h.html#a673940d4adeaa1e1204e026b70385386">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_9BITADDR_R        (*((volatile uint32_t *)0x4000E0A4))</span>
<a name="l00419"></a><a class="code" href="tm4c123gh6pm_8h.html#a37359d3f66c71d03c8c614c3d37508a8">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_9BITAMASK_R       (*((volatile uint32_t *)0x4000E0A8))</span>
<a name="l00420"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6f9ab08b3dff180b6c9450114c54fec">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_PP_R              (*((volatile uint32_t *)0x4000EFC0))</span>
<a name="l00421"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6117d4e40b14c371636d5b5e689b8f4">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_CC_R              (*((volatile uint32_t *)0x4000EFC8))</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>
<a name="l00423"></a>00423 <span class="comment">//*****************************************************************************</span>
<a name="l00424"></a>00424 <span class="comment">//</span>
<a name="l00425"></a>00425 <span class="comment">// UART registers (UART3)</span>
<a name="l00426"></a>00426 <span class="comment">//</span>
<a name="l00427"></a>00427 <span class="comment">//*****************************************************************************</span>
<a name="l00428"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a6a225d3fdb1af808681b1956d6181d">00428</a> <span class="preprocessor">#define UART3_DR_R              (*((volatile uint32_t *)0x4000F000))</span>
<a name="l00429"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1504f2991829b8d00b07eddf5ce9e92">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_RSR_R             (*((volatile uint32_t *)0x4000F004))</span>
<a name="l00430"></a><a class="code" href="tm4c123gh6pm_8h.html#a342a7fd77c515fec2706464822e2c65e">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_ECR_R             (*((volatile uint32_t *)0x4000F004))</span>
<a name="l00431"></a><a class="code" href="tm4c123gh6pm_8h.html#a76f2644898381e0e3e211241eec9d194">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_FR_R              (*((volatile uint32_t *)0x4000F018))</span>
<a name="l00432"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a4bb7a55e2236f8e2ae3b97589807b4">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_ILPR_R            (*((volatile uint32_t *)0x4000F020))</span>
<a name="l00433"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b18077ec3e9eb370276270a68895cbc">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_IBRD_R            (*((volatile uint32_t *)0x4000F024))</span>
<a name="l00434"></a><a class="code" href="tm4c123gh6pm_8h.html#afa5e8ebf789182a15c644168591a6e66">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_FBRD_R            (*((volatile uint32_t *)0x4000F028))</span>
<a name="l00435"></a><a class="code" href="tm4c123gh6pm_8h.html#aa562e6a2b7bbf47f462b10527b646384">00435</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_LCRH_R            (*((volatile uint32_t *)0x4000F02C))</span>
<a name="l00436"></a><a class="code" href="tm4c123gh6pm_8h.html#ad36d9fc19a21d466b99de183d3c86a7d">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CTL_R             (*((volatile uint32_t *)0x4000F030))</span>
<a name="l00437"></a><a class="code" href="tm4c123gh6pm_8h.html#a7762f480f342b5c1f79ccbf2bbbdc042">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_IFLS_R            (*((volatile uint32_t *)0x4000F034))</span>
<a name="l00438"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b35d620f2e860f385422b0db3262d61">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_IM_R              (*((volatile uint32_t *)0x4000F038))</span>
<a name="l00439"></a><a class="code" href="tm4c123gh6pm_8h.html#af2439efed85623a3478e5fd36cfff304">00439</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_RIS_R             (*((volatile uint32_t *)0x4000F03C))</span>
<a name="l00440"></a><a class="code" href="tm4c123gh6pm_8h.html#abda6c852218a89a258c86a7f28b0e1ba">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_MIS_R             (*((volatile uint32_t *)0x4000F040))</span>
<a name="l00441"></a><a class="code" href="tm4c123gh6pm_8h.html#abc88582c271251353fcf733c5078d8e9">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_ICR_R             (*((volatile uint32_t *)0x4000F044))</span>
<a name="l00442"></a><a class="code" href="tm4c123gh6pm_8h.html#abb3dfbc5d3bdda0b2c2f686b6bddc7b2">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_DMACTL_R          (*((volatile uint32_t *)0x4000F048))</span>
<a name="l00443"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4bd8f504165af3f9143ab0dc83f6140">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_9BITADDR_R        (*((volatile uint32_t *)0x4000F0A4))</span>
<a name="l00444"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b9adedc6ab1527ef1a1bee43c91ca47">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_9BITAMASK_R       (*((volatile uint32_t *)0x4000F0A8))</span>
<a name="l00445"></a><a class="code" href="tm4c123gh6pm_8h.html#af2a2a5f68c7389e152f5efc2c30f3161">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_PP_R              (*((volatile uint32_t *)0x4000FFC0))</span>
<a name="l00446"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d8094644b26c4875683a68ab9241aee">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define UART3_CC_R              (*((volatile uint32_t *)0x4000FFC8))</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>
<a name="l00448"></a>00448 <span class="comment">//*****************************************************************************</span>
<a name="l00449"></a>00449 <span class="comment">//</span>
<a name="l00450"></a>00450 <span class="comment">// UART registers (UART4)</span>
<a name="l00451"></a>00451 <span class="comment">//</span>
<a name="l00452"></a>00452 <span class="comment">//*****************************************************************************</span>
<a name="l00453"></a><a class="code" href="tm4c123gh6pm_8h.html#a9950e89765a3baaa42b0ba96cfee61f0">00453</a> <span class="preprocessor">#define UART4_DR_R              (*((volatile uint32_t *)0x40010000))</span>
<a name="l00454"></a><a class="code" href="tm4c123gh6pm_8h.html#af0d97e819e451a06e2e3d60e7c35260b">00454</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_RSR_R             (*((volatile uint32_t *)0x40010004))</span>
<a name="l00455"></a><a class="code" href="tm4c123gh6pm_8h.html#a6eccbb39ab384f89fca39ed1507cf146">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_ECR_R             (*((volatile uint32_t *)0x40010004))</span>
<a name="l00456"></a><a class="code" href="tm4c123gh6pm_8h.html#aebaeb7bcd603b4ac196efeefff1a32f2">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_FR_R              (*((volatile uint32_t *)0x40010018))</span>
<a name="l00457"></a><a class="code" href="tm4c123gh6pm_8h.html#a8353fa601317e7ec91cb4861d02dc418">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_ILPR_R            (*((volatile uint32_t *)0x40010020))</span>
<a name="l00458"></a><a class="code" href="tm4c123gh6pm_8h.html#a998ac44c0b1d40e3ce07fa0e4c09b5db">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_IBRD_R            (*((volatile uint32_t *)0x40010024))</span>
<a name="l00459"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ed699e9524f9d6b642c9671f12c26e3">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_FBRD_R            (*((volatile uint32_t *)0x40010028))</span>
<a name="l00460"></a><a class="code" href="tm4c123gh6pm_8h.html#ad95a57f9700f5e9a4150b094efbac950">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_LCRH_R            (*((volatile uint32_t *)0x4001002C))</span>
<a name="l00461"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e0c2685a20f72ed5b37de5e88239514">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_CTL_R             (*((volatile uint32_t *)0x40010030))</span>
<a name="l00462"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c09859005bb3249f6e9b6cb3e6fe31c">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_IFLS_R            (*((volatile uint32_t *)0x40010034))</span>
<a name="l00463"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c758b83a3f8af4e765c65549fcd5d86">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_IM_R              (*((volatile uint32_t *)0x40010038))</span>
<a name="l00464"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a456770a950a52e9a803c36f099678b">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_RIS_R             (*((volatile uint32_t *)0x4001003C))</span>
<a name="l00465"></a><a class="code" href="tm4c123gh6pm_8h.html#a4466db9b7fe9ed2e20dc390119a67b92">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_MIS_R             (*((volatile uint32_t *)0x40010040))</span>
<a name="l00466"></a><a class="code" href="tm4c123gh6pm_8h.html#aca1a7c8a1152ed07f4ec0858d3ae01ff">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_ICR_R             (*((volatile uint32_t *)0x40010044))</span>
<a name="l00467"></a><a class="code" href="tm4c123gh6pm_8h.html#ab63c825e2000387a945104074403c096">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_DMACTL_R          (*((volatile uint32_t *)0x40010048))</span>
<a name="l00468"></a><a class="code" href="tm4c123gh6pm_8h.html#adfab84f5fb083360d985b505c7105a93">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_9BITADDR_R        (*((volatile uint32_t *)0x400100A4))</span>
<a name="l00469"></a><a class="code" href="tm4c123gh6pm_8h.html#a2806b292b1719df19ae1104907823dac">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_9BITAMASK_R       (*((volatile uint32_t *)0x400100A8))</span>
<a name="l00470"></a><a class="code" href="tm4c123gh6pm_8h.html#a54623c06cea6dae22596d0f015ac8be1">00470</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_PP_R              (*((volatile uint32_t *)0x40010FC0))</span>
<a name="l00471"></a><a class="code" href="tm4c123gh6pm_8h.html#acb62a60d235138b0793c48615954cdaf">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define UART4_CC_R              (*((volatile uint32_t *)0x40010FC8))</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span>
<a name="l00473"></a>00473 <span class="comment">//*****************************************************************************</span>
<a name="l00474"></a>00474 <span class="comment">//</span>
<a name="l00475"></a>00475 <span class="comment">// UART registers (UART5)</span>
<a name="l00476"></a>00476 <span class="comment">//</span>
<a name="l00477"></a>00477 <span class="comment">//*****************************************************************************</span>
<a name="l00478"></a><a class="code" href="tm4c123gh6pm_8h.html#a3929a106c87859f95429f36c956d28a2">00478</a> <span class="preprocessor">#define UART5_DR_R              (*((volatile uint32_t *)0x40011000))</span>
<a name="l00479"></a><a class="code" href="tm4c123gh6pm_8h.html#a71efccaf8db3343775dab199b65ee61d">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_RSR_R             (*((volatile uint32_t *)0x40011004))</span>
<a name="l00480"></a><a class="code" href="tm4c123gh6pm_8h.html#ace964f3f891a351c676bd7f10219f179">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_ECR_R             (*((volatile uint32_t *)0x40011004))</span>
<a name="l00481"></a><a class="code" href="tm4c123gh6pm_8h.html#adb885470efdee06c014fec2565efc79e">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_FR_R              (*((volatile uint32_t *)0x40011018))</span>
<a name="l00482"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e0cb5fb0766e63c06323c991736531e">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_ILPR_R            (*((volatile uint32_t *)0x40011020))</span>
<a name="l00483"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9bc24084804c9f30442e8e92c390ca0">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_IBRD_R            (*((volatile uint32_t *)0x40011024))</span>
<a name="l00484"></a><a class="code" href="tm4c123gh6pm_8h.html#a61524639a92bb59a3878c30a717426e7">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_FBRD_R            (*((volatile uint32_t *)0x40011028))</span>
<a name="l00485"></a><a class="code" href="tm4c123gh6pm_8h.html#a105ad2372f96e0cc6bb11723102643a0">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_LCRH_R            (*((volatile uint32_t *)0x4001102C))</span>
<a name="l00486"></a><a class="code" href="tm4c123gh6pm_8h.html#a077672ee6f8699c1b7781712cf91f56c">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_CTL_R             (*((volatile uint32_t *)0x40011030))</span>
<a name="l00487"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9b1368e527a40575b00732381d0890b">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_IFLS_R            (*((volatile uint32_t *)0x40011034))</span>
<a name="l00488"></a><a class="code" href="tm4c123gh6pm_8h.html#abc41a538044b2c6a7e8946c8cdd9f68f">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_IM_R              (*((volatile uint32_t *)0x40011038))</span>
<a name="l00489"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c160793e46d9dd11b578e75da1d3b5f">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_RIS_R             (*((volatile uint32_t *)0x4001103C))</span>
<a name="l00490"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f723aef22e71aeea5cb007d9befef53">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_MIS_R             (*((volatile uint32_t *)0x40011040))</span>
<a name="l00491"></a><a class="code" href="tm4c123gh6pm_8h.html#acc7e4ec92cf52286ea150d6c2f59d3d7">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_ICR_R             (*((volatile uint32_t *)0x40011044))</span>
<a name="l00492"></a><a class="code" href="tm4c123gh6pm_8h.html#aebf89dd5f2f95d9a60d396978df8c4da">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_DMACTL_R          (*((volatile uint32_t *)0x40011048))</span>
<a name="l00493"></a><a class="code" href="tm4c123gh6pm_8h.html#a4080eb0c28da6fbb00261498cc392440">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_9BITADDR_R        (*((volatile uint32_t *)0x400110A4))</span>
<a name="l00494"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b6575947c7b8d97e3026b424909bb3a">00494</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_9BITAMASK_R       (*((volatile uint32_t *)0x400110A8))</span>
<a name="l00495"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d32df8f145774ceeb22a34a533781a5">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_PP_R              (*((volatile uint32_t *)0x40011FC0))</span>
<a name="l00496"></a><a class="code" href="tm4c123gh6pm_8h.html#a856fd1fd4020b324b080a8de122d7efc">00496</a> <span class="preprocessor"></span><span class="preprocessor">#define UART5_CC_R              (*((volatile uint32_t *)0x40011FC8))</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span>
<a name="l00498"></a>00498 <span class="comment">//*****************************************************************************</span>
<a name="l00499"></a>00499 <span class="comment">//</span>
<a name="l00500"></a>00500 <span class="comment">// UART registers (UART6)</span>
<a name="l00501"></a>00501 <span class="comment">//</span>
<a name="l00502"></a>00502 <span class="comment">//*****************************************************************************</span>
<a name="l00503"></a><a class="code" href="tm4c123gh6pm_8h.html#ac11aa1375701776a29f28eee67b57454">00503</a> <span class="preprocessor">#define UART6_DR_R              (*((volatile uint32_t *)0x40012000))</span>
<a name="l00504"></a><a class="code" href="tm4c123gh6pm_8h.html#ae250b33160313e61e36217d5add1b8f9">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_RSR_R             (*((volatile uint32_t *)0x40012004))</span>
<a name="l00505"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3512c4b7cbb3c0fd147af6c25461a1a">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_ECR_R             (*((volatile uint32_t *)0x40012004))</span>
<a name="l00506"></a><a class="code" href="tm4c123gh6pm_8h.html#a48f4826308365838132649d5dc949f1b">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_FR_R              (*((volatile uint32_t *)0x40012018))</span>
<a name="l00507"></a><a class="code" href="tm4c123gh6pm_8h.html#ad844611ce7eafe5c87fa527f95ec15b8">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_ILPR_R            (*((volatile uint32_t *)0x40012020))</span>
<a name="l00508"></a><a class="code" href="tm4c123gh6pm_8h.html#acaff473e2952c1c27203b23edc5e834e">00508</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_IBRD_R            (*((volatile uint32_t *)0x40012024))</span>
<a name="l00509"></a><a class="code" href="tm4c123gh6pm_8h.html#aa22e46adcb6734e7e7e6e2049ee7c8e2">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_FBRD_R            (*((volatile uint32_t *)0x40012028))</span>
<a name="l00510"></a><a class="code" href="tm4c123gh6pm_8h.html#a182d9223ecf164fa45c8498697f402ee">00510</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_LCRH_R            (*((volatile uint32_t *)0x4001202C))</span>
<a name="l00511"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cf7be09059b6faf0b9b695a9a371abd">00511</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_CTL_R             (*((volatile uint32_t *)0x40012030))</span>
<a name="l00512"></a><a class="code" href="tm4c123gh6pm_8h.html#af10093bc833cd0e5cb74e85f289ad29d">00512</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_IFLS_R            (*((volatile uint32_t *)0x40012034))</span>
<a name="l00513"></a><a class="code" href="tm4c123gh6pm_8h.html#a3174cbf71d78f5d2b030e19eb32a769a">00513</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_IM_R              (*((volatile uint32_t *)0x40012038))</span>
<a name="l00514"></a><a class="code" href="tm4c123gh6pm_8h.html#aa693ac2bc01afc58c269af74af2213eb">00514</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_RIS_R             (*((volatile uint32_t *)0x4001203C))</span>
<a name="l00515"></a><a class="code" href="tm4c123gh6pm_8h.html#a18433b2437c0c0e0a8e8405ca6eba385">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_MIS_R             (*((volatile uint32_t *)0x40012040))</span>
<a name="l00516"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4c7e7e84086abb2973419d8d19d42cb">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_ICR_R             (*((volatile uint32_t *)0x40012044))</span>
<a name="l00517"></a><a class="code" href="tm4c123gh6pm_8h.html#a81d1bd6df7f44cb5414196d0aacb2cf8">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_DMACTL_R          (*((volatile uint32_t *)0x40012048))</span>
<a name="l00518"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d60ca101ea984623d6f0c91157f8f2c">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_9BITADDR_R        (*((volatile uint32_t *)0x400120A4))</span>
<a name="l00519"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c20c95f38cec95eacc4247135f1b62d">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_9BITAMASK_R       (*((volatile uint32_t *)0x400120A8))</span>
<a name="l00520"></a><a class="code" href="tm4c123gh6pm_8h.html#a0dd6fd8bbda4090317d80267e963560f">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_PP_R              (*((volatile uint32_t *)0x40012FC0))</span>
<a name="l00521"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0677d9874658eec64060df03f670928">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define UART6_CC_R              (*((volatile uint32_t *)0x40012FC8))</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span>
<a name="l00523"></a>00523 <span class="comment">//*****************************************************************************</span>
<a name="l00524"></a>00524 <span class="comment">//</span>
<a name="l00525"></a>00525 <span class="comment">// UART registers (UART7)</span>
<a name="l00526"></a>00526 <span class="comment">//</span>
<a name="l00527"></a>00527 <span class="comment">//*****************************************************************************</span>
<a name="l00528"></a><a class="code" href="tm4c123gh6pm_8h.html#a8224e3d96aab5fbde0e0df0154e882fb">00528</a> <span class="preprocessor">#define UART7_DR_R              (*((volatile uint32_t *)0x40013000))</span>
<a name="l00529"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8d273c5ba2214fd0f6af228c25cb88a">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_RSR_R             (*((volatile uint32_t *)0x40013004))</span>
<a name="l00530"></a><a class="code" href="tm4c123gh6pm_8h.html#a798442884686ffe0f7f529710d3e8220">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_ECR_R             (*((volatile uint32_t *)0x40013004))</span>
<a name="l00531"></a><a class="code" href="tm4c123gh6pm_8h.html#ac492e0d246eb796cf271d3081daee0d1">00531</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_FR_R              (*((volatile uint32_t *)0x40013018))</span>
<a name="l00532"></a><a class="code" href="tm4c123gh6pm_8h.html#a40181d4ceddfeb3036e5f9cea06b63a5">00532</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_ILPR_R            (*((volatile uint32_t *)0x40013020))</span>
<a name="l00533"></a><a class="code" href="tm4c123gh6pm_8h.html#ae88c11d893a080a20ea78b75b4b3f7e2">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_IBRD_R            (*((volatile uint32_t *)0x40013024))</span>
<a name="l00534"></a><a class="code" href="tm4c123gh6pm_8h.html#a8081822edea4ff149f73e897832edc60">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_FBRD_R            (*((volatile uint32_t *)0x40013028))</span>
<a name="l00535"></a><a class="code" href="tm4c123gh6pm_8h.html#a49efd19e32348af37026d0d30f645f05">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_LCRH_R            (*((volatile uint32_t *)0x4001302C))</span>
<a name="l00536"></a><a class="code" href="tm4c123gh6pm_8h.html#ac972f1ac2b0bd14b3ef61a1d8d3158ff">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_CTL_R             (*((volatile uint32_t *)0x40013030))</span>
<a name="l00537"></a><a class="code" href="tm4c123gh6pm_8h.html#ae10fe46906602e45ac2141e3adecc8b3">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_IFLS_R            (*((volatile uint32_t *)0x40013034))</span>
<a name="l00538"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e19bf8202750b99d5c7422a65f138a5">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_IM_R              (*((volatile uint32_t *)0x40013038))</span>
<a name="l00539"></a><a class="code" href="tm4c123gh6pm_8h.html#a59a20d776462b2a3dc15600be4d4e252">00539</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_RIS_R             (*((volatile uint32_t *)0x4001303C))</span>
<a name="l00540"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f2da55158dd1b776f02a9dfa0b3bcc5">00540</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_MIS_R             (*((volatile uint32_t *)0x40013040))</span>
<a name="l00541"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ca27197b3fdf862aeab7d34c27c7522">00541</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_ICR_R             (*((volatile uint32_t *)0x40013044))</span>
<a name="l00542"></a><a class="code" href="tm4c123gh6pm_8h.html#a283480e86d0372398df56d393a873a20">00542</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_DMACTL_R          (*((volatile uint32_t *)0x40013048))</span>
<a name="l00543"></a><a class="code" href="tm4c123gh6pm_8h.html#a5022f9e401d7258d2bfed74c48cb8bae">00543</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_9BITADDR_R        (*((volatile uint32_t *)0x400130A4))</span>
<a name="l00544"></a><a class="code" href="tm4c123gh6pm_8h.html#a4665db88b4601efaed8bb4d25bc1ac4e">00544</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_9BITAMASK_R       (*((volatile uint32_t *)0x400130A8))</span>
<a name="l00545"></a><a class="code" href="tm4c123gh6pm_8h.html#a75386373391574dd041841b484f042d4">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_PP_R              (*((volatile uint32_t *)0x40013FC0))</span>
<a name="l00546"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2b1d87eaf0af8148fbec3d04ef6b50e">00546</a> <span class="preprocessor"></span><span class="preprocessor">#define UART7_CC_R              (*((volatile uint32_t *)0x40013FC8))</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span>
<a name="l00548"></a>00548 <span class="comment">//*****************************************************************************</span>
<a name="l00549"></a>00549 <span class="comment">//</span>
<a name="l00550"></a>00550 <span class="comment">// I2C registers (I2C0)</span>
<a name="l00551"></a>00551 <span class="comment">//</span>
<a name="l00552"></a>00552 <span class="comment">//*****************************************************************************</span>
<a name="l00553"></a><a class="code" href="tm4c123gh6pm_8h.html#afa1d13c9df27016f9bc8c238643bad2a">00553</a> <span class="preprocessor">#define I2C0_MSA_R              (*((volatile uint32_t *)0x40020000))</span>
<a name="l00554"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c8eb64e12e8112caec0811ebf9d78a3">00554</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MCS_R              (*((volatile uint32_t *)0x40020004))</span>
<a name="l00555"></a><a class="code" href="tm4c123gh6pm_8h.html#ab37967fbda8b829a73652c226a7d0b06">00555</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MDR_R              (*((volatile uint32_t *)0x40020008))</span>
<a name="l00556"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7c1c739dcbfcc3a1a234e72803a9464">00556</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MTPR_R             (*((volatile uint32_t *)0x4002000C))</span>
<a name="l00557"></a><a class="code" href="tm4c123gh6pm_8h.html#a7446cbe93de6254968cf9c24c37e8ca4">00557</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MIMR_R             (*((volatile uint32_t *)0x40020010))</span>
<a name="l00558"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f8851f7c70a9e86a94e0b71e1684c0f">00558</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MRIS_R             (*((volatile uint32_t *)0x40020014))</span>
<a name="l00559"></a><a class="code" href="tm4c123gh6pm_8h.html#abb99022a2b2792466467a8ead5f184da">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MMIS_R             (*((volatile uint32_t *)0x40020018))</span>
<a name="l00560"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1a6e4d80c37a03315c2cd57ea6ba45f">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MICR_R             (*((volatile uint32_t *)0x4002001C))</span>
<a name="l00561"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e77e4c51d5d3d0cfab49e8374e9b36a">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MCR_R              (*((volatile uint32_t *)0x40020020))</span>
<a name="l00562"></a><a class="code" href="tm4c123gh6pm_8h.html#a925d99f5a5aef9049dcb42b92eb5fee7">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MCLKOCNT_R         (*((volatile uint32_t *)0x40020024))</span>
<a name="l00563"></a><a class="code" href="tm4c123gh6pm_8h.html#a464435beee195dff14d98a411f69783d">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MBMON_R            (*((volatile uint32_t *)0x4002002C))</span>
<a name="l00564"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5f448a4e7cfdbbbb7283e3a4dd0ed9d">00564</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MCR2_R             (*((volatile uint32_t *)0x40020038))</span>
<a name="l00565"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d2da740af3112b1ba7277be2bdf935a">00565</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SOAR_R             (*((volatile uint32_t *)0x40020800))</span>
<a name="l00566"></a><a class="code" href="tm4c123gh6pm_8h.html#a5134f95c1106cd987ea392df8242b024">00566</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SCSR_R             (*((volatile uint32_t *)0x40020804))</span>
<a name="l00567"></a><a class="code" href="tm4c123gh6pm_8h.html#a12f232268f859ca69e93ef9958e76851">00567</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SDR_R              (*((volatile uint32_t *)0x40020808))</span>
<a name="l00568"></a><a class="code" href="tm4c123gh6pm_8h.html#a647cc465a782e0312c0a70060cff6e4b">00568</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SIMR_R             (*((volatile uint32_t *)0x4002080C))</span>
<a name="l00569"></a><a class="code" href="tm4c123gh6pm_8h.html#af99efbf9016318596b29ce04204c3509">00569</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SRIS_R             (*((volatile uint32_t *)0x40020810))</span>
<a name="l00570"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e9a6ffad88a7caa4689f2d25a66a11b">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SMIS_R             (*((volatile uint32_t *)0x40020814))</span>
<a name="l00571"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6ccaae0859f760f2f3ec792af3309ff">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SICR_R             (*((volatile uint32_t *)0x40020818))</span>
<a name="l00572"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a56583c8f99ba9e91f4e31ae829dcf9">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SOAR2_R            (*((volatile uint32_t *)0x4002081C))</span>
<a name="l00573"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a1fbeb5f344a39882d38325c4219454">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SACKCTL_R          (*((volatile uint32_t *)0x40020820))</span>
<a name="l00574"></a><a class="code" href="tm4c123gh6pm_8h.html#a4449984cbf7a93e31828f137f83cb505">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_PP_R               (*((volatile uint32_t *)0x40020FC0))</span>
<a name="l00575"></a><a class="code" href="tm4c123gh6pm_8h.html#a81106f6e11125cdd064adb41f4547829">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_PC_R               (*((volatile uint32_t *)0x40020FC4))</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span>
<a name="l00577"></a>00577 <span class="comment">//*****************************************************************************</span>
<a name="l00578"></a>00578 <span class="comment">//</span>
<a name="l00579"></a>00579 <span class="comment">// I2C registers (I2C1)</span>
<a name="l00580"></a>00580 <span class="comment">//</span>
<a name="l00581"></a>00581 <span class="comment">//*****************************************************************************</span>
<a name="l00582"></a><a class="code" href="tm4c123gh6pm_8h.html#ac47f79f3d7c6a7c3acaae2ca05a34f1b">00582</a> <span class="preprocessor">#define I2C1_MSA_R              (*((volatile uint32_t *)0x40021000))</span>
<a name="l00583"></a><a class="code" href="tm4c123gh6pm_8h.html#a99259733ebed1a7e1c0fed4e6c977b78">00583</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MCS_R              (*((volatile uint32_t *)0x40021004))</span>
<a name="l00584"></a><a class="code" href="tm4c123gh6pm_8h.html#a19b7d0de0febc20ccec01d5e0a43a2b0">00584</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MDR_R              (*((volatile uint32_t *)0x40021008))</span>
<a name="l00585"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c0470b2b3875695afcc0df090569597">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MTPR_R             (*((volatile uint32_t *)0x4002100C))</span>
<a name="l00586"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2d740d162343841257defbb1d6d6c8b">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MIMR_R             (*((volatile uint32_t *)0x40021010))</span>
<a name="l00587"></a><a class="code" href="tm4c123gh6pm_8h.html#ab972329e327cb74fba02561c976de6af">00587</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MRIS_R             (*((volatile uint32_t *)0x40021014))</span>
<a name="l00588"></a><a class="code" href="tm4c123gh6pm_8h.html#a69e10a36d5badfddb0b0807222dee632">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MMIS_R             (*((volatile uint32_t *)0x40021018))</span>
<a name="l00589"></a><a class="code" href="tm4c123gh6pm_8h.html#a4bbd4bcfe4a8d7e88316206cb9c631fe">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MICR_R             (*((volatile uint32_t *)0x4002101C))</span>
<a name="l00590"></a><a class="code" href="tm4c123gh6pm_8h.html#acfde17597a2d2d5b0c95974e4b746636">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MCR_R              (*((volatile uint32_t *)0x40021020))</span>
<a name="l00591"></a><a class="code" href="tm4c123gh6pm_8h.html#abe2c8e69ba4d35d3be011ad496544a8a">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MCLKOCNT_R         (*((volatile uint32_t *)0x40021024))</span>
<a name="l00592"></a><a class="code" href="tm4c123gh6pm_8h.html#a062ae28e6e8edcda461d32a1dfa9a08e">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MBMON_R            (*((volatile uint32_t *)0x4002102C))</span>
<a name="l00593"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f502654dc6ce0cd3cc91ddbedfd6b5c">00593</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MCR2_R             (*((volatile uint32_t *)0x40021038))</span>
<a name="l00594"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a0fb59625459ebaf344e2f65e341467">00594</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SOAR_R             (*((volatile uint32_t *)0x40021800))</span>
<a name="l00595"></a><a class="code" href="tm4c123gh6pm_8h.html#a95194aa1acedf546dbd64ca8afe56ce1">00595</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SCSR_R             (*((volatile uint32_t *)0x40021804))</span>
<a name="l00596"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b30bdf3aa60fa795c13a06bb3111503">00596</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SDR_R              (*((volatile uint32_t *)0x40021808))</span>
<a name="l00597"></a><a class="code" href="tm4c123gh6pm_8h.html#a3be0f2eaea16e43d4b8c881e9fc64094">00597</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SIMR_R             (*((volatile uint32_t *)0x4002180C))</span>
<a name="l00598"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ba4d0603ae5b26382d3b839dd53c188">00598</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SRIS_R             (*((volatile uint32_t *)0x40021810))</span>
<a name="l00599"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a3d69d4e413279f0a7ebdbbf1829130">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SMIS_R             (*((volatile uint32_t *)0x40021814))</span>
<a name="l00600"></a><a class="code" href="tm4c123gh6pm_8h.html#ab88c4014af36b8b59f7e5790055e8ee2">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SICR_R             (*((volatile uint32_t *)0x40021818))</span>
<a name="l00601"></a><a class="code" href="tm4c123gh6pm_8h.html#abf9854536c2035daa9205983b68b321f">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SOAR2_R            (*((volatile uint32_t *)0x4002181C))</span>
<a name="l00602"></a><a class="code" href="tm4c123gh6pm_8h.html#a7683c60a02f2a94bfef21e2dfc534d83">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SACKCTL_R          (*((volatile uint32_t *)0x40021820))</span>
<a name="l00603"></a><a class="code" href="tm4c123gh6pm_8h.html#ab54b2af7487f3f2a10eda36f8b55bb4e">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_PP_R               (*((volatile uint32_t *)0x40021FC0))</span>
<a name="l00604"></a><a class="code" href="tm4c123gh6pm_8h.html#a6900c2ea5bd26706357cd94fc080fe95">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_PC_R               (*((volatile uint32_t *)0x40021FC4))</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span>
<a name="l00606"></a>00606 <span class="comment">//*****************************************************************************</span>
<a name="l00607"></a>00607 <span class="comment">//</span>
<a name="l00608"></a>00608 <span class="comment">// I2C registers (I2C2)</span>
<a name="l00609"></a>00609 <span class="comment">//</span>
<a name="l00610"></a>00610 <span class="comment">//*****************************************************************************</span>
<a name="l00611"></a><a class="code" href="tm4c123gh6pm_8h.html#a641a41ebbff02969ff4668decf8688b5">00611</a> <span class="preprocessor">#define I2C2_MSA_R              (*((volatile uint32_t *)0x40022000))</span>
<a name="l00612"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3e6eaa5467fe70d4069bb7d20261c2f">00612</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MCS_R              (*((volatile uint32_t *)0x40022004))</span>
<a name="l00613"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f6df9b93175c1682f78bb3a71d63360">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MDR_R              (*((volatile uint32_t *)0x40022008))</span>
<a name="l00614"></a><a class="code" href="tm4c123gh6pm_8h.html#a31c6b35a095893b290ba6acc9ed25ca3">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MTPR_R             (*((volatile uint32_t *)0x4002200C))</span>
<a name="l00615"></a><a class="code" href="tm4c123gh6pm_8h.html#accf7c12c86cc51efab4a55eb9b9d2122">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MIMR_R             (*((volatile uint32_t *)0x40022010))</span>
<a name="l00616"></a><a class="code" href="tm4c123gh6pm_8h.html#a361988f760d6369c481212c66f2e4487">00616</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MRIS_R             (*((volatile uint32_t *)0x40022014))</span>
<a name="l00617"></a><a class="code" href="tm4c123gh6pm_8h.html#a42529ce3ac47cd515712be60fe34a5a9">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MMIS_R             (*((volatile uint32_t *)0x40022018))</span>
<a name="l00618"></a><a class="code" href="tm4c123gh6pm_8h.html#a76931407582d662c725f2c16ecdb83e0">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MICR_R             (*((volatile uint32_t *)0x4002201C))</span>
<a name="l00619"></a><a class="code" href="tm4c123gh6pm_8h.html#adbefc1255810e746b2b561c9a2344cce">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MCR_R              (*((volatile uint32_t *)0x40022020))</span>
<a name="l00620"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fcb708dd8b009f1239554f4c82e61bd">00620</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MCLKOCNT_R         (*((volatile uint32_t *)0x40022024))</span>
<a name="l00621"></a><a class="code" href="tm4c123gh6pm_8h.html#ae05dbac6a57333bb9d67c2b25b3a9309">00621</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MBMON_R            (*((volatile uint32_t *)0x4002202C))</span>
<a name="l00622"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e11fa5d05c0856330964eaf800851b5">00622</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_MCR2_R             (*((volatile uint32_t *)0x40022038))</span>
<a name="l00623"></a><a class="code" href="tm4c123gh6pm_8h.html#aa37c5c063ff13e70b5429c3fd25d84ca">00623</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SOAR_R             (*((volatile uint32_t *)0x40022800))</span>
<a name="l00624"></a><a class="code" href="tm4c123gh6pm_8h.html#a99a62ac2248d3309946fdafb54c7b338">00624</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SCSR_R             (*((volatile uint32_t *)0x40022804))</span>
<a name="l00625"></a><a class="code" href="tm4c123gh6pm_8h.html#af20a8d969b7de4e51da28d9a8285af85">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SDR_R              (*((volatile uint32_t *)0x40022808))</span>
<a name="l00626"></a><a class="code" href="tm4c123gh6pm_8h.html#a3db5e4a83a6d41fc05c197602707cdc7">00626</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SIMR_R             (*((volatile uint32_t *)0x4002280C))</span>
<a name="l00627"></a><a class="code" href="tm4c123gh6pm_8h.html#ad763b33c628eaa54c1595b3055bd1b63">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SRIS_R             (*((volatile uint32_t *)0x40022810))</span>
<a name="l00628"></a><a class="code" href="tm4c123gh6pm_8h.html#ad552940a9268a6b195db789fcab75d38">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SMIS_R             (*((volatile uint32_t *)0x40022814))</span>
<a name="l00629"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c1b4e91f26c39b3e64c310dcef2c688">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SICR_R             (*((volatile uint32_t *)0x40022818))</span>
<a name="l00630"></a><a class="code" href="tm4c123gh6pm_8h.html#a010c21ddbee9299dae6c72db907a00d1">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SOAR2_R            (*((volatile uint32_t *)0x4002281C))</span>
<a name="l00631"></a><a class="code" href="tm4c123gh6pm_8h.html#a57f4a445dcf1fa6d079c2795c7d67dee">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_SACKCTL_R          (*((volatile uint32_t *)0x40022820))</span>
<a name="l00632"></a><a class="code" href="tm4c123gh6pm_8h.html#adbc630f9f3a32b006284b2844d114e47">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_PP_R               (*((volatile uint32_t *)0x40022FC0))</span>
<a name="l00633"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7b19ef663d466a94cc182e7a2c2bc26">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C2_PC_R               (*((volatile uint32_t *)0x40022FC4))</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>
<a name="l00635"></a>00635 <span class="comment">//*****************************************************************************</span>
<a name="l00636"></a>00636 <span class="comment">//</span>
<a name="l00637"></a>00637 <span class="comment">// I2C registers (I2C3)</span>
<a name="l00638"></a>00638 <span class="comment">//</span>
<a name="l00639"></a>00639 <span class="comment">//*****************************************************************************</span>
<a name="l00640"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cb0bad76054aa5bb14d6fbf2eb56ace">00640</a> <span class="preprocessor">#define I2C3_MSA_R              (*((volatile uint32_t *)0x40023000))</span>
<a name="l00641"></a><a class="code" href="tm4c123gh6pm_8h.html#ababec2750a8fe752d6405c15781104d2">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MCS_R              (*((volatile uint32_t *)0x40023004))</span>
<a name="l00642"></a><a class="code" href="tm4c123gh6pm_8h.html#a75605f34db6faf4bf94ad0d56a80be45">00642</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MDR_R              (*((volatile uint32_t *)0x40023008))</span>
<a name="l00643"></a><a class="code" href="tm4c123gh6pm_8h.html#ac62d212868f730568d1bd2ce5a1d3f40">00643</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MTPR_R             (*((volatile uint32_t *)0x4002300C))</span>
<a name="l00644"></a><a class="code" href="tm4c123gh6pm_8h.html#a76267967cbf436d4dfa9279fb6bcf3a3">00644</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MIMR_R             (*((volatile uint32_t *)0x40023010))</span>
<a name="l00645"></a><a class="code" href="tm4c123gh6pm_8h.html#a283a7e6eb56bcc3a0d05fb1ba0cc8a01">00645</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MRIS_R             (*((volatile uint32_t *)0x40023014))</span>
<a name="l00646"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b3797b25ee360f75d3b44981fbfdba9">00646</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MMIS_R             (*((volatile uint32_t *)0x40023018))</span>
<a name="l00647"></a><a class="code" href="tm4c123gh6pm_8h.html#aa362e552090d7f187ed69a23c136783a">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MICR_R             (*((volatile uint32_t *)0x4002301C))</span>
<a name="l00648"></a><a class="code" href="tm4c123gh6pm_8h.html#aa37b45f9948dc3071b753ea73ba9ef3a">00648</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MCR_R              (*((volatile uint32_t *)0x40023020))</span>
<a name="l00649"></a><a class="code" href="tm4c123gh6pm_8h.html#af36757c1d62d140133e910c004fe2945">00649</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MCLKOCNT_R         (*((volatile uint32_t *)0x40023024))</span>
<a name="l00650"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c533aa597e534a0dde6a057043b665f">00650</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MBMON_R            (*((volatile uint32_t *)0x4002302C))</span>
<a name="l00651"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c97f09fe20774971f2803e595c368b8">00651</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_MCR2_R             (*((volatile uint32_t *)0x40023038))</span>
<a name="l00652"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1da613b723bee4abde930c5154d10b2">00652</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SOAR_R             (*((volatile uint32_t *)0x40023800))</span>
<a name="l00653"></a><a class="code" href="tm4c123gh6pm_8h.html#a56c0619b6db1d4c01fd82e9f82c318ea">00653</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SCSR_R             (*((volatile uint32_t *)0x40023804))</span>
<a name="l00654"></a><a class="code" href="tm4c123gh6pm_8h.html#a26edc603bfea65187f6ff1c91cbd67b0">00654</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SDR_R              (*((volatile uint32_t *)0x40023808))</span>
<a name="l00655"></a><a class="code" href="tm4c123gh6pm_8h.html#a688eb3195ffb525369f4c1d4b6a6a654">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SIMR_R             (*((volatile uint32_t *)0x4002380C))</span>
<a name="l00656"></a><a class="code" href="tm4c123gh6pm_8h.html#abe6e6dd27dcd61c9a14c8832589d4ac2">00656</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SRIS_R             (*((volatile uint32_t *)0x40023810))</span>
<a name="l00657"></a><a class="code" href="tm4c123gh6pm_8h.html#a5425a7135b384844c3b257912149d9c6">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SMIS_R             (*((volatile uint32_t *)0x40023814))</span>
<a name="l00658"></a><a class="code" href="tm4c123gh6pm_8h.html#aae226b0b8fcb6bd4ee69a177ea7dd3f4">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SICR_R             (*((volatile uint32_t *)0x40023818))</span>
<a name="l00659"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2e5f5f6ceb0b0675bff2aa411358fc5">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SOAR2_R            (*((volatile uint32_t *)0x4002381C))</span>
<a name="l00660"></a><a class="code" href="tm4c123gh6pm_8h.html#a465725e88efbfeef67b8c83209074d73">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_SACKCTL_R          (*((volatile uint32_t *)0x40023820))</span>
<a name="l00661"></a><a class="code" href="tm4c123gh6pm_8h.html#a6176c6d1a0e602bc0b2817d45140ce69">00661</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_PP_R               (*((volatile uint32_t *)0x40023FC0))</span>
<a name="l00662"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f24a5b8fe665707dc537cf905532442">00662</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C3_PC_R               (*((volatile uint32_t *)0x40023FC4))</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>
<a name="l00664"></a>00664 <span class="comment">//*****************************************************************************</span>
<a name="l00665"></a>00665 <span class="comment">//</span>
<a name="l00666"></a>00666 <span class="comment">// GPIO registers (PORTE)</span>
<a name="l00667"></a>00667 <span class="comment">//</span>
<a name="l00668"></a>00668 <span class="comment">//*****************************************************************************</span>
<a name="l00669"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9faf4686b04df0f4e2f4f7e609f46e6">00669</a> <span class="preprocessor">#define GPIO_PORTE_DATA_BITS_R  ((volatile uint32_t *)0x40024000)</span>
<a name="l00670"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e8177f717264265e3fdea037f55d4bd">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DATA_R       (*((volatile uint32_t *)0x400243FC))</span>
<a name="l00671"></a><a class="code" href="tm4c123gh6pm_8h.html#aabac097a16539e9dc054b9ebb6bfe6c5">00671</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DIR_R        (*((volatile uint32_t *)0x40024400))</span>
<a name="l00672"></a><a class="code" href="tm4c123gh6pm_8h.html#adde7afeed4261b282542bab89c14b700">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_IS_R         (*((volatile uint32_t *)0x40024404))</span>
<a name="l00673"></a><a class="code" href="tm4c123gh6pm_8h.html#a81f48d9428706dc1025f51dc9f9e12f4">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_IBE_R        (*((volatile uint32_t *)0x40024408))</span>
<a name="l00674"></a><a class="code" href="tm4c123gh6pm_8h.html#a33f12f0ff8dc4dce6f9402dc2bf10132">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_IEV_R        (*((volatile uint32_t *)0x4002440C))</span>
<a name="l00675"></a><a class="code" href="tm4c123gh6pm_8h.html#a732c0af2b27b08f4d47202eb152cf90f">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_IM_R         (*((volatile uint32_t *)0x40024410))</span>
<a name="l00676"></a><a class="code" href="tm4c123gh6pm_8h.html#a538048dea0ffddfda92bdb091893297e">00676</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_RIS_R        (*((volatile uint32_t *)0x40024414))</span>
<a name="l00677"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b3dec64631bc7020628da9010808f78">00677</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_MIS_R        (*((volatile uint32_t *)0x40024418))</span>
<a name="l00678"></a><a class="code" href="tm4c123gh6pm_8h.html#a619479c905c57a3dbb4782acf306465d">00678</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_ICR_R        (*((volatile uint32_t *)0x4002441C))</span>
<a name="l00679"></a><a class="code" href="tm4c123gh6pm_8h.html#af2e23e7556959fbbf0cd4c19aab7ebf3">00679</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AFSEL_R      (*((volatile uint32_t *)0x40024420))</span>
<a name="l00680"></a><a class="code" href="tm4c123gh6pm_8h.html#aaeef209d37cd9a2b02dca63fbe554758">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DR2R_R       (*((volatile uint32_t *)0x40024500))</span>
<a name="l00681"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b9dd78d69ca6a9fd6e781c80896f9c8">00681</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DR4R_R       (*((volatile uint32_t *)0x40024504))</span>
<a name="l00682"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a05e9db079c2696cf9f96a028770d2c">00682</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DR8R_R       (*((volatile uint32_t *)0x40024508))</span>
<a name="l00683"></a><a class="code" href="tm4c123gh6pm_8h.html#acf74a9d8b0f24b7020c86b7d1f46df75">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_ODR_R        (*((volatile uint32_t *)0x4002450C))</span>
<a name="l00684"></a><a class="code" href="tm4c123gh6pm_8h.html#a780d4382200cf49047f85429aeebfbdd">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_PUR_R        (*((volatile uint32_t *)0x40024510))</span>
<a name="l00685"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1c99162bac922e30af2bb6960272e23">00685</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_PDR_R        (*((volatile uint32_t *)0x40024514))</span>
<a name="l00686"></a><a class="code" href="tm4c123gh6pm_8h.html#a40262bc3346f3dff6e6129a8ccb86452">00686</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_SLR_R        (*((volatile uint32_t *)0x40024518))</span>
<a name="l00687"></a><a class="code" href="tm4c123gh6pm_8h.html#a4eb0814dc5e7e015bf1714dcb606f0b5">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DEN_R        (*((volatile uint32_t *)0x4002451C))</span>
<a name="l00688"></a><a class="code" href="tm4c123gh6pm_8h.html#a79449afe84506a94221893d7a712c39c">00688</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_LOCK_R       (*((volatile uint32_t *)0x40024520))</span>
<a name="l00689"></a><a class="code" href="tm4c123gh6pm_8h.html#aab70b1d3f9ffa90dc0c70b4fd4479859">00689</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_CR_R         (*((volatile uint32_t *)0x40024524))</span>
<a name="l00690"></a><a class="code" href="tm4c123gh6pm_8h.html#a3da5ec11f639e4aa05b7306a6104cc7c">00690</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AMSEL_R      (*((volatile uint32_t *)0x40024528))</span>
<a name="l00691"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0f23f6b60cb39e1a89f6add5f812dbf">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_PCTL_R       (*((volatile uint32_t *)0x4002452C))</span>
<a name="l00692"></a><a class="code" href="tm4c123gh6pm_8h.html#aae8da8212f1807475156fd19f0c3602d">00692</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_ADCCTL_R     (*((volatile uint32_t *)0x40024530))</span>
<a name="l00693"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ae55b373c93d787e582d50cbf1811fe">00693</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_DMACTL_R     (*((volatile uint32_t *)0x40024534))</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span>
<a name="l00695"></a>00695 <span class="comment">//*****************************************************************************</span>
<a name="l00696"></a>00696 <span class="comment">//</span>
<a name="l00697"></a>00697 <span class="comment">// GPIO registers (PORTF)</span>
<a name="l00698"></a>00698 <span class="comment">//</span>
<a name="l00699"></a>00699 <span class="comment">//*****************************************************************************</span>
<a name="l00700"></a><a class="code" href="tm4c123gh6pm_8h.html#a314c4f21d9dca547ed3341e2cb4b3d08">00700</a> <span class="preprocessor">#define GPIO_PORTF_DATA_BITS_R  ((volatile uint32_t *)0x40025000)</span>
<a name="l00701"></a><a class="code" href="tm4c123gh6pm_8h.html#a6faf63c7d3a41fd7aa67cb3f49112d58">00701</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DATA_R       (*((volatile uint32_t *)0x400253FC))</span>
<a name="l00702"></a><a class="code" href="tm4c123gh6pm_8h.html#a4af807e7c41e4e51a09ab6598280d09b">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DIR_R        (*((volatile uint32_t *)0x40025400))</span>
<a name="l00703"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5c88e86b0480c6616fbfffa2b662d5c">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_IS_R         (*((volatile uint32_t *)0x40025404))</span>
<a name="l00704"></a><a class="code" href="tm4c123gh6pm_8h.html#a434134f9a6ce95a2ed00f95bd0036255">00704</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_IBE_R        (*((volatile uint32_t *)0x40025408))</span>
<a name="l00705"></a><a class="code" href="tm4c123gh6pm_8h.html#addaef526c1e47d0cfea5a358bc1b547a">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_IEV_R        (*((volatile uint32_t *)0x4002540C))</span>
<a name="l00706"></a><a class="code" href="tm4c123gh6pm_8h.html#a974bfdba560cf9c6de47e7cdad14103e">00706</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_IM_R         (*((volatile uint32_t *)0x40025410))</span>
<a name="l00707"></a><a class="code" href="tm4c123gh6pm_8h.html#a05ad084680b5f7fa7b6ad902da5f1a70">00707</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_RIS_R        (*((volatile uint32_t *)0x40025414))</span>
<a name="l00708"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5b6504d0eeb24ca529e94d7ab625a2f">00708</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_MIS_R        (*((volatile uint32_t *)0x40025418))</span>
<a name="l00709"></a><a class="code" href="tm4c123gh6pm_8h.html#a3fcd87a08e81f3ccef1f68a35bc80586">00709</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_ICR_R        (*((volatile uint32_t *)0x4002541C))</span>
<a name="l00710"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f9c5b1caa2f2206e46d6e55033ba1df">00710</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AFSEL_R      (*((volatile uint32_t *)0x40025420))</span>
<a name="l00711"></a><a class="code" href="tm4c123gh6pm_8h.html#a37667045d265b176e2cf0c0c3b816a5b">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DR2R_R       (*((volatile uint32_t *)0x40025500))</span>
<a name="l00712"></a><a class="code" href="tm4c123gh6pm_8h.html#abc6cf38a6a3e824ebea5dae67a27c0ce">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DR4R_R       (*((volatile uint32_t *)0x40025504))</span>
<a name="l00713"></a><a class="code" href="tm4c123gh6pm_8h.html#a86c6742251804956e0f93e51c4271590">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DR8R_R       (*((volatile uint32_t *)0x40025508))</span>
<a name="l00714"></a><a class="code" href="tm4c123gh6pm_8h.html#a98c804abefcdbade5ec5faa9675d21cf">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_ODR_R        (*((volatile uint32_t *)0x4002550C))</span>
<a name="l00715"></a><a class="code" href="tm4c123gh6pm_8h.html#ad61970840fbdec3b021a6cd4b176ceb5">00715</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_PUR_R        (*((volatile uint32_t *)0x40025510))</span>
<a name="l00716"></a><a class="code" href="tm4c123gh6pm_8h.html#a77222051ed5469128efed00163ba3a5e">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_PDR_R        (*((volatile uint32_t *)0x40025514))</span>
<a name="l00717"></a><a class="code" href="tm4c123gh6pm_8h.html#ae84132daf03929b1037052ddf30b9aca">00717</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_SLR_R        (*((volatile uint32_t *)0x40025518))</span>
<a name="l00718"></a><a class="code" href="tm4c123gh6pm_8h.html#ace684566ac3dee1c9230633165118a61">00718</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DEN_R        (*((volatile uint32_t *)0x4002551C))</span>
<a name="l00719"></a><a class="code" href="tm4c123gh6pm_8h.html#a905788cdfb00eea4f716d3ed280f1e20">00719</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_LOCK_R       (*((volatile uint32_t *)0x40025520))</span>
<a name="l00720"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b37d58feb20c8629db10975b31b6dbc">00720</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_CR_R         (*((volatile uint32_t *)0x40025524))</span>
<a name="l00721"></a><a class="code" href="tm4c123gh6pm_8h.html#a792408dc154a55fd9e0ad13cca3db4c3">00721</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AMSEL_R      (*((volatile uint32_t *)0x40025528))</span>
<a name="l00722"></a><a class="code" href="tm4c123gh6pm_8h.html#abdf740d2017978b00975ad06bf38f1eb">00722</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_PCTL_R       (*((volatile uint32_t *)0x4002552C))</span>
<a name="l00723"></a><a class="code" href="tm4c123gh6pm_8h.html#aec7148c263a41c55d4bdfe08f599acc2">00723</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_ADCCTL_R     (*((volatile uint32_t *)0x40025530))</span>
<a name="l00724"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7a3131874bda78a7acac7b10103e3a5">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_DMACTL_R     (*((volatile uint32_t *)0x40025534))</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span>
<a name="l00726"></a>00726 <span class="comment">//*****************************************************************************</span>
<a name="l00727"></a>00727 <span class="comment">//</span>
<a name="l00728"></a>00728 <span class="comment">// PWM registers (PWM0)</span>
<a name="l00729"></a>00729 <span class="comment">//</span>
<a name="l00730"></a>00730 <span class="comment">//*****************************************************************************</span>
<a name="l00731"></a><a class="code" href="tm4c123gh6pm_8h.html#af9c4ea5974493ce12b11a8329a3edf0f">00731</a> <span class="preprocessor">#define PWM0_CTL_R              (*((volatile uint32_t *)0x40028000))</span>
<a name="l00732"></a><a class="code" href="tm4c123gh6pm_8h.html#a32de00db67ff8030566f6a6a5a5ffb2b">00732</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_SYNC_R             (*((volatile uint32_t *)0x40028004))</span>
<a name="l00733"></a><a class="code" href="tm4c123gh6pm_8h.html#a4153354d30c234742f167c49fc9e00be">00733</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_ENABLE_R           (*((volatile uint32_t *)0x40028008))</span>
<a name="l00734"></a><a class="code" href="tm4c123gh6pm_8h.html#a696b1b5dda13bf1917167f9b1920b334">00734</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_INVERT_R           (*((volatile uint32_t *)0x4002800C))</span>
<a name="l00735"></a><a class="code" href="tm4c123gh6pm_8h.html#adb4eb3a9d0fa4d8ca08d4cad6746f124">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_FAULT_R            (*((volatile uint32_t *)0x40028010))</span>
<a name="l00736"></a><a class="code" href="tm4c123gh6pm_8h.html#a056cba7e9b926311e31e1320c2869168">00736</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_INTEN_R            (*((volatile uint32_t *)0x40028014))</span>
<a name="l00737"></a><a class="code" href="tm4c123gh6pm_8h.html#a3002d12cd557455c9e68e373409e99b7">00737</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_RIS_R              (*((volatile uint32_t *)0x40028018))</span>
<a name="l00738"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b71c223aa0de8d5f7934117c3bb2463">00738</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_ISC_R              (*((volatile uint32_t *)0x4002801C))</span>
<a name="l00739"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f4f1d3f4fc3c9bb2ede7c7fece0f88c">00739</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_STATUS_R           (*((volatile uint32_t *)0x40028020))</span>
<a name="l00740"></a><a class="code" href="tm4c123gh6pm_8h.html#ab91ec03f3362fd808c203ce1a88ab3c9">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_FAULTVAL_R         (*((volatile uint32_t *)0x40028024))</span>
<a name="l00741"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ed08964dcccfbe045865b8195c72463">00741</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_ENUPD_R            (*((volatile uint32_t *)0x40028028))</span>
<a name="l00742"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c6caeff4da4a59a3d8d9291152ce2e2">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_CTL_R            (*((volatile uint32_t *)0x40028040))</span>
<a name="l00743"></a><a class="code" href="tm4c123gh6pm_8h.html#a63da1e68bf64e3c8da2ae496d846d2a6">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_INTEN_R          (*((volatile uint32_t *)0x40028044))</span>
<a name="l00744"></a><a class="code" href="tm4c123gh6pm_8h.html#a021efa4dbaec3f720fa4979e0e8e4d12">00744</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_RIS_R            (*((volatile uint32_t *)0x40028048))</span>
<a name="l00745"></a><a class="code" href="tm4c123gh6pm_8h.html#a508ac65b8b2dd03107c453eae572f02c">00745</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_ISC_R            (*((volatile uint32_t *)0x4002804C))</span>
<a name="l00746"></a><a class="code" href="tm4c123gh6pm_8h.html#a93034cb8339bc5cb802bef7cfcf1200f">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_LOAD_R           (*((volatile uint32_t *)0x40028050))</span>
<a name="l00747"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b75607689e597536bd0f60301d5303f">00747</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_COUNT_R          (*((volatile uint32_t *)0x40028054))</span>
<a name="l00748"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb45b7e83a0323ce8b45d92dd17379d3">00748</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_CMPA_R           (*((volatile uint32_t *)0x40028058))</span>
<a name="l00749"></a><a class="code" href="tm4c123gh6pm_8h.html#a80c5a1c814319d1eae2ceb871e403bc9">00749</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_CMPB_R           (*((volatile uint32_t *)0x4002805C))</span>
<a name="l00750"></a><a class="code" href="tm4c123gh6pm_8h.html#a205349d81830ed57497e104a518f2e39">00750</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_GENA_R           (*((volatile uint32_t *)0x40028060))</span>
<a name="l00751"></a><a class="code" href="tm4c123gh6pm_8h.html#a88fd2d5d41691c344f4d1b289e7f05b2">00751</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_GENB_R           (*((volatile uint32_t *)0x40028064))</span>
<a name="l00752"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8f6bd1e6f7bfb9bc618badd30b78491">00752</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_DBCTL_R          (*((volatile uint32_t *)0x40028068))</span>
<a name="l00753"></a><a class="code" href="tm4c123gh6pm_8h.html#a66376a0deaaecf33bed423f818f43e6e">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_DBRISE_R         (*((volatile uint32_t *)0x4002806C))</span>
<a name="l00754"></a><a class="code" href="tm4c123gh6pm_8h.html#a93f7cdaf21bed0de19a1ab662911cade">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_DBFALL_R         (*((volatile uint32_t *)0x40028070))</span>
<a name="l00755"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a32119093e5dd7332309a0e929cde1c">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_FLTSRC0_R        (*((volatile uint32_t *)0x40028074))</span>
<a name="l00756"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0b894e9936140c70e42e26a0e5208af">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_FLTSRC1_R        (*((volatile uint32_t *)0x40028078))</span>
<a name="l00757"></a><a class="code" href="tm4c123gh6pm_8h.html#a85f1f000d66626daeefa7350ceecf3f4">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002807C))</span>
<a name="l00758"></a><a class="code" href="tm4c123gh6pm_8h.html#a02725173d8ddc74d0fba87e51ef594f1">00758</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_CTL_R            (*((volatile uint32_t *)0x40028080))</span>
<a name="l00759"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2c6aea5376e9f2bfa0a0d0ed5ae307f">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_INTEN_R          (*((volatile uint32_t *)0x40028084))</span>
<a name="l00760"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e5eeb5caf8bbff1da4eba03d1748266">00760</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_RIS_R            (*((volatile uint32_t *)0x40028088))</span>
<a name="l00761"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3074fc995edd81049b50b6a7c2f4405">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_ISC_R            (*((volatile uint32_t *)0x4002808C))</span>
<a name="l00762"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8d8ed5036b9099234283b7b4950596a">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_LOAD_R           (*((volatile uint32_t *)0x40028090))</span>
<a name="l00763"></a><a class="code" href="tm4c123gh6pm_8h.html#a3624ab27a68ff425cd05946bc1e3ce26">00763</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_COUNT_R          (*((volatile uint32_t *)0x40028094))</span>
<a name="l00764"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f7340e90dfc0578578f73d13a283705">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_CMPA_R           (*((volatile uint32_t *)0x40028098))</span>
<a name="l00765"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1a876a9ff2cb5cc21344c90579a8fc5">00765</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_CMPB_R           (*((volatile uint32_t *)0x4002809C))</span>
<a name="l00766"></a><a class="code" href="tm4c123gh6pm_8h.html#a502e8ac4f00f440f19a6829e2eb9d1ab">00766</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_GENA_R           (*((volatile uint32_t *)0x400280A0))</span>
<a name="l00767"></a><a class="code" href="tm4c123gh6pm_8h.html#ab609f7ff0e3b485baee8f894fb0b46ee">00767</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_GENB_R           (*((volatile uint32_t *)0x400280A4))</span>
<a name="l00768"></a><a class="code" href="tm4c123gh6pm_8h.html#a926a84950bb725b7b30c7408cb083ff8">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_DBCTL_R          (*((volatile uint32_t *)0x400280A8))</span>
<a name="l00769"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e1aca481df74f3431b1d177be38a56d">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_DBRISE_R         (*((volatile uint32_t *)0x400280AC))</span>
<a name="l00770"></a><a class="code" href="tm4c123gh6pm_8h.html#affda798a527c6f56bbe13b22a7e7d7c4">00770</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_DBFALL_R         (*((volatile uint32_t *)0x400280B0))</span>
<a name="l00771"></a><a class="code" href="tm4c123gh6pm_8h.html#a453e912cc9ac6ba941e6fea7527e3773">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_FLTSRC0_R        (*((volatile uint32_t *)0x400280B4))</span>
<a name="l00772"></a><a class="code" href="tm4c123gh6pm_8h.html#a27e943ef0577de5ccde0d3d37bc3dc4e">00772</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_FLTSRC1_R        (*((volatile uint32_t *)0x400280B8))</span>
<a name="l00773"></a><a class="code" href="tm4c123gh6pm_8h.html#ada0c33a6dd5953105677d374f29eaa3d">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_MINFLTPER_R      (*((volatile uint32_t *)0x400280BC))</span>
<a name="l00774"></a><a class="code" href="tm4c123gh6pm_8h.html#a4abef67a57608d9b550ee9317096b071">00774</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_CTL_R            (*((volatile uint32_t *)0x400280C0))</span>
<a name="l00775"></a><a class="code" href="tm4c123gh6pm_8h.html#a64e81af7cca3f05504738aa9f1f13f7c">00775</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_INTEN_R          (*((volatile uint32_t *)0x400280C4))</span>
<a name="l00776"></a><a class="code" href="tm4c123gh6pm_8h.html#a039b1243a53b4e7ef4ca03bc87701fab">00776</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_RIS_R            (*((volatile uint32_t *)0x400280C8))</span>
<a name="l00777"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c1bc133aef474280d07253fda77cf1e">00777</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_ISC_R            (*((volatile uint32_t *)0x400280CC))</span>
<a name="l00778"></a><a class="code" href="tm4c123gh6pm_8h.html#a43ce35a190790030d509102ddc3611e1">00778</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_LOAD_R           (*((volatile uint32_t *)0x400280D0))</span>
<a name="l00779"></a><a class="code" href="tm4c123gh6pm_8h.html#a07649c4522bdba337e3e6df9cc9dfc05">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_COUNT_R          (*((volatile uint32_t *)0x400280D4))</span>
<a name="l00780"></a><a class="code" href="tm4c123gh6pm_8h.html#aaaeacbb44c48dd6521531b7b29d1fcce">00780</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_CMPA_R           (*((volatile uint32_t *)0x400280D8))</span>
<a name="l00781"></a><a class="code" href="tm4c123gh6pm_8h.html#af602ebdf86bd1d6fe63566cfd7b9ddba">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_CMPB_R           (*((volatile uint32_t *)0x400280DC))</span>
<a name="l00782"></a><a class="code" href="tm4c123gh6pm_8h.html#ad71245a8b412c24f169fee2dfdd5388a">00782</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_GENA_R           (*((volatile uint32_t *)0x400280E0))</span>
<a name="l00783"></a><a class="code" href="tm4c123gh6pm_8h.html#a069e8b4358e63fda9d0b481ca23145e8">00783</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_GENB_R           (*((volatile uint32_t *)0x400280E4))</span>
<a name="l00784"></a><a class="code" href="tm4c123gh6pm_8h.html#a11c5f5462677ca763c098408519636a7">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_DBCTL_R          (*((volatile uint32_t *)0x400280E8))</span>
<a name="l00785"></a><a class="code" href="tm4c123gh6pm_8h.html#af3b6c06e73ef131a6d2ad96347ee9222">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_DBRISE_R         (*((volatile uint32_t *)0x400280EC))</span>
<a name="l00786"></a><a class="code" href="tm4c123gh6pm_8h.html#a202604154df1efab1ecdea369864e8ca">00786</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_DBFALL_R         (*((volatile uint32_t *)0x400280F0))</span>
<a name="l00787"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bb09b9938133f1404cd10ffe5eeafaa">00787</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_FLTSRC0_R        (*((volatile uint32_t *)0x400280F4))</span>
<a name="l00788"></a><a class="code" href="tm4c123gh6pm_8h.html#a02cc51b5aa364ab279993aabdfd25981">00788</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_FLTSRC1_R        (*((volatile uint32_t *)0x400280F8))</span>
<a name="l00789"></a><a class="code" href="tm4c123gh6pm_8h.html#aec3295235bd9b44faa26822a6b7e70f8">00789</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_MINFLTPER_R      (*((volatile uint32_t *)0x400280FC))</span>
<a name="l00790"></a><a class="code" href="tm4c123gh6pm_8h.html#ae284c19b668b812982acb52667d1953a">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_CTL_R            (*((volatile uint32_t *)0x40028100))</span>
<a name="l00791"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2683c74acbddd81eed3dd2bcbbb4989">00791</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_INTEN_R          (*((volatile uint32_t *)0x40028104))</span>
<a name="l00792"></a><a class="code" href="tm4c123gh6pm_8h.html#afcf8f2e307f5043ed5febabfa79fcee2">00792</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_RIS_R            (*((volatile uint32_t *)0x40028108))</span>
<a name="l00793"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bec5be45adf862b229856d8efcd637a">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_ISC_R            (*((volatile uint32_t *)0x4002810C))</span>
<a name="l00794"></a><a class="code" href="tm4c123gh6pm_8h.html#a90f6232a0c18ae8edca8cedd8843786d">00794</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_LOAD_R           (*((volatile uint32_t *)0x40028110))</span>
<a name="l00795"></a><a class="code" href="tm4c123gh6pm_8h.html#a322f6e8fd0eba9cdfde7f70cbb62bb84">00795</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_COUNT_R          (*((volatile uint32_t *)0x40028114))</span>
<a name="l00796"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf9fd6c018963c01aa949a7b5c74e5bf">00796</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_CMPA_R           (*((volatile uint32_t *)0x40028118))</span>
<a name="l00797"></a><a class="code" href="tm4c123gh6pm_8h.html#a4bd798d85e505828aaa34a83162c98c0">00797</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_CMPB_R           (*((volatile uint32_t *)0x4002811C))</span>
<a name="l00798"></a><a class="code" href="tm4c123gh6pm_8h.html#a53915853a37b6f51d1c1176448002fda">00798</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_GENA_R           (*((volatile uint32_t *)0x40028120))</span>
<a name="l00799"></a><a class="code" href="tm4c123gh6pm_8h.html#aaade4284a1df5db6f09d8db7d548215e">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_GENB_R           (*((volatile uint32_t *)0x40028124))</span>
<a name="l00800"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf930bd08f9c27f8530477faadfcc593">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_DBCTL_R          (*((volatile uint32_t *)0x40028128))</span>
<a name="l00801"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0b3a517d2727e1fe19380185d9494bd">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_DBRISE_R         (*((volatile uint32_t *)0x4002812C))</span>
<a name="l00802"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c3934bdea2c7ac3f5dfc13744c40bf2">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_DBFALL_R         (*((volatile uint32_t *)0x40028130))</span>
<a name="l00803"></a><a class="code" href="tm4c123gh6pm_8h.html#af6e3a5ddf7449fa91ccbed200642b525">00803</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_FLTSRC0_R        (*((volatile uint32_t *)0x40028134))</span>
<a name="l00804"></a><a class="code" href="tm4c123gh6pm_8h.html#a5adfd75bfe66b3f685c0c64cb4f8d936">00804</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_FLTSRC1_R        (*((volatile uint32_t *)0x40028138))</span>
<a name="l00805"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3f2900825c28ec6735be082f9f6ade9">00805</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002813C))</span>
<a name="l00806"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5405ef26863d67bbd5291620f6dd4cb">00806</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_FLTSEN_R         (*((volatile uint32_t *)0x40028800))</span>
<a name="l00807"></a><a class="code" href="tm4c123gh6pm_8h.html#a18bfe0d820c4b7efae54ce2b03821818">00807</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40028804))</span>
<a name="l00808"></a><a class="code" href="tm4c123gh6pm_8h.html#a9742a9bbc367843bbe1528bf7b826e65">00808</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40028808))</span>
<a name="l00809"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b4b1d4910ebcb62dfeb5f80b7f34823">00809</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_FLTSEN_R         (*((volatile uint32_t *)0x40028880))</span>
<a name="l00810"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d0dfeaa722633a7f4e7850511c4ed91">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40028884))</span>
<a name="l00811"></a><a class="code" href="tm4c123gh6pm_8h.html#a946970ec6f5ba68491ea4757091136b5">00811</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40028888))</span>
<a name="l00812"></a><a class="code" href="tm4c123gh6pm_8h.html#a72488730b281007de2c8cb42ad571ec6">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40028904))</span>
<a name="l00813"></a><a class="code" href="tm4c123gh6pm_8h.html#a95be049987c708497eb931c304596d7c">00813</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40028908))</span>
<a name="l00814"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8fc48998722d5ceef973ee5eb717f11">00814</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40028984))</span>
<a name="l00815"></a><a class="code" href="tm4c123gh6pm_8h.html#a7946f87bee41e862826abb291c1ce29d">00815</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40028988))</span>
<a name="l00816"></a><a class="code" href="tm4c123gh6pm_8h.html#a45d014e9d0efbd15062569ee1f10a0b6">00816</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM0_PP_R               (*((volatile uint32_t *)0x40028FC0))</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span>
<a name="l00818"></a>00818 <span class="comment">//*****************************************************************************</span>
<a name="l00819"></a>00819 <span class="comment">//</span>
<a name="l00820"></a>00820 <span class="comment">// PWM registers (PWM1)</span>
<a name="l00821"></a>00821 <span class="comment">//</span>
<a name="l00822"></a>00822 <span class="comment">//*****************************************************************************</span>
<a name="l00823"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9dcca0083c49c8a04b9edfad474318d">00823</a> <span class="preprocessor">#define PWM1_CTL_R              (*((volatile uint32_t *)0x40029000))</span>
<a name="l00824"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ec520b0175410e61a15ff73142a9993">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_SYNC_R             (*((volatile uint32_t *)0x40029004))</span>
<a name="l00825"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a5d9ece4da07e21533c72cd68cda358">00825</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_ENABLE_R           (*((volatile uint32_t *)0x40029008))</span>
<a name="l00826"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f27fc9fbdcb3cdb92432bb25309c7fd">00826</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_INVERT_R           (*((volatile uint32_t *)0x4002900C))</span>
<a name="l00827"></a><a class="code" href="tm4c123gh6pm_8h.html#a904559ac1748377f007e569cd99f0724">00827</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_FAULT_R            (*((volatile uint32_t *)0x40029010))</span>
<a name="l00828"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a284d7fdc78052f01d502ad7b01cce1">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_INTEN_R            (*((volatile uint32_t *)0x40029014))</span>
<a name="l00829"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a4629af4125bc51a828d81cf8a4585c">00829</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_RIS_R              (*((volatile uint32_t *)0x40029018))</span>
<a name="l00830"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1e6f1c252d987402c3ef63245eaaff1">00830</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_ISC_R              (*((volatile uint32_t *)0x4002901C))</span>
<a name="l00831"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ef9fc8d1efc06403253674d7e515f58">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_STATUS_R           (*((volatile uint32_t *)0x40029020))</span>
<a name="l00832"></a><a class="code" href="tm4c123gh6pm_8h.html#abf22413334310a21048dc96b4b927be3">00832</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_FAULTVAL_R         (*((volatile uint32_t *)0x40029024))</span>
<a name="l00833"></a><a class="code" href="tm4c123gh6pm_8h.html#aea0644116fea042bf934c6cf1ce11b69">00833</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_ENUPD_R            (*((volatile uint32_t *)0x40029028))</span>
<a name="l00834"></a><a class="code" href="tm4c123gh6pm_8h.html#af77cbd8028dea7272e242705476a20aa">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_CTL_R            (*((volatile uint32_t *)0x40029040))</span>
<a name="l00835"></a><a class="code" href="tm4c123gh6pm_8h.html#a9606127606d3932bc3dd932e2add99fe">00835</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_INTEN_R          (*((volatile uint32_t *)0x40029044))</span>
<a name="l00836"></a><a class="code" href="tm4c123gh6pm_8h.html#aaeac2876ef01b28124b833f394302637">00836</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_RIS_R            (*((volatile uint32_t *)0x40029048))</span>
<a name="l00837"></a><a class="code" href="tm4c123gh6pm_8h.html#a914a1c46174bb99ee4ff53439f36ff37">00837</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_ISC_R            (*((volatile uint32_t *)0x4002904C))</span>
<a name="l00838"></a><a class="code" href="tm4c123gh6pm_8h.html#af9d139f9cb64d3199df35413df381fbc">00838</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_LOAD_R           (*((volatile uint32_t *)0x40029050))</span>
<a name="l00839"></a><a class="code" href="tm4c123gh6pm_8h.html#afc4d37113fd4da1da54adc721207a31e">00839</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_COUNT_R          (*((volatile uint32_t *)0x40029054))</span>
<a name="l00840"></a><a class="code" href="tm4c123gh6pm_8h.html#af378708930d7caab2033edf58ca700e5">00840</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_CMPA_R           (*((volatile uint32_t *)0x40029058))</span>
<a name="l00841"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d3b4115cd6d60aaa4fdb1daa9372885">00841</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_CMPB_R           (*((volatile uint32_t *)0x4002905C))</span>
<a name="l00842"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1239b6e29482aa4a6a0651218b5515d">00842</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_GENA_R           (*((volatile uint32_t *)0x40029060))</span>
<a name="l00843"></a><a class="code" href="tm4c123gh6pm_8h.html#a50d7ada3a3baf73e82a5ef8a54da3fff">00843</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_GENB_R           (*((volatile uint32_t *)0x40029064))</span>
<a name="l00844"></a><a class="code" href="tm4c123gh6pm_8h.html#ac14e66528678709002e32a08c1308eff">00844</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_DBCTL_R          (*((volatile uint32_t *)0x40029068))</span>
<a name="l00845"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a577908cef14d4d21998b99a73c7d52">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_DBRISE_R         (*((volatile uint32_t *)0x4002906C))</span>
<a name="l00846"></a><a class="code" href="tm4c123gh6pm_8h.html#a61f1a405a878e2344241edd9b82bee00">00846</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_DBFALL_R         (*((volatile uint32_t *)0x40029070))</span>
<a name="l00847"></a><a class="code" href="tm4c123gh6pm_8h.html#ac733ae36777381155f66d267e341d50e">00847</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_FLTSRC0_R        (*((volatile uint32_t *)0x40029074))</span>
<a name="l00848"></a><a class="code" href="tm4c123gh6pm_8h.html#a1143cf2c83aacaa74f07426058777219">00848</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_FLTSRC1_R        (*((volatile uint32_t *)0x40029078))</span>
<a name="l00849"></a><a class="code" href="tm4c123gh6pm_8h.html#afcf9bbb67225631dfe0feaf49144e28e">00849</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002907C))</span>
<a name="l00850"></a><a class="code" href="tm4c123gh6pm_8h.html#abf073739a595bf600339cf581d72b25f">00850</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_CTL_R            (*((volatile uint32_t *)0x40029080))</span>
<a name="l00851"></a><a class="code" href="tm4c123gh6pm_8h.html#a01c0353b1e29c026ba24a175aee73ddc">00851</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_INTEN_R          (*((volatile uint32_t *)0x40029084))</span>
<a name="l00852"></a><a class="code" href="tm4c123gh6pm_8h.html#a5929673f3d198cc220e61de582b17c95">00852</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_RIS_R            (*((volatile uint32_t *)0x40029088))</span>
<a name="l00853"></a><a class="code" href="tm4c123gh6pm_8h.html#ab28f6474dc6350d6ff1b67cdf7c91716">00853</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_ISC_R            (*((volatile uint32_t *)0x4002908C))</span>
<a name="l00854"></a><a class="code" href="tm4c123gh6pm_8h.html#a90a1131c582dd0fe330a173e0afe3935">00854</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_LOAD_R           (*((volatile uint32_t *)0x40029090))</span>
<a name="l00855"></a><a class="code" href="tm4c123gh6pm_8h.html#a264320ae9c4c63e1d24000e1a924dcc7">00855</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_COUNT_R          (*((volatile uint32_t *)0x40029094))</span>
<a name="l00856"></a><a class="code" href="tm4c123gh6pm_8h.html#aa379a06bde5af1fca0ed0e5bfff3052d">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_CMPA_R           (*((volatile uint32_t *)0x40029098))</span>
<a name="l00857"></a><a class="code" href="tm4c123gh6pm_8h.html#a609791412880ecc5a7d4bcc05a58eaa1">00857</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_CMPB_R           (*((volatile uint32_t *)0x4002909C))</span>
<a name="l00858"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fe079b4f3877356dd326a703cb4b789">00858</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_GENA_R           (*((volatile uint32_t *)0x400290A0))</span>
<a name="l00859"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a3baebfb4d4d8c77485b00f5d12985e">00859</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_GENB_R           (*((volatile uint32_t *)0x400290A4))</span>
<a name="l00860"></a><a class="code" href="tm4c123gh6pm_8h.html#af3ba7b63859973f29c686577910bb897">00860</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_DBCTL_R          (*((volatile uint32_t *)0x400290A8))</span>
<a name="l00861"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fe6ab96c7b9c39904970d7636f9888a">00861</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_DBRISE_R         (*((volatile uint32_t *)0x400290AC))</span>
<a name="l00862"></a><a class="code" href="tm4c123gh6pm_8h.html#afc611ed092114953d82f5418cf918ed9">00862</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_DBFALL_R         (*((volatile uint32_t *)0x400290B0))</span>
<a name="l00863"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a180c87d8a8762e49bd302bd07a8a72">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_FLTSRC0_R        (*((volatile uint32_t *)0x400290B4))</span>
<a name="l00864"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cf821791445ea5be560e7b3d2d69cef">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_FLTSRC1_R        (*((volatile uint32_t *)0x400290B8))</span>
<a name="l00865"></a><a class="code" href="tm4c123gh6pm_8h.html#a6beb6510fc59dc65ab8d3b6b0e2813c3">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_MINFLTPER_R      (*((volatile uint32_t *)0x400290BC))</span>
<a name="l00866"></a><a class="code" href="tm4c123gh6pm_8h.html#aeff39dc7ec21fdf9a4ed17ecdd419bfa">00866</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_CTL_R            (*((volatile uint32_t *)0x400290C0))</span>
<a name="l00867"></a><a class="code" href="tm4c123gh6pm_8h.html#ab09ed2b29c01839f80f31db5da890198">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_INTEN_R          (*((volatile uint32_t *)0x400290C4))</span>
<a name="l00868"></a><a class="code" href="tm4c123gh6pm_8h.html#ab22408e3ae64769544e7d84a30f7683a">00868</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_RIS_R            (*((volatile uint32_t *)0x400290C8))</span>
<a name="l00869"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d2e72ed89afcfda46d32efb98d82055">00869</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_ISC_R            (*((volatile uint32_t *)0x400290CC))</span>
<a name="l00870"></a><a class="code" href="tm4c123gh6pm_8h.html#a892449c59f3936cf6a521cf16da4eb59">00870</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_LOAD_R           (*((volatile uint32_t *)0x400290D0))</span>
<a name="l00871"></a><a class="code" href="tm4c123gh6pm_8h.html#a5546f74f13ead4977b2a303f5755864b">00871</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_COUNT_R          (*((volatile uint32_t *)0x400290D4))</span>
<a name="l00872"></a><a class="code" href="tm4c123gh6pm_8h.html#a71d18afbad5cb5494ff6b5804e8b56a2">00872</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_CMPA_R           (*((volatile uint32_t *)0x400290D8))</span>
<a name="l00873"></a><a class="code" href="tm4c123gh6pm_8h.html#ab107dc00a89e46155fac014a9ef35518">00873</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_CMPB_R           (*((volatile uint32_t *)0x400290DC))</span>
<a name="l00874"></a><a class="code" href="tm4c123gh6pm_8h.html#a69b3ecafc690ba90ba4edfabb6506ec3">00874</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_GENA_R           (*((volatile uint32_t *)0x400290E0))</span>
<a name="l00875"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7ee86cc4c1dd86d800966dcf9de5aa7">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_GENB_R           (*((volatile uint32_t *)0x400290E4))</span>
<a name="l00876"></a><a class="code" href="tm4c123gh6pm_8h.html#a76d285ff6607737129826f3a135c3ec3">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_DBCTL_R          (*((volatile uint32_t *)0x400290E8))</span>
<a name="l00877"></a><a class="code" href="tm4c123gh6pm_8h.html#add950f28455fbff540319bc1a8112e42">00877</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_DBRISE_R         (*((volatile uint32_t *)0x400290EC))</span>
<a name="l00878"></a><a class="code" href="tm4c123gh6pm_8h.html#a007dc03fbe9d001df62acbb3700817c5">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_DBFALL_R         (*((volatile uint32_t *)0x400290F0))</span>
<a name="l00879"></a><a class="code" href="tm4c123gh6pm_8h.html#af3d9f54e63d87d93684692ef2ad408a2">00879</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_FLTSRC0_R        (*((volatile uint32_t *)0x400290F4))</span>
<a name="l00880"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7a27eea3b571e40edb5397daeee8f71">00880</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_FLTSRC1_R        (*((volatile uint32_t *)0x400290F8))</span>
<a name="l00881"></a><a class="code" href="tm4c123gh6pm_8h.html#a0248571009a1de12d1051ece22e1fdef">00881</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_MINFLTPER_R      (*((volatile uint32_t *)0x400290FC))</span>
<a name="l00882"></a><a class="code" href="tm4c123gh6pm_8h.html#ae89c83d77a518b133d902e1977932f49">00882</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_CTL_R            (*((volatile uint32_t *)0x40029100))</span>
<a name="l00883"></a><a class="code" href="tm4c123gh6pm_8h.html#ae09bfe9fe7066b4e10159a0d5c3d7cb1">00883</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_INTEN_R          (*((volatile uint32_t *)0x40029104))</span>
<a name="l00884"></a><a class="code" href="tm4c123gh6pm_8h.html#af6ee5ed60b6af77ade1ff7dcf4a8ba9f">00884</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_RIS_R            (*((volatile uint32_t *)0x40029108))</span>
<a name="l00885"></a><a class="code" href="tm4c123gh6pm_8h.html#a197810dc69c3146d4cdd8c0e5fadd14a">00885</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_ISC_R            (*((volatile uint32_t *)0x4002910C))</span>
<a name="l00886"></a><a class="code" href="tm4c123gh6pm_8h.html#a50e756f89a6fe7aedf6cc243d1eb352e">00886</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_LOAD_R           (*((volatile uint32_t *)0x40029110))</span>
<a name="l00887"></a><a class="code" href="tm4c123gh6pm_8h.html#a30fbfdfcf2c6a412f8627f942c59dcbc">00887</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_COUNT_R          (*((volatile uint32_t *)0x40029114))</span>
<a name="l00888"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d00da4228378d8d6c2ae72e8ac96bd4">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_CMPA_R           (*((volatile uint32_t *)0x40029118))</span>
<a name="l00889"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cc8882b9b3e9c087679c44a8c4bd6ad">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_CMPB_R           (*((volatile uint32_t *)0x4002911C))</span>
<a name="l00890"></a><a class="code" href="tm4c123gh6pm_8h.html#a8071b4edfd756c0d955dce7ed714f35c">00890</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_GENA_R           (*((volatile uint32_t *)0x40029120))</span>
<a name="l00891"></a><a class="code" href="tm4c123gh6pm_8h.html#a248a801a898b2505fc3a810af0c364a2">00891</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_GENB_R           (*((volatile uint32_t *)0x40029124))</span>
<a name="l00892"></a><a class="code" href="tm4c123gh6pm_8h.html#a99a576b05c766144d079fac740687bec">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_DBCTL_R          (*((volatile uint32_t *)0x40029128))</span>
<a name="l00893"></a><a class="code" href="tm4c123gh6pm_8h.html#a09c02b72ea16ff0c5616997783675f76">00893</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_DBRISE_R         (*((volatile uint32_t *)0x4002912C))</span>
<a name="l00894"></a><a class="code" href="tm4c123gh6pm_8h.html#a5314404111a4d4293dbe158b8fe9a336">00894</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_DBFALL_R         (*((volatile uint32_t *)0x40029130))</span>
<a name="l00895"></a><a class="code" href="tm4c123gh6pm_8h.html#a6682cbd60549d0faab15ba2997cf6930">00895</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_FLTSRC0_R        (*((volatile uint32_t *)0x40029134))</span>
<a name="l00896"></a><a class="code" href="tm4c123gh6pm_8h.html#a76b4add9e56de7b0e6e93994fe36f7c8">00896</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_FLTSRC1_R        (*((volatile uint32_t *)0x40029138))</span>
<a name="l00897"></a><a class="code" href="tm4c123gh6pm_8h.html#acc6744537b8f13591e57ad572739c5cf">00897</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002913C))</span>
<a name="l00898"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9931337b0739c07b119f56ff976baec">00898</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_FLTSEN_R         (*((volatile uint32_t *)0x40029800))</span>
<a name="l00899"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a108a6469c56f982953c2364ebedfbb">00899</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40029804))</span>
<a name="l00900"></a><a class="code" href="tm4c123gh6pm_8h.html#a31feba7ad9a90499a3ff04a1e08c6260">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40029808))</span>
<a name="l00901"></a><a class="code" href="tm4c123gh6pm_8h.html#a77dde25d10abd71a563ffd2cb458dea4">00901</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_FLTSEN_R         (*((volatile uint32_t *)0x40029880))</span>
<a name="l00902"></a><a class="code" href="tm4c123gh6pm_8h.html#aa952f16a769681672eb56033f3bc4028">00902</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40029884))</span>
<a name="l00903"></a><a class="code" href="tm4c123gh6pm_8h.html#a03ce066679c515a29cd82eee02bd2bec">00903</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40029888))</span>
<a name="l00904"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5a6ff960efe10dac61ecf3fb1d59553">00904</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40029904))</span>
<a name="l00905"></a><a class="code" href="tm4c123gh6pm_8h.html#af0fe36ff5eba942d682992127a5567d3">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40029908))</span>
<a name="l00906"></a><a class="code" href="tm4c123gh6pm_8h.html#aa220e9c9e81c2413f1e1e821829b5669">00906</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40029984))</span>
<a name="l00907"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a5e32b73ffa5e0bbbc70d385af60539">00907</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40029988))</span>
<a name="l00908"></a><a class="code" href="tm4c123gh6pm_8h.html#aedf44e0ab66165ed07b40db012fd28b4">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM1_PP_R               (*((volatile uint32_t *)0x40029FC0))</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>
<a name="l00910"></a>00910 <span class="comment">//*****************************************************************************</span>
<a name="l00911"></a>00911 <span class="comment">//</span>
<a name="l00912"></a>00912 <span class="comment">// QEI registers (QEI0)</span>
<a name="l00913"></a>00913 <span class="comment">//</span>
<a name="l00914"></a>00914 <span class="comment">//*****************************************************************************</span>
<a name="l00915"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c5d28a165309eebcafd3ac5ac4d7f2a">00915</a> <span class="preprocessor">#define QEI0_CTL_R              (*((volatile uint32_t *)0x4002C000))</span>
<a name="l00916"></a><a class="code" href="tm4c123gh6pm_8h.html#a05571e87f2093d2c64b1a36d8b12af89">00916</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_STAT_R             (*((volatile uint32_t *)0x4002C004))</span>
<a name="l00917"></a><a class="code" href="tm4c123gh6pm_8h.html#ad44cd209d75474ee92b4903230d668ee">00917</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_POS_R              (*((volatile uint32_t *)0x4002C008))</span>
<a name="l00918"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8028c853559248bb6eab320e219753c">00918</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_MAXPOS_R           (*((volatile uint32_t *)0x4002C00C))</span>
<a name="l00919"></a><a class="code" href="tm4c123gh6pm_8h.html#a69d2acc8d4242fbbda514726ce55b4d9">00919</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_LOAD_R             (*((volatile uint32_t *)0x4002C010))</span>
<a name="l00920"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c9f4d70fc4f1d92b6699c06e9497260">00920</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_TIME_R             (*((volatile uint32_t *)0x4002C014))</span>
<a name="l00921"></a><a class="code" href="tm4c123gh6pm_8h.html#acaf27b7a6257985fe3fb875523adc9d1">00921</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_COUNT_R            (*((volatile uint32_t *)0x4002C018))</span>
<a name="l00922"></a><a class="code" href="tm4c123gh6pm_8h.html#a379eca5893d6f16aa3a4e1772df1da99">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_SPEED_R            (*((volatile uint32_t *)0x4002C01C))</span>
<a name="l00923"></a><a class="code" href="tm4c123gh6pm_8h.html#aab2d47f2120fef76ac7c767f6a81bae3">00923</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_INTEN_R            (*((volatile uint32_t *)0x4002C020))</span>
<a name="l00924"></a><a class="code" href="tm4c123gh6pm_8h.html#ad05e8958c44fe38857b4a090d03a037c">00924</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_RIS_R              (*((volatile uint32_t *)0x4002C024))</span>
<a name="l00925"></a><a class="code" href="tm4c123gh6pm_8h.html#a83359b1786e3706e644b3c1e9b2c88c4">00925</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_ISC_R              (*((volatile uint32_t *)0x4002C028))</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span>
<a name="l00927"></a>00927 <span class="comment">//*****************************************************************************</span>
<a name="l00928"></a>00928 <span class="comment">//</span>
<a name="l00929"></a>00929 <span class="comment">// QEI registers (QEI1)</span>
<a name="l00930"></a>00930 <span class="comment">//</span>
<a name="l00931"></a>00931 <span class="comment">//*****************************************************************************</span>
<a name="l00932"></a><a class="code" href="tm4c123gh6pm_8h.html#a42f1faaac92698a9a32b616a9a5f4e87">00932</a> <span class="preprocessor">#define QEI1_CTL_R              (*((volatile uint32_t *)0x4002D000))</span>
<a name="l00933"></a><a class="code" href="tm4c123gh6pm_8h.html#ae53f607e35a8958176a68ea32c9e5ae5">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_STAT_R             (*((volatile uint32_t *)0x4002D004))</span>
<a name="l00934"></a><a class="code" href="tm4c123gh6pm_8h.html#aafeebe94f7337213983436fd97f30d9a">00934</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_POS_R              (*((volatile uint32_t *)0x4002D008))</span>
<a name="l00935"></a><a class="code" href="tm4c123gh6pm_8h.html#ae94bb244d965083e0d5dbfbf4f66c365">00935</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_MAXPOS_R           (*((volatile uint32_t *)0x4002D00C))</span>
<a name="l00936"></a><a class="code" href="tm4c123gh6pm_8h.html#a88489a99cd2c3fdfdc05b2e0fcd1f2c3">00936</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_LOAD_R             (*((volatile uint32_t *)0x4002D010))</span>
<a name="l00937"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0234d725cf781fb90b8930a15b4c037">00937</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_TIME_R             (*((volatile uint32_t *)0x4002D014))</span>
<a name="l00938"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d9eb05f19d3d2418e78a5af36e47180">00938</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_COUNT_R            (*((volatile uint32_t *)0x4002D018))</span>
<a name="l00939"></a><a class="code" href="tm4c123gh6pm_8h.html#a42f3aaf9a24529808c0998ef586bef01">00939</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_SPEED_R            (*((volatile uint32_t *)0x4002D01C))</span>
<a name="l00940"></a><a class="code" href="tm4c123gh6pm_8h.html#afca0bd41eb21fc7024a149b60a998431">00940</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_INTEN_R            (*((volatile uint32_t *)0x4002D020))</span>
<a name="l00941"></a><a class="code" href="tm4c123gh6pm_8h.html#af01413d858285ddbe8c9e94da26584f5">00941</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_RIS_R              (*((volatile uint32_t *)0x4002D024))</span>
<a name="l00942"></a><a class="code" href="tm4c123gh6pm_8h.html#a85e41595f56400d7b10c83fe2799e94b">00942</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_ISC_R              (*((volatile uint32_t *)0x4002D028))</span>
<a name="l00943"></a>00943 <span class="preprocessor"></span>
<a name="l00944"></a>00944 <span class="comment">//*****************************************************************************</span>
<a name="l00945"></a>00945 <span class="comment">//</span>
<a name="l00946"></a>00946 <span class="comment">// Timer registers (TIMER0)</span>
<a name="l00947"></a>00947 <span class="comment">//</span>
<a name="l00948"></a>00948 <span class="comment">//*****************************************************************************</span>
<a name="l00949"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d2d53e6b7b828afc792afc379d84022">00949</a> <span class="preprocessor">#define TIMER0_CFG_R            (*((volatile uint32_t *)0x40030000))</span>
<a name="l00950"></a><a class="code" href="tm4c123gh6pm_8h.html#a1738bcdd258af4616b1d275801546930">00950</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAMR_R           (*((volatile uint32_t *)0x40030004))</span>
<a name="l00951"></a><a class="code" href="tm4c123gh6pm_8h.html#a85b0ca2443dfadecee6b260eb1e06aeb">00951</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBMR_R           (*((volatile uint32_t *)0x40030008))</span>
<a name="l00952"></a><a class="code" href="tm4c123gh6pm_8h.html#a593459f1475cbfeef7f8f4950d7f2add">00952</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_CTL_R            (*((volatile uint32_t *)0x4003000C))</span>
<a name="l00953"></a><a class="code" href="tm4c123gh6pm_8h.html#acfe01a031430065a4b891f3dc71f5328">00953</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_SYNC_R           (*((volatile uint32_t *)0x40030010))</span>
<a name="l00954"></a><a class="code" href="tm4c123gh6pm_8h.html#ad3e78c6999423a34cd0d3b2eadcf8180">00954</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_IMR_R            (*((volatile uint32_t *)0x40030018))</span>
<a name="l00955"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ce5f8e4815c7707dc3abcf01ba6847d">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_RIS_R            (*((volatile uint32_t *)0x4003001C))</span>
<a name="l00956"></a><a class="code" href="tm4c123gh6pm_8h.html#a19f5e346ffba1310a9009e1c9c223481">00956</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_MIS_R            (*((volatile uint32_t *)0x40030020))</span>
<a name="l00957"></a><a class="code" href="tm4c123gh6pm_8h.html#aa683e7257c56321c0f21c6c5fde1d886">00957</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_ICR_R            (*((volatile uint32_t *)0x40030024))</span>
<a name="l00958"></a><a class="code" href="tm4c123gh6pm_8h.html#a27708dd110155845f2eaf7d0415ffee0">00958</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAILR_R          (*((volatile uint32_t *)0x40030028))</span>
<a name="l00959"></a><a class="code" href="tm4c123gh6pm_8h.html#acbfb02e7c2af155c2da36fb25c8d484a">00959</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBILR_R          (*((volatile uint32_t *)0x4003002C))</span>
<a name="l00960"></a><a class="code" href="tm4c123gh6pm_8h.html#a02486ca33edca732a54cfd8d28cd221a">00960</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAMATCHR_R       (*((volatile uint32_t *)0x40030030))</span>
<a name="l00961"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3b5d638e5a755e092523b1abb727a2a">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBMATCHR_R       (*((volatile uint32_t *)0x40030034))</span>
<a name="l00962"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4deadee119b2d93509f9f1f28e471f0">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAPR_R           (*((volatile uint32_t *)0x40030038))</span>
<a name="l00963"></a><a class="code" href="tm4c123gh6pm_8h.html#aa770b0de415ec318f95a8862b5f9843d">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBPR_R           (*((volatile uint32_t *)0x4003003C))</span>
<a name="l00964"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f53722c2ebf1caa29c8650ededf0e5e">00964</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAPMR_R          (*((volatile uint32_t *)0x40030040))</span>
<a name="l00965"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d3e27c7917a884a4bee2232f56d388a">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBPMR_R          (*((volatile uint32_t *)0x40030044))</span>
<a name="l00966"></a><a class="code" href="tm4c123gh6pm_8h.html#a00ecb0b91726d4fc7fe84242c25e1c65">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAR_R            (*((volatile uint32_t *)0x40030048))</span>
<a name="l00967"></a><a class="code" href="tm4c123gh6pm_8h.html#a5272b0ca465e09d59e9ddeac3132daf6">00967</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBR_R            (*((volatile uint32_t *)0x4003004C))</span>
<a name="l00968"></a><a class="code" href="tm4c123gh6pm_8h.html#affa7c7064d27d1dbed5a46614a582235">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAV_R            (*((volatile uint32_t *)0x40030050))</span>
<a name="l00969"></a><a class="code" href="tm4c123gh6pm_8h.html#a20d91d42c9585c7011566f6d948a6ee3">00969</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBV_R            (*((volatile uint32_t *)0x40030054))</span>
<a name="l00970"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fe0f8ca98862701e03952b6f1ca1a1c">00970</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_RTCPD_R          (*((volatile uint32_t *)0x40030058))</span>
<a name="l00971"></a><a class="code" href="tm4c123gh6pm_8h.html#a36c952c063b892f9257dd656cabb1be6">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAPS_R           (*((volatile uint32_t *)0x4003005C))</span>
<a name="l00972"></a><a class="code" href="tm4c123gh6pm_8h.html#a35fd5370e55a83abb0d8d7d24f0e1fe6">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBPS_R           (*((volatile uint32_t *)0x40030060))</span>
<a name="l00973"></a><a class="code" href="tm4c123gh6pm_8h.html#a45131035ce5f28fc8db481ec3d77d5e4">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TAPV_R           (*((volatile uint32_t *)0x40030064))</span>
<a name="l00974"></a><a class="code" href="tm4c123gh6pm_8h.html#a94e95ea18145915232e8aaf6af875459">00974</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_TBPV_R           (*((volatile uint32_t *)0x40030068))</span>
<a name="l00975"></a><a class="code" href="tm4c123gh6pm_8h.html#a04fce1fd7b2756acc12ad0b823efd125">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_PP_R             (*((volatile uint32_t *)0x40030FC0))</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span>
<a name="l00977"></a>00977 <span class="comment">//*****************************************************************************</span>
<a name="l00978"></a>00978 <span class="comment">//</span>
<a name="l00979"></a>00979 <span class="comment">// Timer registers (TIMER1)</span>
<a name="l00980"></a>00980 <span class="comment">//</span>
<a name="l00981"></a>00981 <span class="comment">//*****************************************************************************</span>
<a name="l00982"></a><a class="code" href="tm4c123gh6pm_8h.html#a6922388158dfccf5252b25467a104be7">00982</a> <span class="preprocessor">#define TIMER1_CFG_R            (*((volatile uint32_t *)0x40031000))</span>
<a name="l00983"></a><a class="code" href="tm4c123gh6pm_8h.html#aa79927640f5de00d3719ad106e871fff">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAMR_R           (*((volatile uint32_t *)0x40031004))</span>
<a name="l00984"></a><a class="code" href="tm4c123gh6pm_8h.html#ae395ac89c4fbb8419b57321ddbebbe7e">00984</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBMR_R           (*((volatile uint32_t *)0x40031008))</span>
<a name="l00985"></a><a class="code" href="tm4c123gh6pm_8h.html#aef72241f1c1059473f0daef61cd55941">00985</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_CTL_R            (*((volatile uint32_t *)0x4003100C))</span>
<a name="l00986"></a><a class="code" href="tm4c123gh6pm_8h.html#a90b8dafe40be151b6adb8af58aae4ffe">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_SYNC_R           (*((volatile uint32_t *)0x40031010))</span>
<a name="l00987"></a><a class="code" href="tm4c123gh6pm_8h.html#a1334f302d0fd042d6a903c9b672958ad">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_IMR_R            (*((volatile uint32_t *)0x40031018))</span>
<a name="l00988"></a><a class="code" href="tm4c123gh6pm_8h.html#ae613fa799d72f6d36628df90fe1a6cc0">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_RIS_R            (*((volatile uint32_t *)0x4003101C))</span>
<a name="l00989"></a><a class="code" href="tm4c123gh6pm_8h.html#aadb6e7c25ecbff5b10094f86f0179fc3">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_MIS_R            (*((volatile uint32_t *)0x40031020))</span>
<a name="l00990"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3c5ccab541078fd76ade381eef85d20">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_ICR_R            (*((volatile uint32_t *)0x40031024))</span>
<a name="l00991"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0a5da5037821dcb434376ec97c9c961">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAILR_R          (*((volatile uint32_t *)0x40031028))</span>
<a name="l00992"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ceb197e777ec64e54d55b5fa6532d7e">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBILR_R          (*((volatile uint32_t *)0x4003102C))</span>
<a name="l00993"></a><a class="code" href="tm4c123gh6pm_8h.html#a64e9ae442ec988b5bed85a94740f97e9">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAMATCHR_R       (*((volatile uint32_t *)0x40031030))</span>
<a name="l00994"></a><a class="code" href="tm4c123gh6pm_8h.html#a317ae69030596c4123b1c108a081e5b1">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBMATCHR_R       (*((volatile uint32_t *)0x40031034))</span>
<a name="l00995"></a><a class="code" href="tm4c123gh6pm_8h.html#ab855e45ddb8667646f9e3a6a856c15ed">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAPR_R           (*((volatile uint32_t *)0x40031038))</span>
<a name="l00996"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f318bc77efeefebe41ef20245b4abd9">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBPR_R           (*((volatile uint32_t *)0x4003103C))</span>
<a name="l00997"></a><a class="code" href="tm4c123gh6pm_8h.html#abbc543b3f5589d8e7081c91770a0ed58">00997</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAPMR_R          (*((volatile uint32_t *)0x40031040))</span>
<a name="l00998"></a><a class="code" href="tm4c123gh6pm_8h.html#a57052fd304d6566eb5f516a03d7d9f33">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBPMR_R          (*((volatile uint32_t *)0x40031044))</span>
<a name="l00999"></a><a class="code" href="tm4c123gh6pm_8h.html#a213dd366c71eac92f0580ea64cc129a7">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAR_R            (*((volatile uint32_t *)0x40031048))</span>
<a name="l01000"></a><a class="code" href="tm4c123gh6pm_8h.html#aec1d27af153af8bcb5938755fd0f5bdb">01000</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBR_R            (*((volatile uint32_t *)0x4003104C))</span>
<a name="l01001"></a><a class="code" href="tm4c123gh6pm_8h.html#aa55128f6683d828c27c31cb279faafbc">01001</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAV_R            (*((volatile uint32_t *)0x40031050))</span>
<a name="l01002"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c5a8508279681f8172968a24d890d3f">01002</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBV_R            (*((volatile uint32_t *)0x40031054))</span>
<a name="l01003"></a><a class="code" href="tm4c123gh6pm_8h.html#a59d757e9d7903efff10661edb3dc55c5">01003</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_RTCPD_R          (*((volatile uint32_t *)0x40031058))</span>
<a name="l01004"></a><a class="code" href="tm4c123gh6pm_8h.html#a216f65de33297a5d0f9e8c505cae671f">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAPS_R           (*((volatile uint32_t *)0x4003105C))</span>
<a name="l01005"></a><a class="code" href="tm4c123gh6pm_8h.html#a93dc823fff06901af7a49d697f0543d9">01005</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBPS_R           (*((volatile uint32_t *)0x40031060))</span>
<a name="l01006"></a><a class="code" href="tm4c123gh6pm_8h.html#a5001e590e4c325283eece6e97140794f">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TAPV_R           (*((volatile uint32_t *)0x40031064))</span>
<a name="l01007"></a><a class="code" href="tm4c123gh6pm_8h.html#a563baba6a51419059e61b163f196e9cc">01007</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_TBPV_R           (*((volatile uint32_t *)0x40031068))</span>
<a name="l01008"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1f373846ca7228dd52be8909f74e61c">01008</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_PP_R             (*((volatile uint32_t *)0x40031FC0))</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span>
<a name="l01010"></a>01010 <span class="comment">//*****************************************************************************</span>
<a name="l01011"></a>01011 <span class="comment">//</span>
<a name="l01012"></a>01012 <span class="comment">// Timer registers (TIMER2)</span>
<a name="l01013"></a>01013 <span class="comment">//</span>
<a name="l01014"></a>01014 <span class="comment">//*****************************************************************************</span>
<a name="l01015"></a><a class="code" href="tm4c123gh6pm_8h.html#a231a646f1e25605f504598a0ab319409">01015</a> <span class="preprocessor">#define TIMER2_CFG_R            (*((volatile uint32_t *)0x40032000))</span>
<a name="l01016"></a><a class="code" href="tm4c123gh6pm_8h.html#a13b06799a15745c03e04572731157c32">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAMR_R           (*((volatile uint32_t *)0x40032004))</span>
<a name="l01017"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3717baec233259e2039ff5cc83e8a50">01017</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBMR_R           (*((volatile uint32_t *)0x40032008))</span>
<a name="l01018"></a><a class="code" href="tm4c123gh6pm_8h.html#a2520c4706d6b7779f0d94afe5f2c4d65">01018</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_CTL_R            (*((volatile uint32_t *)0x4003200C))</span>
<a name="l01019"></a><a class="code" href="tm4c123gh6pm_8h.html#a13bf415cfab99ef7ca357d9d4dc9dd8b">01019</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_SYNC_R           (*((volatile uint32_t *)0x40032010))</span>
<a name="l01020"></a><a class="code" href="tm4c123gh6pm_8h.html#af0cdf9ac825689c8be45f70537536527">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_IMR_R            (*((volatile uint32_t *)0x40032018))</span>
<a name="l01021"></a><a class="code" href="tm4c123gh6pm_8h.html#a2dd2b25480ebbbb95f3651e72b3cee23">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_RIS_R            (*((volatile uint32_t *)0x4003201C))</span>
<a name="l01022"></a><a class="code" href="tm4c123gh6pm_8h.html#a58de651f54c5ebe45e778734a3afa926">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_MIS_R            (*((volatile uint32_t *)0x40032020))</span>
<a name="l01023"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a48a2150fcc96500f615a714177efcd">01023</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_ICR_R            (*((volatile uint32_t *)0x40032024))</span>
<a name="l01024"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e5207971911d015357f892652776584">01024</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAILR_R          (*((volatile uint32_t *)0x40032028))</span>
<a name="l01025"></a><a class="code" href="tm4c123gh6pm_8h.html#a69fcc3b1cf5ffb4ddd008be78024edc1">01025</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBILR_R          (*((volatile uint32_t *)0x4003202C))</span>
<a name="l01026"></a><a class="code" href="tm4c123gh6pm_8h.html#a699fff98db66665da255beacb6de4a2a">01026</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAMATCHR_R       (*((volatile uint32_t *)0x40032030))</span>
<a name="l01027"></a><a class="code" href="tm4c123gh6pm_8h.html#a040bfa47f53e7457a593427225c68905">01027</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBMATCHR_R       (*((volatile uint32_t *)0x40032034))</span>
<a name="l01028"></a><a class="code" href="tm4c123gh6pm_8h.html#a042ac937cf9882700c5e62bb6dbc904e">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAPR_R           (*((volatile uint32_t *)0x40032038))</span>
<a name="l01029"></a><a class="code" href="tm4c123gh6pm_8h.html#afaa24f03001e69d37a12220ea17c5c80">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBPR_R           (*((volatile uint32_t *)0x4003203C))</span>
<a name="l01030"></a><a class="code" href="tm4c123gh6pm_8h.html#ac401b6f8af8c528ce971b878e3d28aef">01030</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAPMR_R          (*((volatile uint32_t *)0x40032040))</span>
<a name="l01031"></a><a class="code" href="tm4c123gh6pm_8h.html#a37e77c341e39a5988b5207cf265480d4">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBPMR_R          (*((volatile uint32_t *)0x40032044))</span>
<a name="l01032"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7729e143e347e6177a688b348241e32">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAR_R            (*((volatile uint32_t *)0x40032048))</span>
<a name="l01033"></a><a class="code" href="tm4c123gh6pm_8h.html#adce0a8660007c428019634fbbc606aab">01033</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBR_R            (*((volatile uint32_t *)0x4003204C))</span>
<a name="l01034"></a><a class="code" href="tm4c123gh6pm_8h.html#a132febe904f81e92ecce07d3bfe520b0">01034</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAV_R            (*((volatile uint32_t *)0x40032050))</span>
<a name="l01035"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c277f9627d64db0cd804976c40586ae">01035</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBV_R            (*((volatile uint32_t *)0x40032054))</span>
<a name="l01036"></a><a class="code" href="tm4c123gh6pm_8h.html#a9391305d5752e521c17fa799325a0d67">01036</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_RTCPD_R          (*((volatile uint32_t *)0x40032058))</span>
<a name="l01037"></a><a class="code" href="tm4c123gh6pm_8h.html#aa496a04ca11fbc6c0d0e049a3470dbfc">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAPS_R           (*((volatile uint32_t *)0x4003205C))</span>
<a name="l01038"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d7979ef7a2db84c7d1900b0492ceb90">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBPS_R           (*((volatile uint32_t *)0x40032060))</span>
<a name="l01039"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f99ccbcbb5afb0ce690da50677db6d6">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TAPV_R           (*((volatile uint32_t *)0x40032064))</span>
<a name="l01040"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f5a9f4b3393861caf38670468de5218">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_TBPV_R           (*((volatile uint32_t *)0x40032068))</span>
<a name="l01041"></a><a class="code" href="tm4c123gh6pm_8h.html#aa683dbbcbc761a0ba35599280e761567">01041</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_PP_R             (*((volatile uint32_t *)0x40032FC0))</span>
<a name="l01042"></a>01042 <span class="preprocessor"></span>
<a name="l01043"></a>01043 <span class="comment">//*****************************************************************************</span>
<a name="l01044"></a>01044 <span class="comment">//</span>
<a name="l01045"></a>01045 <span class="comment">// Timer registers (TIMER3)</span>
<a name="l01046"></a>01046 <span class="comment">//</span>
<a name="l01047"></a>01047 <span class="comment">//*****************************************************************************</span>
<a name="l01048"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0465dc36fefddb37cd2676170d47291">01048</a> <span class="preprocessor">#define TIMER3_CFG_R            (*((volatile uint32_t *)0x40033000))</span>
<a name="l01049"></a><a class="code" href="tm4c123gh6pm_8h.html#a97e8dba11167bafba6bf233c5f105a03">01049</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAMR_R           (*((volatile uint32_t *)0x40033004))</span>
<a name="l01050"></a><a class="code" href="tm4c123gh6pm_8h.html#a10435bf7992a7474b1ca3f0b88e929a0">01050</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBMR_R           (*((volatile uint32_t *)0x40033008))</span>
<a name="l01051"></a><a class="code" href="tm4c123gh6pm_8h.html#a6991f2ceace793ce6bbefb4ad781ce9e">01051</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_CTL_R            (*((volatile uint32_t *)0x4003300C))</span>
<a name="l01052"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ca0bec22d8b3964cf1edfdcfccb13e1">01052</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_SYNC_R           (*((volatile uint32_t *)0x40033010))</span>
<a name="l01053"></a><a class="code" href="tm4c123gh6pm_8h.html#ab11c9d07576dc56ae121a14e1fddb09c">01053</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_IMR_R            (*((volatile uint32_t *)0x40033018))</span>
<a name="l01054"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b720ac36cad034603c17e69def26a26">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_RIS_R            (*((volatile uint32_t *)0x4003301C))</span>
<a name="l01055"></a><a class="code" href="tm4c123gh6pm_8h.html#a6be224cf98e0e05b12e6a44cf7c9dc35">01055</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_MIS_R            (*((volatile uint32_t *)0x40033020))</span>
<a name="l01056"></a><a class="code" href="tm4c123gh6pm_8h.html#ada5c68a253b2e6b8a5ae01f6c886ae7e">01056</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_ICR_R            (*((volatile uint32_t *)0x40033024))</span>
<a name="l01057"></a><a class="code" href="tm4c123gh6pm_8h.html#a2336af157edf064f5348e908ccec8696">01057</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAILR_R          (*((volatile uint32_t *)0x40033028))</span>
<a name="l01058"></a><a class="code" href="tm4c123gh6pm_8h.html#ae94705a6bcfd87bd9e0c3f0f0a102193">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBILR_R          (*((volatile uint32_t *)0x4003302C))</span>
<a name="l01059"></a><a class="code" href="tm4c123gh6pm_8h.html#a474b2148263e9e4a613cf1fd86c27bc2">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAMATCHR_R       (*((volatile uint32_t *)0x40033030))</span>
<a name="l01060"></a><a class="code" href="tm4c123gh6pm_8h.html#af5aa26f8c405dc10071d2efbc5fb4b7e">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBMATCHR_R       (*((volatile uint32_t *)0x40033034))</span>
<a name="l01061"></a><a class="code" href="tm4c123gh6pm_8h.html#aa072b1487d8b341f358c93bbc9e4ae37">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAPR_R           (*((volatile uint32_t *)0x40033038))</span>
<a name="l01062"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ca30facb9c6cc5c836590cc4aa4d2c1">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBPR_R           (*((volatile uint32_t *)0x4003303C))</span>
<a name="l01063"></a><a class="code" href="tm4c123gh6pm_8h.html#a0eec2dfb57b6cd56e06d13f24b63cd1a">01063</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAPMR_R          (*((volatile uint32_t *)0x40033040))</span>
<a name="l01064"></a><a class="code" href="tm4c123gh6pm_8h.html#a85cdec4a928cc6cb3b4258dd1137a42d">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBPMR_R          (*((volatile uint32_t *)0x40033044))</span>
<a name="l01065"></a><a class="code" href="tm4c123gh6pm_8h.html#a1dd9972c5cc5e6e14d87a36dfd165cfa">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAR_R            (*((volatile uint32_t *)0x40033048))</span>
<a name="l01066"></a><a class="code" href="tm4c123gh6pm_8h.html#a3997a78363337469ea8cd3052688e82d">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBR_R            (*((volatile uint32_t *)0x4003304C))</span>
<a name="l01067"></a><a class="code" href="tm4c123gh6pm_8h.html#a243e1e6411f66bf757d3ae26a398cf3c">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAV_R            (*((volatile uint32_t *)0x40033050))</span>
<a name="l01068"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bbcd62c6d66191c205fbc6af1d00e7c">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBV_R            (*((volatile uint32_t *)0x40033054))</span>
<a name="l01069"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ed1df353589b167a22f34eb214090d7">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_RTCPD_R          (*((volatile uint32_t *)0x40033058))</span>
<a name="l01070"></a><a class="code" href="tm4c123gh6pm_8h.html#aa06cd307796b1176ebc5c0f14e9f9633">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAPS_R           (*((volatile uint32_t *)0x4003305C))</span>
<a name="l01071"></a><a class="code" href="tm4c123gh6pm_8h.html#a0aea4882277eb23707bdd53fa3297367">01071</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBPS_R           (*((volatile uint32_t *)0x40033060))</span>
<a name="l01072"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa218201312451dd49b1f30987ca3642">01072</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TAPV_R           (*((volatile uint32_t *)0x40033064))</span>
<a name="l01073"></a><a class="code" href="tm4c123gh6pm_8h.html#a00c8d397f9e3903a171c2991553a4845">01073</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_TBPV_R           (*((volatile uint32_t *)0x40033068))</span>
<a name="l01074"></a><a class="code" href="tm4c123gh6pm_8h.html#a805c0517f5834e0abee2ec4f218732e7">01074</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_PP_R             (*((volatile uint32_t *)0x40033FC0))</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span>
<a name="l01076"></a>01076 <span class="comment">//*****************************************************************************</span>
<a name="l01077"></a>01077 <span class="comment">//</span>
<a name="l01078"></a>01078 <span class="comment">// Timer registers (TIMER4)</span>
<a name="l01079"></a>01079 <span class="comment">//</span>
<a name="l01080"></a>01080 <span class="comment">//*****************************************************************************</span>
<a name="l01081"></a><a class="code" href="tm4c123gh6pm_8h.html#a57bb714cf0a4c0b535d071d26598b45c">01081</a> <span class="preprocessor">#define TIMER4_CFG_R            (*((volatile uint32_t *)0x40034000))</span>
<a name="l01082"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d3a11832891b0ef8425deedf4d8f696">01082</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAMR_R           (*((volatile uint32_t *)0x40034004))</span>
<a name="l01083"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e2243e69398780e0d4b999aff4635f4">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBMR_R           (*((volatile uint32_t *)0x40034008))</span>
<a name="l01084"></a><a class="code" href="tm4c123gh6pm_8h.html#a93bd795d6c9017b3b9121fc5ccdd7748">01084</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_CTL_R            (*((volatile uint32_t *)0x4003400C))</span>
<a name="l01085"></a><a class="code" href="tm4c123gh6pm_8h.html#adf40f806184db0cabcfffd23435f322c">01085</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_SYNC_R           (*((volatile uint32_t *)0x40034010))</span>
<a name="l01086"></a><a class="code" href="tm4c123gh6pm_8h.html#aa25cb22719a62a666150845675281b5c">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_IMR_R            (*((volatile uint32_t *)0x40034018))</span>
<a name="l01087"></a><a class="code" href="tm4c123gh6pm_8h.html#acdf20d31c187c8717ac54981ea434710">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_RIS_R            (*((volatile uint32_t *)0x4003401C))</span>
<a name="l01088"></a><a class="code" href="tm4c123gh6pm_8h.html#adad93261ef858632781e2f934635bc00">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_MIS_R            (*((volatile uint32_t *)0x40034020))</span>
<a name="l01089"></a><a class="code" href="tm4c123gh6pm_8h.html#ad142687489bf7d6861790138650d8eac">01089</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_ICR_R            (*((volatile uint32_t *)0x40034024))</span>
<a name="l01090"></a><a class="code" href="tm4c123gh6pm_8h.html#af6255e3aa253d134217f6f044011a9ab">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAILR_R          (*((volatile uint32_t *)0x40034028))</span>
<a name="l01091"></a><a class="code" href="tm4c123gh6pm_8h.html#ad35882f23217c84a63016029d91ed59b">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBILR_R          (*((volatile uint32_t *)0x4003402C))</span>
<a name="l01092"></a><a class="code" href="tm4c123gh6pm_8h.html#a24ed7bf88096b1fa4216d4599a31e264">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAMATCHR_R       (*((volatile uint32_t *)0x40034030))</span>
<a name="l01093"></a><a class="code" href="tm4c123gh6pm_8h.html#a1208cd2f1429505147aa64d5f6976f54">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBMATCHR_R       (*((volatile uint32_t *)0x40034034))</span>
<a name="l01094"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ed5df7846345082b65f50bdf0f80a0e">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAPR_R           (*((volatile uint32_t *)0x40034038))</span>
<a name="l01095"></a><a class="code" href="tm4c123gh6pm_8h.html#afa0b8382aa663614458707aa14fb3184">01095</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBPR_R           (*((volatile uint32_t *)0x4003403C))</span>
<a name="l01096"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c860670cc4714c60a25c677bac8b9b5">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAPMR_R          (*((volatile uint32_t *)0x40034040))</span>
<a name="l01097"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a4ff7386b18a2a0daf666c9f8714e14">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBPMR_R          (*((volatile uint32_t *)0x40034044))</span>
<a name="l01098"></a><a class="code" href="tm4c123gh6pm_8h.html#a858198c1de2a556c6f6ab553b77aed54">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAR_R            (*((volatile uint32_t *)0x40034048))</span>
<a name="l01099"></a><a class="code" href="tm4c123gh6pm_8h.html#afb212950caf4e0affc53cf44bbdffa1b">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBR_R            (*((volatile uint32_t *)0x4003404C))</span>
<a name="l01100"></a><a class="code" href="tm4c123gh6pm_8h.html#a99c4bbbb73bb1ca41dc98f36cb8017c4">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAV_R            (*((volatile uint32_t *)0x40034050))</span>
<a name="l01101"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8e76fdad1ae3064246fb62a5e56a232">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBV_R            (*((volatile uint32_t *)0x40034054))</span>
<a name="l01102"></a><a class="code" href="tm4c123gh6pm_8h.html#ad63d81aef53e9d9fd856ef90ce9332a2">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_RTCPD_R          (*((volatile uint32_t *)0x40034058))</span>
<a name="l01103"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f67427a6c257b9d37f0c47fcf85b0fb">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAPS_R           (*((volatile uint32_t *)0x4003405C))</span>
<a name="l01104"></a><a class="code" href="tm4c123gh6pm_8h.html#a224369a2d23f15992bd67f93e9b3bdbe">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBPS_R           (*((volatile uint32_t *)0x40034060))</span>
<a name="l01105"></a><a class="code" href="tm4c123gh6pm_8h.html#a932d292d38455dee3bd253cca67ce219">01105</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TAPV_R           (*((volatile uint32_t *)0x40034064))</span>
<a name="l01106"></a><a class="code" href="tm4c123gh6pm_8h.html#aad1c8e46a641bd130b387c55448e0dd1">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_TBPV_R           (*((volatile uint32_t *)0x40034068))</span>
<a name="l01107"></a><a class="code" href="tm4c123gh6pm_8h.html#a9886e71a5e84a845fb42a29a28c5f114">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER4_PP_R             (*((volatile uint32_t *)0x40034FC0))</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>
<a name="l01109"></a>01109 <span class="comment">//*****************************************************************************</span>
<a name="l01110"></a>01110 <span class="comment">//</span>
<a name="l01111"></a>01111 <span class="comment">// Timer registers (TIMER5)</span>
<a name="l01112"></a>01112 <span class="comment">//</span>
<a name="l01113"></a>01113 <span class="comment">//*****************************************************************************</span>
<a name="l01114"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c23097001a14f39c1d6d46c0d6b57ab">01114</a> <span class="preprocessor">#define TIMER5_CFG_R            (*((volatile uint32_t *)0x40035000))</span>
<a name="l01115"></a><a class="code" href="tm4c123gh6pm_8h.html#a459babeb7f806d0e4d8d6a284996a883">01115</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAMR_R           (*((volatile uint32_t *)0x40035004))</span>
<a name="l01116"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3dd8c31e97917c443ec51ac02b5fdad">01116</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBMR_R           (*((volatile uint32_t *)0x40035008))</span>
<a name="l01117"></a><a class="code" href="tm4c123gh6pm_8h.html#ab78bcc5a2d07f8f2dba6c1017504c89f">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_CTL_R            (*((volatile uint32_t *)0x4003500C))</span>
<a name="l01118"></a><a class="code" href="tm4c123gh6pm_8h.html#a8693d949c5137d7b8cc8be5c2a78a58f">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_SYNC_R           (*((volatile uint32_t *)0x40035010))</span>
<a name="l01119"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bcde182d59e031e8520ee39c2cbfbfe">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_IMR_R            (*((volatile uint32_t *)0x40035018))</span>
<a name="l01120"></a><a class="code" href="tm4c123gh6pm_8h.html#a25a532c2a15f54c1fc38f8e9075fc3d5">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_RIS_R            (*((volatile uint32_t *)0x4003501C))</span>
<a name="l01121"></a><a class="code" href="tm4c123gh6pm_8h.html#ad957a8949698fbe85ab778bec4f348c3">01121</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_MIS_R            (*((volatile uint32_t *)0x40035020))</span>
<a name="l01122"></a><a class="code" href="tm4c123gh6pm_8h.html#a75e9d3e974382f2ca9862271e1ccb100">01122</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_ICR_R            (*((volatile uint32_t *)0x40035024))</span>
<a name="l01123"></a><a class="code" href="tm4c123gh6pm_8h.html#ac95deeaf6658d6bda3f3cf5237285bdb">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAILR_R          (*((volatile uint32_t *)0x40035028))</span>
<a name="l01124"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8d5929d7221c8f5c82284d86683178f">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBILR_R          (*((volatile uint32_t *)0x4003502C))</span>
<a name="l01125"></a><a class="code" href="tm4c123gh6pm_8h.html#a986a4189b94a0917445d31af3c21f10b">01125</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAMATCHR_R       (*((volatile uint32_t *)0x40035030))</span>
<a name="l01126"></a><a class="code" href="tm4c123gh6pm_8h.html#a493b87933b0ff5d5b80ff80378c9f105">01126</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBMATCHR_R       (*((volatile uint32_t *)0x40035034))</span>
<a name="l01127"></a><a class="code" href="tm4c123gh6pm_8h.html#a1132c51d99ee3a6fa02bc36a43241cfa">01127</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAPR_R           (*((volatile uint32_t *)0x40035038))</span>
<a name="l01128"></a><a class="code" href="tm4c123gh6pm_8h.html#a86f0267342ab8e84dd57f78398bf2cef">01128</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBPR_R           (*((volatile uint32_t *)0x4003503C))</span>
<a name="l01129"></a><a class="code" href="tm4c123gh6pm_8h.html#aa53f8cbcc0fba7a0bf1be009b62ee5ba">01129</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAPMR_R          (*((volatile uint32_t *)0x40035040))</span>
<a name="l01130"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b30d7cd9093b165d8214c33aa5b6c2b">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBPMR_R          (*((volatile uint32_t *)0x40035044))</span>
<a name="l01131"></a><a class="code" href="tm4c123gh6pm_8h.html#a33ccd493841c3943447ec915d487c051">01131</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAR_R            (*((volatile uint32_t *)0x40035048))</span>
<a name="l01132"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c20f179d880899dd09da95cafc32132">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBR_R            (*((volatile uint32_t *)0x4003504C))</span>
<a name="l01133"></a><a class="code" href="tm4c123gh6pm_8h.html#af05a4c91430e77a1a1334c7eb8dfd9a1">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAV_R            (*((volatile uint32_t *)0x40035050))</span>
<a name="l01134"></a><a class="code" href="tm4c123gh6pm_8h.html#a0322cbe9fddd91f3543841404f95cb6d">01134</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBV_R            (*((volatile uint32_t *)0x40035054))</span>
<a name="l01135"></a><a class="code" href="tm4c123gh6pm_8h.html#aee8822b62faeacc85584f4d6b5280fec">01135</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_RTCPD_R          (*((volatile uint32_t *)0x40035058))</span>
<a name="l01136"></a><a class="code" href="tm4c123gh6pm_8h.html#aa97fc6c79954299d23d86c742eaa0deb">01136</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAPS_R           (*((volatile uint32_t *)0x4003505C))</span>
<a name="l01137"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fdb374604efd87ee415fc836ee96dc3">01137</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBPS_R           (*((volatile uint32_t *)0x40035060))</span>
<a name="l01138"></a><a class="code" href="tm4c123gh6pm_8h.html#a509e123c62db3b9b027b1169cf04ac56">01138</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TAPV_R           (*((volatile uint32_t *)0x40035064))</span>
<a name="l01139"></a><a class="code" href="tm4c123gh6pm_8h.html#abc34c4d4d85f887a5518e0acc2690111">01139</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_TBPV_R           (*((volatile uint32_t *)0x40035068))</span>
<a name="l01140"></a><a class="code" href="tm4c123gh6pm_8h.html#a08e2b77b484fae4d94fdb7b8133cbab4">01140</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER5_PP_R             (*((volatile uint32_t *)0x40035FC0))</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span>
<a name="l01142"></a>01142 <span class="comment">//*****************************************************************************</span>
<a name="l01143"></a>01143 <span class="comment">//</span>
<a name="l01144"></a>01144 <span class="comment">// Timer registers (WTIMER0)</span>
<a name="l01145"></a>01145 <span class="comment">//</span>
<a name="l01146"></a>01146 <span class="comment">//*****************************************************************************</span>
<a name="l01147"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ea1d00286fd433a52f71e059fd80e5e">01147</a> <span class="preprocessor">#define WTIMER0_CFG_R           (*((volatile uint32_t *)0x40036000))</span>
<a name="l01148"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f7a2ccd5a1978ab1b06f666ef781356">01148</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAMR_R          (*((volatile uint32_t *)0x40036004))</span>
<a name="l01149"></a><a class="code" href="tm4c123gh6pm_8h.html#aa15a075cdc41815e7ac6defc4eb67f1d">01149</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBMR_R          (*((volatile uint32_t *)0x40036008))</span>
<a name="l01150"></a><a class="code" href="tm4c123gh6pm_8h.html#a5be62896492e95e50b5b4fbe61cf543e">01150</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_CTL_R           (*((volatile uint32_t *)0x4003600C))</span>
<a name="l01151"></a><a class="code" href="tm4c123gh6pm_8h.html#adc95cf36808500486bd78804b31250d1">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_SYNC_R          (*((volatile uint32_t *)0x40036010))</span>
<a name="l01152"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a36fce101556ee3b6fbec65e10ec264">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_IMR_R           (*((volatile uint32_t *)0x40036018))</span>
<a name="l01153"></a><a class="code" href="tm4c123gh6pm_8h.html#a71a928ace8576218d9bb56c42d1e5b18">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_RIS_R           (*((volatile uint32_t *)0x4003601C))</span>
<a name="l01154"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5255f8fce04ce39497d21ae39e69d4a">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_MIS_R           (*((volatile uint32_t *)0x40036020))</span>
<a name="l01155"></a><a class="code" href="tm4c123gh6pm_8h.html#afeb23b6ed7516ac27755cd5f3b59918f">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_ICR_R           (*((volatile uint32_t *)0x40036024))</span>
<a name="l01156"></a><a class="code" href="tm4c123gh6pm_8h.html#a75b3140de211830ed7092752f051ec85">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAILR_R         (*((volatile uint32_t *)0x40036028))</span>
<a name="l01157"></a><a class="code" href="tm4c123gh6pm_8h.html#a33b2aeca0e6e09a81f65b11982ded853">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBILR_R         (*((volatile uint32_t *)0x4003602C))</span>
<a name="l01158"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9a083706899257db6606f2e77f73bd4">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAMATCHR_R      (*((volatile uint32_t *)0x40036030))</span>
<a name="l01159"></a><a class="code" href="tm4c123gh6pm_8h.html#a61e8a96c54c5b8f74d60a8de444b5402">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBMATCHR_R      (*((volatile uint32_t *)0x40036034))</span>
<a name="l01160"></a><a class="code" href="tm4c123gh6pm_8h.html#a95c423aea4165eaf86ee1ee61b21c89c">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAPR_R          (*((volatile uint32_t *)0x40036038))</span>
<a name="l01161"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cee8efa9bc0798c16a7542c2c26bfcf">01161</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBPR_R          (*((volatile uint32_t *)0x4003603C))</span>
<a name="l01162"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e378d0f0c6a21b52e987d981c103661">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAPMR_R         (*((volatile uint32_t *)0x40036040))</span>
<a name="l01163"></a><a class="code" href="tm4c123gh6pm_8h.html#ab155ac1d74f5db61f5bcee08b0637b55">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBPMR_R         (*((volatile uint32_t *)0x40036044))</span>
<a name="l01164"></a><a class="code" href="tm4c123gh6pm_8h.html#a03c6ff6209420933b7419a753440afc9">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAR_R           (*((volatile uint32_t *)0x40036048))</span>
<a name="l01165"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ad1f5f1c71287d12f18db0f1b5c4f64">01165</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBR_R           (*((volatile uint32_t *)0x4003604C))</span>
<a name="l01166"></a><a class="code" href="tm4c123gh6pm_8h.html#a24e9cd14ec34ee72fbe845d50eec68b8">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAV_R           (*((volatile uint32_t *)0x40036050))</span>
<a name="l01167"></a><a class="code" href="tm4c123gh6pm_8h.html#a959fdaec944a53ce4d0589dd593141ee">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBV_R           (*((volatile uint32_t *)0x40036054))</span>
<a name="l01168"></a><a class="code" href="tm4c123gh6pm_8h.html#a83eee942062a2859e57a4ab70ea32b34">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_RTCPD_R         (*((volatile uint32_t *)0x40036058))</span>
<a name="l01169"></a><a class="code" href="tm4c123gh6pm_8h.html#a98dbcd2ba08c0fa8803d60bb47acb8a1">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAPS_R          (*((volatile uint32_t *)0x4003605C))</span>
<a name="l01170"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ca504434012b71db89c409d0e8ffcba">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBPS_R          (*((volatile uint32_t *)0x40036060))</span>
<a name="l01171"></a><a class="code" href="tm4c123gh6pm_8h.html#a3bae58f9c1b146114d0fe9b2dbb851ac">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TAPV_R          (*((volatile uint32_t *)0x40036064))</span>
<a name="l01172"></a><a class="code" href="tm4c123gh6pm_8h.html#adac0a5daa3bf0dff3ef33fc1ec8e7035">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_TBPV_R          (*((volatile uint32_t *)0x40036068))</span>
<a name="l01173"></a><a class="code" href="tm4c123gh6pm_8h.html#a80ed11484e93d93d3e54963428b35c2c">01173</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER0_PP_R            (*((volatile uint32_t *)0x40036FC0))</span>
<a name="l01174"></a>01174 <span class="preprocessor"></span>
<a name="l01175"></a>01175 <span class="comment">//*****************************************************************************</span>
<a name="l01176"></a>01176 <span class="comment">//</span>
<a name="l01177"></a>01177 <span class="comment">// Timer registers (WTIMER1)</span>
<a name="l01178"></a>01178 <span class="comment">//</span>
<a name="l01179"></a>01179 <span class="comment">//*****************************************************************************</span>
<a name="l01180"></a><a class="code" href="tm4c123gh6pm_8h.html#a1fe894f214f084dc9869b47ab4164766">01180</a> <span class="preprocessor">#define WTIMER1_CFG_R           (*((volatile uint32_t *)0x40037000))</span>
<a name="l01181"></a><a class="code" href="tm4c123gh6pm_8h.html#ae63f7864e834225ab63928fbbe6b4265">01181</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAMR_R          (*((volatile uint32_t *)0x40037004))</span>
<a name="l01182"></a><a class="code" href="tm4c123gh6pm_8h.html#afc08b71d74320fdece7986cd1badfe50">01182</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBMR_R          (*((volatile uint32_t *)0x40037008))</span>
<a name="l01183"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d4a96db9c234c579f9288c7af8894ae">01183</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_CTL_R           (*((volatile uint32_t *)0x4003700C))</span>
<a name="l01184"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8c34e6b48c3a5ef40fd3de933e86cdb">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_SYNC_R          (*((volatile uint32_t *)0x40037010))</span>
<a name="l01185"></a><a class="code" href="tm4c123gh6pm_8h.html#acbf192e8e37d307ee37a4b4794641453">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_IMR_R           (*((volatile uint32_t *)0x40037018))</span>
<a name="l01186"></a><a class="code" href="tm4c123gh6pm_8h.html#a564bfed11472854e8fab2471b64c7dbf">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_RIS_R           (*((volatile uint32_t *)0x4003701C))</span>
<a name="l01187"></a><a class="code" href="tm4c123gh6pm_8h.html#abdd60af80ff5c10a4d78ecaca6848542">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_MIS_R           (*((volatile uint32_t *)0x40037020))</span>
<a name="l01188"></a><a class="code" href="tm4c123gh6pm_8h.html#a71d2b5b459103f01d0a166147497f3b1">01188</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_ICR_R           (*((volatile uint32_t *)0x40037024))</span>
<a name="l01189"></a><a class="code" href="tm4c123gh6pm_8h.html#a43c6910b566cdc566f66c65f0270fbf9">01189</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAILR_R         (*((volatile uint32_t *)0x40037028))</span>
<a name="l01190"></a><a class="code" href="tm4c123gh6pm_8h.html#a16619b4e746a32422a6ea97180b5f643">01190</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBILR_R         (*((volatile uint32_t *)0x4003702C))</span>
<a name="l01191"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8f71d18bcb4cb87bae081dbbd8f494a">01191</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAMATCHR_R      (*((volatile uint32_t *)0x40037030))</span>
<a name="l01192"></a><a class="code" href="tm4c123gh6pm_8h.html#a8034ded4607496908498696efb403030">01192</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBMATCHR_R      (*((volatile uint32_t *)0x40037034))</span>
<a name="l01193"></a><a class="code" href="tm4c123gh6pm_8h.html#a60a71a4c4620dcda367ba014c61d42ef">01193</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAPR_R          (*((volatile uint32_t *)0x40037038))</span>
<a name="l01194"></a><a class="code" href="tm4c123gh6pm_8h.html#aeab86c8c6291df343c19c16d87307f2b">01194</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBPR_R          (*((volatile uint32_t *)0x4003703C))</span>
<a name="l01195"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fc32b079ac4d295139d08d03568454f">01195</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAPMR_R         (*((volatile uint32_t *)0x40037040))</span>
<a name="l01196"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ad54f8c083d8a43742867ecedc1b8d4">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBPMR_R         (*((volatile uint32_t *)0x40037044))</span>
<a name="l01197"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9d8146db1d8056da00961f9f70a2ca8">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAR_R           (*((volatile uint32_t *)0x40037048))</span>
<a name="l01198"></a><a class="code" href="tm4c123gh6pm_8h.html#a1558e2ddb26bd4d651a098cfaea5441d">01198</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBR_R           (*((volatile uint32_t *)0x4003704C))</span>
<a name="l01199"></a><a class="code" href="tm4c123gh6pm_8h.html#aed6acf65a280123aaf57877723fb98d2">01199</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAV_R           (*((volatile uint32_t *)0x40037050))</span>
<a name="l01200"></a><a class="code" href="tm4c123gh6pm_8h.html#a5feba9c21200730f9e6a89d28a13aa43">01200</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBV_R           (*((volatile uint32_t *)0x40037054))</span>
<a name="l01201"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ddf65d309fa047422394d15e19810c6">01201</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_RTCPD_R         (*((volatile uint32_t *)0x40037058))</span>
<a name="l01202"></a><a class="code" href="tm4c123gh6pm_8h.html#a6dc125f016422740399e68abf040fda6">01202</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAPS_R          (*((volatile uint32_t *)0x4003705C))</span>
<a name="l01203"></a><a class="code" href="tm4c123gh6pm_8h.html#ab984f03caeb32f9938ebeeeca726c233">01203</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBPS_R          (*((volatile uint32_t *)0x40037060))</span>
<a name="l01204"></a><a class="code" href="tm4c123gh6pm_8h.html#a219e4ecb10099f9e1e16317d33d7906b">01204</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TAPV_R          (*((volatile uint32_t *)0x40037064))</span>
<a name="l01205"></a><a class="code" href="tm4c123gh6pm_8h.html#af2460190201239cb5f69cb5a236f89d3">01205</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_TBPV_R          (*((volatile uint32_t *)0x40037068))</span>
<a name="l01206"></a><a class="code" href="tm4c123gh6pm_8h.html#acff550cebd059360e8abc6d0495e5402">01206</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER1_PP_R            (*((volatile uint32_t *)0x40037FC0))</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span>
<a name="l01208"></a>01208 <span class="comment">//*****************************************************************************</span>
<a name="l01209"></a>01209 <span class="comment">//</span>
<a name="l01210"></a>01210 <span class="comment">// ADC registers (ADC0)</span>
<a name="l01211"></a>01211 <span class="comment">//</span>
<a name="l01212"></a>01212 <span class="comment">//*****************************************************************************</span>
<a name="l01213"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fb03f5073658b21061534860fbf5309">01213</a> <span class="preprocessor">#define ADC0_ACTSS_R            (*((volatile uint32_t *)0x40038000))</span>
<a name="l01214"></a><a class="code" href="tm4c123gh6pm_8h.html#adbb7ffffab3aa27286b608dca61402ed">01214</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_RIS_R              (*((volatile uint32_t *)0x40038004))</span>
<a name="l01215"></a><a class="code" href="tm4c123gh6pm_8h.html#a759c523f1bef1efa24c3c2593ae32b48">01215</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_IM_R               (*((volatile uint32_t *)0x40038008))</span>
<a name="l01216"></a><a class="code" href="tm4c123gh6pm_8h.html#ac86a3b7f6969adaed6828b8365ff6630">01216</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_ISC_R              (*((volatile uint32_t *)0x4003800C))</span>
<a name="l01217"></a><a class="code" href="tm4c123gh6pm_8h.html#a3bf72f9b9bb0749ce4df7e73520bf92f">01217</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_OSTAT_R            (*((volatile uint32_t *)0x40038010))</span>
<a name="l01218"></a><a class="code" href="tm4c123gh6pm_8h.html#afbe8b71f91f2a7d27157669f33bdaaae">01218</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_EMUX_R             (*((volatile uint32_t *)0x40038014))</span>
<a name="l01219"></a><a class="code" href="tm4c123gh6pm_8h.html#aff52fcc260ee71ae6633f00cf5b339f8">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_USTAT_R            (*((volatile uint32_t *)0x40038018))</span>
<a name="l01220"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3f97707b53f9b0e3c93c92665782f88">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_TSSEL_R            (*((volatile uint32_t *)0x4003801C))</span>
<a name="l01221"></a><a class="code" href="tm4c123gh6pm_8h.html#a593872ac1700e157ab1c75c62b19c5e9">01221</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSPRI_R            (*((volatile uint32_t *)0x40038020))</span>
<a name="l01222"></a><a class="code" href="tm4c123gh6pm_8h.html#a5205023a40b6033654f837ff0d66cbfb">01222</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SPC_R              (*((volatile uint32_t *)0x40038024))</span>
<a name="l01223"></a><a class="code" href="tm4c123gh6pm_8h.html#a9bf60816c2a272a383c96a161daaa977">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_PSSI_R             (*((volatile uint32_t *)0x40038028))</span>
<a name="l01224"></a><a class="code" href="tm4c123gh6pm_8h.html#aab85da55f65f7a20f76b31c5beb616ed">01224</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SAC_R              (*((volatile uint32_t *)0x40038030))</span>
<a name="l01225"></a><a class="code" href="tm4c123gh6pm_8h.html#aacc30e11e3b6e30a797d462376eefb75">01225</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCISC_R            (*((volatile uint32_t *)0x40038034))</span>
<a name="l01226"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0f54eae538edc01ca1c376adaca22f5">01226</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_CTL_R              (*((volatile uint32_t *)0x40038038))</span>
<a name="l01227"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b845b900d6790bba299b078a5391cee">01227</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSMUX0_R           (*((volatile uint32_t *)0x40038040))</span>
<a name="l01228"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b41d489a5ad2306be2b0cab931ef90f">01228</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSCTL0_R           (*((volatile uint32_t *)0x40038044))</span>
<a name="l01229"></a><a class="code" href="tm4c123gh6pm_8h.html#a71c9df1306ee9f889949dd023e918df9">01229</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFIFO0_R          (*((volatile uint32_t *)0x40038048))</span>
<a name="l01230"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a3bb401d338fd70d2fdbc23ac027fca">01230</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFSTAT0_R         (*((volatile uint32_t *)0x4003804C))</span>
<a name="l01231"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c7fa58dc6a409bb191f2da5f4332e19">01231</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSOP0_R            (*((volatile uint32_t *)0x40038050))</span>
<a name="l01232"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f8022fa0ae338f094434b6b4b58755a">01232</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSDC0_R            (*((volatile uint32_t *)0x40038054))</span>
<a name="l01233"></a><a class="code" href="tm4c123gh6pm_8h.html#ab444c7f383108b96e33c1be3b061cb57">01233</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSMUX1_R           (*((volatile uint32_t *)0x40038060))</span>
<a name="l01234"></a><a class="code" href="tm4c123gh6pm_8h.html#a2194e3a706cf97fd42e8ce5900d28d6f">01234</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSCTL1_R           (*((volatile uint32_t *)0x40038064))</span>
<a name="l01235"></a><a class="code" href="tm4c123gh6pm_8h.html#a81d8f25823f930751419f0a071e77d61">01235</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFIFO1_R          (*((volatile uint32_t *)0x40038068))</span>
<a name="l01236"></a><a class="code" href="tm4c123gh6pm_8h.html#a083f70ed773c8ee1f32737bedf01dfbf">01236</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFSTAT1_R         (*((volatile uint32_t *)0x4003806C))</span>
<a name="l01237"></a><a class="code" href="tm4c123gh6pm_8h.html#a6680290f04a2f2e55bfb8271fdec279f">01237</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSOP1_R            (*((volatile uint32_t *)0x40038070))</span>
<a name="l01238"></a><a class="code" href="tm4c123gh6pm_8h.html#a967bfd18f4816f6fd726489b8eb56088">01238</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSDC1_R            (*((volatile uint32_t *)0x40038074))</span>
<a name="l01239"></a><a class="code" href="tm4c123gh6pm_8h.html#aa77ec6f6a28ecc5c92d66f7aa0f08dcd">01239</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSMUX2_R           (*((volatile uint32_t *)0x40038080))</span>
<a name="l01240"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e5941c24d74a418bf664027a929d25e">01240</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSCTL2_R           (*((volatile uint32_t *)0x40038084))</span>
<a name="l01241"></a><a class="code" href="tm4c123gh6pm_8h.html#a0efd1069bce5d26f19a5cf8d7091d4e4">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFIFO2_R          (*((volatile uint32_t *)0x40038088))</span>
<a name="l01242"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a6846f8fc2961ebe12c0db81d065b0d">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFSTAT2_R         (*((volatile uint32_t *)0x4003808C))</span>
<a name="l01243"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf90a000a29e489baa7438d5f1b920c6">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSOP2_R            (*((volatile uint32_t *)0x40038090))</span>
<a name="l01244"></a><a class="code" href="tm4c123gh6pm_8h.html#afd67ad8c2d2804015fc59d96144ae329">01244</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSDC2_R            (*((volatile uint32_t *)0x40038094))</span>
<a name="l01245"></a><a class="code" href="tm4c123gh6pm_8h.html#ac51cee957a775dc29921e0825a22cb11">01245</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSMUX3_R           (*((volatile uint32_t *)0x400380A0))</span>
<a name="l01246"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4ef06348796b9e22a96c00560d632fb">01246</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSCTL3_R           (*((volatile uint32_t *)0x400380A4))</span>
<a name="l01247"></a><a class="code" href="tm4c123gh6pm_8h.html#a99522a49712ad1a260775a3d5ce2986b">01247</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFIFO3_R          (*((volatile uint32_t *)0x400380A8))</span>
<a name="l01248"></a><a class="code" href="tm4c123gh6pm_8h.html#a7674e933dc7acaf120ffbc4b5e86d79a">01248</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSFSTAT3_R         (*((volatile uint32_t *)0x400380AC))</span>
<a name="l01249"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e307868314e7e3fb2327286163cf589">01249</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSOP3_R            (*((volatile uint32_t *)0x400380B0))</span>
<a name="l01250"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bb7c211d8451bc160b10e06e9d83e6d">01250</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_SSDC3_R            (*((volatile uint32_t *)0x400380B4))</span>
<a name="l01251"></a><a class="code" href="tm4c123gh6pm_8h.html#acaad4f5852b6bb69342877a23bcb12d0">01251</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCRIC_R            (*((volatile uint32_t *)0x40038D00))</span>
<a name="l01252"></a><a class="code" href="tm4c123gh6pm_8h.html#af9099aa9d9027f8509dcc7cf307dd717">01252</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL0_R           (*((volatile uint32_t *)0x40038E00))</span>
<a name="l01253"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8a60f7ae42b670b6a9fbdb2ea4e40c5">01253</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL1_R           (*((volatile uint32_t *)0x40038E04))</span>
<a name="l01254"></a><a class="code" href="tm4c123gh6pm_8h.html#afb4f361dd5f53633d12ed19f4785517f">01254</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL2_R           (*((volatile uint32_t *)0x40038E08))</span>
<a name="l01255"></a><a class="code" href="tm4c123gh6pm_8h.html#a466cbb396ad5db67d8a79007ff4f3fdf">01255</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL3_R           (*((volatile uint32_t *)0x40038E0C))</span>
<a name="l01256"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8b27d672b3c1889cbf304fb07ab9195">01256</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL4_R           (*((volatile uint32_t *)0x40038E10))</span>
<a name="l01257"></a><a class="code" href="tm4c123gh6pm_8h.html#a45a029e6f4782ef9da2c6fab2a47aac8">01257</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL5_R           (*((volatile uint32_t *)0x40038E14))</span>
<a name="l01258"></a><a class="code" href="tm4c123gh6pm_8h.html#a81a1e69fb09ed6ee25ba2c6d6d3bc0de">01258</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL6_R           (*((volatile uint32_t *)0x40038E18))</span>
<a name="l01259"></a><a class="code" href="tm4c123gh6pm_8h.html#a09f4b18bf83dc00c0f79056eb26c11e5">01259</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCTL7_R           (*((volatile uint32_t *)0x40038E1C))</span>
<a name="l01260"></a><a class="code" href="tm4c123gh6pm_8h.html#a5322b4a3d239fceb0f763a39ad899322">01260</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP0_R           (*((volatile uint32_t *)0x40038E40))</span>
<a name="l01261"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3c4dcce6b3a43aff2231adf403623ea">01261</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP1_R           (*((volatile uint32_t *)0x40038E44))</span>
<a name="l01262"></a><a class="code" href="tm4c123gh6pm_8h.html#adfe5e7ba6e82a9cfd10b9181ce3225ec">01262</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP2_R           (*((volatile uint32_t *)0x40038E48))</span>
<a name="l01263"></a><a class="code" href="tm4c123gh6pm_8h.html#a62c336f84d286d21b19517fc05e20c16">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP3_R           (*((volatile uint32_t *)0x40038E4C))</span>
<a name="l01264"></a><a class="code" href="tm4c123gh6pm_8h.html#a980817b444586f17616c8e0187580fa0">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP4_R           (*((volatile uint32_t *)0x40038E50))</span>
<a name="l01265"></a><a class="code" href="tm4c123gh6pm_8h.html#a79f70f277e1a57fa345606cc03d5f34f">01265</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP5_R           (*((volatile uint32_t *)0x40038E54))</span>
<a name="l01266"></a><a class="code" href="tm4c123gh6pm_8h.html#ab78288e6d72ada6b57a339982a455f87">01266</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP6_R           (*((volatile uint32_t *)0x40038E58))</span>
<a name="l01267"></a><a class="code" href="tm4c123gh6pm_8h.html#aa70af85e4bf8be78c3f20d3ee086a45b">01267</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_DCCMP7_R           (*((volatile uint32_t *)0x40038E5C))</span>
<a name="l01268"></a><a class="code" href="tm4c123gh6pm_8h.html#a958be298df213c6c57139b39d0a7feb7">01268</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_PP_R               (*((volatile uint32_t *)0x40038FC0))</span>
<a name="l01269"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a0b7258666a61868ae1f485f7f7195f">01269</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_PC_R               (*((volatile uint32_t *)0x40038FC4))</span>
<a name="l01270"></a><a class="code" href="tm4c123gh6pm_8h.html#afe24c93d3ee308cf258521520ddbf988">01270</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_CC_R               (*((volatile uint32_t *)0x40038FC8))</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span>
<a name="l01272"></a>01272 <span class="comment">//*****************************************************************************</span>
<a name="l01273"></a>01273 <span class="comment">//</span>
<a name="l01274"></a>01274 <span class="comment">// ADC registers (ADC1)</span>
<a name="l01275"></a>01275 <span class="comment">//</span>
<a name="l01276"></a>01276 <span class="comment">//*****************************************************************************</span>
<a name="l01277"></a><a class="code" href="tm4c123gh6pm_8h.html#a6249c966c0e8208c465c0c355ffef89a">01277</a> <span class="preprocessor">#define ADC1_ACTSS_R            (*((volatile uint32_t *)0x40039000))</span>
<a name="l01278"></a><a class="code" href="tm4c123gh6pm_8h.html#acb475bea2daad12ab9c2f5337b72f5c5">01278</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_RIS_R              (*((volatile uint32_t *)0x40039004))</span>
<a name="l01279"></a><a class="code" href="tm4c123gh6pm_8h.html#a51d6653aa00b0ab6d28cc307f69bc04a">01279</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_IM_R               (*((volatile uint32_t *)0x40039008))</span>
<a name="l01280"></a><a class="code" href="tm4c123gh6pm_8h.html#af7a4dada2fbaa249392cde819c6f6c09">01280</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_ISC_R              (*((volatile uint32_t *)0x4003900C))</span>
<a name="l01281"></a><a class="code" href="tm4c123gh6pm_8h.html#a566f5ea0c4dd4e07eec54076539da6db">01281</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_OSTAT_R            (*((volatile uint32_t *)0x40039010))</span>
<a name="l01282"></a><a class="code" href="tm4c123gh6pm_8h.html#a998f092dbc431e6fd644b3c1a0496908">01282</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_EMUX_R             (*((volatile uint32_t *)0x40039014))</span>
<a name="l01283"></a><a class="code" href="tm4c123gh6pm_8h.html#af4583e734eb53cc8777e01f7137581ba">01283</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_USTAT_R            (*((volatile uint32_t *)0x40039018))</span>
<a name="l01284"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c394b62b1dc58ee9f37655627f6a52d">01284</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_TSSEL_R            (*((volatile uint32_t *)0x4003901C))</span>
<a name="l01285"></a><a class="code" href="tm4c123gh6pm_8h.html#ac925fba70c7eb18d6a37aacfdc44b4b5">01285</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSPRI_R            (*((volatile uint32_t *)0x40039020))</span>
<a name="l01286"></a><a class="code" href="tm4c123gh6pm_8h.html#af4575302557eb855275c2b4c3e26c5ab">01286</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SPC_R              (*((volatile uint32_t *)0x40039024))</span>
<a name="l01287"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4706d5758472c740c390ce54bb7d48e">01287</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_PSSI_R             (*((volatile uint32_t *)0x40039028))</span>
<a name="l01288"></a><a class="code" href="tm4c123gh6pm_8h.html#a010863f5389990d51312be0e2aa910e1">01288</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SAC_R              (*((volatile uint32_t *)0x40039030))</span>
<a name="l01289"></a><a class="code" href="tm4c123gh6pm_8h.html#adac5c74f25f612a5ae824609c32ca788">01289</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCISC_R            (*((volatile uint32_t *)0x40039034))</span>
<a name="l01290"></a><a class="code" href="tm4c123gh6pm_8h.html#a12f7af1e4f95fd603bb604287eb5c51c">01290</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_CTL_R              (*((volatile uint32_t *)0x40039038))</span>
<a name="l01291"></a><a class="code" href="tm4c123gh6pm_8h.html#a67b906d3b4f67b976295b13aaa1dc1fc">01291</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSMUX0_R           (*((volatile uint32_t *)0x40039040))</span>
<a name="l01292"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c706ae3c1ebf01eed60770750a747b5">01292</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSCTL0_R           (*((volatile uint32_t *)0x40039044))</span>
<a name="l01293"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5ba92b9fa82a77b53d4e70af0f82ff0">01293</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFIFO0_R          (*((volatile uint32_t *)0x40039048))</span>
<a name="l01294"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f36a59173ac67546365e570db38d4a0">01294</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFSTAT0_R         (*((volatile uint32_t *)0x4003904C))</span>
<a name="l01295"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f55ae70f7d1fc9f4fe388fd765f0893">01295</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSOP0_R            (*((volatile uint32_t *)0x40039050))</span>
<a name="l01296"></a><a class="code" href="tm4c123gh6pm_8h.html#a59168657fa1226ba0e5ea5318e0c894a">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSDC0_R            (*((volatile uint32_t *)0x40039054))</span>
<a name="l01297"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ea342fdc79f3b37be8cb895497c85e5">01297</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSMUX1_R           (*((volatile uint32_t *)0x40039060))</span>
<a name="l01298"></a><a class="code" href="tm4c123gh6pm_8h.html#add01087e03799a0ca57bead0ac1c94a7">01298</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSCTL1_R           (*((volatile uint32_t *)0x40039064))</span>
<a name="l01299"></a><a class="code" href="tm4c123gh6pm_8h.html#a042ecef1026dba234d6594a3476fde6d">01299</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFIFO1_R          (*((volatile uint32_t *)0x40039068))</span>
<a name="l01300"></a><a class="code" href="tm4c123gh6pm_8h.html#a95d5480cdcda5dec0c94e4e6e7fcefcf">01300</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFSTAT1_R         (*((volatile uint32_t *)0x4003906C))</span>
<a name="l01301"></a><a class="code" href="tm4c123gh6pm_8h.html#a010fbd286f16893bdfde685b3d4aff81">01301</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSOP1_R            (*((volatile uint32_t *)0x40039070))</span>
<a name="l01302"></a><a class="code" href="tm4c123gh6pm_8h.html#a12a1432da830e15ef1fbc918807d68fb">01302</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSDC1_R            (*((volatile uint32_t *)0x40039074))</span>
<a name="l01303"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aabd2073ec527254a519773d2f36c58">01303</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSMUX2_R           (*((volatile uint32_t *)0x40039080))</span>
<a name="l01304"></a><a class="code" href="tm4c123gh6pm_8h.html#a572f70f12dc9867de86922fac26e62e3">01304</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSCTL2_R           (*((volatile uint32_t *)0x40039084))</span>
<a name="l01305"></a><a class="code" href="tm4c123gh6pm_8h.html#a90758d148efb67e56b141c986f9ad025">01305</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFIFO2_R          (*((volatile uint32_t *)0x40039088))</span>
<a name="l01306"></a><a class="code" href="tm4c123gh6pm_8h.html#a52e449b0068b306c79ae7790eb8885e9">01306</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFSTAT2_R         (*((volatile uint32_t *)0x4003908C))</span>
<a name="l01307"></a><a class="code" href="tm4c123gh6pm_8h.html#a72343ce01aba8b9b42d39ffe957c9d56">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSOP2_R            (*((volatile uint32_t *)0x40039090))</span>
<a name="l01308"></a><a class="code" href="tm4c123gh6pm_8h.html#a19a19b211d43007a23d617cf246dfc7e">01308</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSDC2_R            (*((volatile uint32_t *)0x40039094))</span>
<a name="l01309"></a><a class="code" href="tm4c123gh6pm_8h.html#a621471028832b986b57ccba34de6def2">01309</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSMUX3_R           (*((volatile uint32_t *)0x400390A0))</span>
<a name="l01310"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4092e072d4c91963b407d6fc6c5a1f5">01310</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSCTL3_R           (*((volatile uint32_t *)0x400390A4))</span>
<a name="l01311"></a><a class="code" href="tm4c123gh6pm_8h.html#a92e242bd0591d7d52b40c08e48459217">01311</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFIFO3_R          (*((volatile uint32_t *)0x400390A8))</span>
<a name="l01312"></a><a class="code" href="tm4c123gh6pm_8h.html#a1fa4f7baade24bcfd267d8b28a6630f4">01312</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSFSTAT3_R         (*((volatile uint32_t *)0x400390AC))</span>
<a name="l01313"></a><a class="code" href="tm4c123gh6pm_8h.html#a68ae80efc9a2f8c186a4ad5d57bf9214">01313</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSOP3_R            (*((volatile uint32_t *)0x400390B0))</span>
<a name="l01314"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3fc7f1939cac7733f4e048cd0628e69">01314</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_SSDC3_R            (*((volatile uint32_t *)0x400390B4))</span>
<a name="l01315"></a><a class="code" href="tm4c123gh6pm_8h.html#a001d61e27379a9a03bcb4c53a388b2be">01315</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCRIC_R            (*((volatile uint32_t *)0x40039D00))</span>
<a name="l01316"></a><a class="code" href="tm4c123gh6pm_8h.html#ac88878de097f7a84e9c5b059fea9ddea">01316</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL0_R           (*((volatile uint32_t *)0x40039E00))</span>
<a name="l01317"></a><a class="code" href="tm4c123gh6pm_8h.html#acecbd881190996e543951cffbe863502">01317</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL1_R           (*((volatile uint32_t *)0x40039E04))</span>
<a name="l01318"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3832e229e16c256ade171e7dfcb7d1c">01318</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL2_R           (*((volatile uint32_t *)0x40039E08))</span>
<a name="l01319"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c805a3ef5782bc1ca171b331be3a9c1">01319</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL3_R           (*((volatile uint32_t *)0x40039E0C))</span>
<a name="l01320"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7c3834284bba8e9059dbe3408bb49c5">01320</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL4_R           (*((volatile uint32_t *)0x40039E10))</span>
<a name="l01321"></a><a class="code" href="tm4c123gh6pm_8h.html#a40b8966fc2c326e9d16238c2f9c6a4dd">01321</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL5_R           (*((volatile uint32_t *)0x40039E14))</span>
<a name="l01322"></a><a class="code" href="tm4c123gh6pm_8h.html#a4adad26e13e107a6e7b43f8bb290993c">01322</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL6_R           (*((volatile uint32_t *)0x40039E18))</span>
<a name="l01323"></a><a class="code" href="tm4c123gh6pm_8h.html#a1965ae615cd69e14c85d834f65a0adc8">01323</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCTL7_R           (*((volatile uint32_t *)0x40039E1C))</span>
<a name="l01324"></a><a class="code" href="tm4c123gh6pm_8h.html#a3235569a2f72adfda5c5559eca0e552c">01324</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP0_R           (*((volatile uint32_t *)0x40039E40))</span>
<a name="l01325"></a><a class="code" href="tm4c123gh6pm_8h.html#a230cddd47cae69270628b8d80e3989e0">01325</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP1_R           (*((volatile uint32_t *)0x40039E44))</span>
<a name="l01326"></a><a class="code" href="tm4c123gh6pm_8h.html#a5080526e41ecc58a58b7916b05ed9692">01326</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP2_R           (*((volatile uint32_t *)0x40039E48))</span>
<a name="l01327"></a><a class="code" href="tm4c123gh6pm_8h.html#adf9c2231e39bd73e86e91508eb604320">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP3_R           (*((volatile uint32_t *)0x40039E4C))</span>
<a name="l01328"></a><a class="code" href="tm4c123gh6pm_8h.html#a00bd1728070654f9a9642f58d98e6b09">01328</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP4_R           (*((volatile uint32_t *)0x40039E50))</span>
<a name="l01329"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ccdd772938243459a8d4780218729ff">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP5_R           (*((volatile uint32_t *)0x40039E54))</span>
<a name="l01330"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a0d32e8a63e2c411b0931b72bfb30ca">01330</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP6_R           (*((volatile uint32_t *)0x40039E58))</span>
<a name="l01331"></a><a class="code" href="tm4c123gh6pm_8h.html#ad73ae37949ab4dfe40c7be9bafe6b794">01331</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_DCCMP7_R           (*((volatile uint32_t *)0x40039E5C))</span>
<a name="l01332"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f54b3513553fe8cf7813d4a289aba1b">01332</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_PP_R               (*((volatile uint32_t *)0x40039FC0))</span>
<a name="l01333"></a><a class="code" href="tm4c123gh6pm_8h.html#a13f69c901fe85946210666ffec748a85">01333</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_PC_R               (*((volatile uint32_t *)0x40039FC4))</span>
<a name="l01334"></a><a class="code" href="tm4c123gh6pm_8h.html#a2442eb6bc83129975793470c7c6d3ed6">01334</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_CC_R               (*((volatile uint32_t *)0x40039FC8))</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span>
<a name="l01336"></a>01336 <span class="comment">//*****************************************************************************</span>
<a name="l01337"></a>01337 <span class="comment">//</span>
<a name="l01338"></a>01338 <span class="comment">// Comparator registers (COMP)</span>
<a name="l01339"></a>01339 <span class="comment">//</span>
<a name="l01340"></a>01340 <span class="comment">//*****************************************************************************</span>
<a name="l01341"></a><a class="code" href="tm4c123gh6pm_8h.html#a33e654d96e3874d648fcc24096e58679">01341</a> <span class="preprocessor">#define COMP_ACMIS_R            (*((volatile uint32_t *)0x4003C000))</span>
<a name="l01342"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f47351789ce3622d9e53485f7f9702a">01342</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACRIS_R            (*((volatile uint32_t *)0x4003C004))</span>
<a name="l01343"></a><a class="code" href="tm4c123gh6pm_8h.html#a9dff0af83eb8944c42a6d56d9c4d0358">01343</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACINTEN_R          (*((volatile uint32_t *)0x4003C008))</span>
<a name="l01344"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a58ea519ce911d0cccbc66c51c3666b">01344</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACREFCTL_R         (*((volatile uint32_t *)0x4003C010))</span>
<a name="l01345"></a><a class="code" href="tm4c123gh6pm_8h.html#ad52fa147caf419ec7f103ab2ff3f3964">01345</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACSTAT0_R          (*((volatile uint32_t *)0x4003C020))</span>
<a name="l01346"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c3c7408cfca57aadb5d2aaecf1d398d">01346</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_R           (*((volatile uint32_t *)0x4003C024))</span>
<a name="l01347"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fac9b891fc7f4d46a4b2073d5904639">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACSTAT1_R          (*((volatile uint32_t *)0x4003C040))</span>
<a name="l01348"></a><a class="code" href="tm4c123gh6pm_8h.html#a7953d3e07e207f3cc2120f06af1e7ade">01348</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_R           (*((volatile uint32_t *)0x4003C044))</span>
<a name="l01349"></a><a class="code" href="tm4c123gh6pm_8h.html#a4dd2528b48cab885efa72163ac853bcc">01349</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_PP_R               (*((volatile uint32_t *)0x4003CFC0))</span>
<a name="l01350"></a>01350 <span class="preprocessor"></span>
<a name="l01351"></a>01351 <span class="comment">//*****************************************************************************</span>
<a name="l01352"></a>01352 <span class="comment">//</span>
<a name="l01353"></a>01353 <span class="comment">// CAN registers (CAN0)</span>
<a name="l01354"></a>01354 <span class="comment">//</span>
<a name="l01355"></a>01355 <span class="comment">//*****************************************************************************</span>
<a name="l01356"></a><a class="code" href="tm4c123gh6pm_8h.html#a10d55edf5ced8ed95c331d281c5bd28c">01356</a> <span class="preprocessor">#define CAN0_CTL_R              (*((volatile uint32_t *)0x40040000))</span>
<a name="l01357"></a><a class="code" href="tm4c123gh6pm_8h.html#ad02b56590aa82693156916591d7ec2e6">01357</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_STS_R              (*((volatile uint32_t *)0x40040004))</span>
<a name="l01358"></a><a class="code" href="tm4c123gh6pm_8h.html#ae72eacf04798a67203b063c2b662311b">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_ERR_R              (*((volatile uint32_t *)0x40040008))</span>
<a name="l01359"></a><a class="code" href="tm4c123gh6pm_8h.html#af358adb81885e6a9b31ada14fa59c7d6">01359</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_BIT_R              (*((volatile uint32_t *)0x4004000C))</span>
<a name="l01360"></a><a class="code" href="tm4c123gh6pm_8h.html#af6046eed375ae1eeb5d31c1c4cae251c">01360</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_INT_R              (*((volatile uint32_t *)0x40040010))</span>
<a name="l01361"></a><a class="code" href="tm4c123gh6pm_8h.html#a378c882bc7473c89dbe93e74d9c5b3f9">01361</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_TST_R              (*((volatile uint32_t *)0x40040014))</span>
<a name="l01362"></a><a class="code" href="tm4c123gh6pm_8h.html#a260c8578b6bfa49153a06ba64145cb9e">01362</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_BRPE_R             (*((volatile uint32_t *)0x40040018))</span>
<a name="l01363"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b840f092ff8da4986f3550b70fa7867">01363</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1CRQ_R           (*((volatile uint32_t *)0x40040020))</span>
<a name="l01364"></a><a class="code" href="tm4c123gh6pm_8h.html#a9480f0c314cf90e8df6e7d6ce4e6bb73">01364</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1CMSK_R          (*((volatile uint32_t *)0x40040024))</span>
<a name="l01365"></a><a class="code" href="tm4c123gh6pm_8h.html#a21fa2d54e44741780f717aaea82e1cec">01365</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1MSK1_R          (*((volatile uint32_t *)0x40040028))</span>
<a name="l01366"></a><a class="code" href="tm4c123gh6pm_8h.html#a99b5b5d7ae31705178e3c57aaec8f068">01366</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1MSK2_R          (*((volatile uint32_t *)0x4004002C))</span>
<a name="l01367"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d833538f2d532dcbc1550dc67ba3e9b">01367</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1ARB1_R          (*((volatile uint32_t *)0x40040030))</span>
<a name="l01368"></a><a class="code" href="tm4c123gh6pm_8h.html#a73f30179438c89a4dcb5fc25720894a3">01368</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1ARB2_R          (*((volatile uint32_t *)0x40040034))</span>
<a name="l01369"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d348961fd0a888209354ff88f795564">01369</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1MCTL_R          (*((volatile uint32_t *)0x40040038))</span>
<a name="l01370"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b1fd482971131985f19b8ebbaa5695c">01370</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1DA1_R           (*((volatile uint32_t *)0x4004003C))</span>
<a name="l01371"></a><a class="code" href="tm4c123gh6pm_8h.html#a06c9e18c66445cc5659bcc517c86f5af">01371</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1DA2_R           (*((volatile uint32_t *)0x40040040))</span>
<a name="l01372"></a><a class="code" href="tm4c123gh6pm_8h.html#afab23b06feab287e131f64394d7d63b2">01372</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1DB1_R           (*((volatile uint32_t *)0x40040044))</span>
<a name="l01373"></a><a class="code" href="tm4c123gh6pm_8h.html#aa61bf924b91564fa8e19c37765056143">01373</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF1DB2_R           (*((volatile uint32_t *)0x40040048))</span>
<a name="l01374"></a><a class="code" href="tm4c123gh6pm_8h.html#a85d6cee75b6c766bf18dd12fd26deb0f">01374</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2CRQ_R           (*((volatile uint32_t *)0x40040080))</span>
<a name="l01375"></a><a class="code" href="tm4c123gh6pm_8h.html#a92660f81122246a2794b590778bc889a">01375</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2CMSK_R          (*((volatile uint32_t *)0x40040084))</span>
<a name="l01376"></a><a class="code" href="tm4c123gh6pm_8h.html#ad67a212f8b18b3fe49b0f1dc02652969">01376</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2MSK1_R          (*((volatile uint32_t *)0x40040088))</span>
<a name="l01377"></a><a class="code" href="tm4c123gh6pm_8h.html#a46fc286caa60ef2644fe8e8cd18ced2b">01377</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2MSK2_R          (*((volatile uint32_t *)0x4004008C))</span>
<a name="l01378"></a><a class="code" href="tm4c123gh6pm_8h.html#a284024bb9e3a3b6dccf45463f401d636">01378</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2ARB1_R          (*((volatile uint32_t *)0x40040090))</span>
<a name="l01379"></a><a class="code" href="tm4c123gh6pm_8h.html#aeac233f58c47ee8c663c24a305e384a1">01379</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2ARB2_R          (*((volatile uint32_t *)0x40040094))</span>
<a name="l01380"></a><a class="code" href="tm4c123gh6pm_8h.html#a639c1488423cf0ea65b7ce6fff47464c">01380</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2MCTL_R          (*((volatile uint32_t *)0x40040098))</span>
<a name="l01381"></a><a class="code" href="tm4c123gh6pm_8h.html#a61f5f229262da6c4d23bf2f86842f972">01381</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2DA1_R           (*((volatile uint32_t *)0x4004009C))</span>
<a name="l01382"></a><a class="code" href="tm4c123gh6pm_8h.html#a055561f6a38aa81309e3e1d75c5415bb">01382</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2DA2_R           (*((volatile uint32_t *)0x400400A0))</span>
<a name="l01383"></a><a class="code" href="tm4c123gh6pm_8h.html#ad84eedd41a1ad8cbc60828b28719bd80">01383</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2DB1_R           (*((volatile uint32_t *)0x400400A4))</span>
<a name="l01384"></a><a class="code" href="tm4c123gh6pm_8h.html#aae457d90eedcff41b6e97d569a51b32c">01384</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_IF2DB2_R           (*((volatile uint32_t *)0x400400A8))</span>
<a name="l01385"></a><a class="code" href="tm4c123gh6pm_8h.html#a548a183ec97a5e356d544799cd33b11e">01385</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_TXRQ1_R            (*((volatile uint32_t *)0x40040100))</span>
<a name="l01386"></a><a class="code" href="tm4c123gh6pm_8h.html#accc86593605e2870c81b212456683700">01386</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_TXRQ2_R            (*((volatile uint32_t *)0x40040104))</span>
<a name="l01387"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c9724b117fc465bcb0b6295508be489">01387</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_NWDA1_R            (*((volatile uint32_t *)0x40040120))</span>
<a name="l01388"></a><a class="code" href="tm4c123gh6pm_8h.html#ac40a58da450a92defce1bec97d782a58">01388</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_NWDA2_R            (*((volatile uint32_t *)0x40040124))</span>
<a name="l01389"></a><a class="code" href="tm4c123gh6pm_8h.html#a4869f65cd7a7ce2900224ecae2b32c84">01389</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_MSG1INT_R          (*((volatile uint32_t *)0x40040140))</span>
<a name="l01390"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0181807e4a5ff4c04a014734fcfda81">01390</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_MSG2INT_R          (*((volatile uint32_t *)0x40040144))</span>
<a name="l01391"></a><a class="code" href="tm4c123gh6pm_8h.html#a0683e8c6f384c394d33f62e30109ddc3">01391</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_MSG1VAL_R          (*((volatile uint32_t *)0x40040160))</span>
<a name="l01392"></a><a class="code" href="tm4c123gh6pm_8h.html#a48c84f4da4c636a997607823f8acf66e">01392</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_MSG2VAL_R          (*((volatile uint32_t *)0x40040164))</span>
<a name="l01393"></a>01393 <span class="preprocessor"></span>
<a name="l01394"></a>01394 <span class="comment">//*****************************************************************************</span>
<a name="l01395"></a>01395 <span class="comment">//</span>
<a name="l01396"></a>01396 <span class="comment">// CAN registers (CAN1)</span>
<a name="l01397"></a>01397 <span class="comment">//</span>
<a name="l01398"></a>01398 <span class="comment">//*****************************************************************************</span>
<a name="l01399"></a><a class="code" href="tm4c123gh6pm_8h.html#ae97edfa1a42db6d08f563dfb734eec84">01399</a> <span class="preprocessor">#define CAN1_CTL_R              (*((volatile uint32_t *)0x40041000))</span>
<a name="l01400"></a><a class="code" href="tm4c123gh6pm_8h.html#a44e0b97641fb1a36eaa0bc11c6658b84">01400</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_STS_R              (*((volatile uint32_t *)0x40041004))</span>
<a name="l01401"></a><a class="code" href="tm4c123gh6pm_8h.html#a73952d8eeaa70b6fff5143511fc17d13">01401</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_ERR_R              (*((volatile uint32_t *)0x40041008))</span>
<a name="l01402"></a><a class="code" href="tm4c123gh6pm_8h.html#aacf1817a8b4827f87d1c8d546601d7eb">01402</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_BIT_R              (*((volatile uint32_t *)0x4004100C))</span>
<a name="l01403"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f960397781244d3f1f33d82a606d413">01403</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_INT_R              (*((volatile uint32_t *)0x40041010))</span>
<a name="l01404"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9a377a4549c22fed6ecdf73ef70c1fb">01404</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_TST_R              (*((volatile uint32_t *)0x40041014))</span>
<a name="l01405"></a><a class="code" href="tm4c123gh6pm_8h.html#a22c2461fa98c6519a625f7ae2030d98d">01405</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_BRPE_R             (*((volatile uint32_t *)0x40041018))</span>
<a name="l01406"></a><a class="code" href="tm4c123gh6pm_8h.html#a840860c13e76590183642ec787b03abe">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1CRQ_R           (*((volatile uint32_t *)0x40041020))</span>
<a name="l01407"></a><a class="code" href="tm4c123gh6pm_8h.html#ad770c2cf7ed29af52bcff8744de49d2b">01407</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1CMSK_R          (*((volatile uint32_t *)0x40041024))</span>
<a name="l01408"></a><a class="code" href="tm4c123gh6pm_8h.html#a9105423f278d17d2e7402590ff471197">01408</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1MSK1_R          (*((volatile uint32_t *)0x40041028))</span>
<a name="l01409"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d8a846b2709ec1019321d8e1a415202">01409</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1MSK2_R          (*((volatile uint32_t *)0x4004102C))</span>
<a name="l01410"></a><a class="code" href="tm4c123gh6pm_8h.html#a0dd6dc7bbe8ce07443acc3d5dbdf72a1">01410</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1ARB1_R          (*((volatile uint32_t *)0x40041030))</span>
<a name="l01411"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7a5d165c7a752d2ceab9a4571e2f0cc">01411</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1ARB2_R          (*((volatile uint32_t *)0x40041034))</span>
<a name="l01412"></a><a class="code" href="tm4c123gh6pm_8h.html#a682e7fa283034cf8a4d6e3423f0bf064">01412</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1MCTL_R          (*((volatile uint32_t *)0x40041038))</span>
<a name="l01413"></a><a class="code" href="tm4c123gh6pm_8h.html#af1fbafaf2fbd0f2cb932679e996f271a">01413</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1DA1_R           (*((volatile uint32_t *)0x4004103C))</span>
<a name="l01414"></a><a class="code" href="tm4c123gh6pm_8h.html#a862a4a0e184b42975f97885711d70369">01414</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1DA2_R           (*((volatile uint32_t *)0x40041040))</span>
<a name="l01415"></a><a class="code" href="tm4c123gh6pm_8h.html#ab71df84f959cc210acd473100302837c">01415</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1DB1_R           (*((volatile uint32_t *)0x40041044))</span>
<a name="l01416"></a><a class="code" href="tm4c123gh6pm_8h.html#aef99541d6a07d760a002864fd30429e7">01416</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF1DB2_R           (*((volatile uint32_t *)0x40041048))</span>
<a name="l01417"></a><a class="code" href="tm4c123gh6pm_8h.html#a4337c377ae4ca57a2a769b53a6f3ebf1">01417</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2CRQ_R           (*((volatile uint32_t *)0x40041080))</span>
<a name="l01418"></a><a class="code" href="tm4c123gh6pm_8h.html#a129fc46a38f809418c5fbeaf1b73af67">01418</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2CMSK_R          (*((volatile uint32_t *)0x40041084))</span>
<a name="l01419"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e4d01942b224e0d68683067f15ebdf0">01419</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2MSK1_R          (*((volatile uint32_t *)0x40041088))</span>
<a name="l01420"></a><a class="code" href="tm4c123gh6pm_8h.html#a59c02deb9edb9529d016a02b14352f98">01420</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2MSK2_R          (*((volatile uint32_t *)0x4004108C))</span>
<a name="l01421"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9c741ce132ef0acc04d9d4a3ad94382">01421</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2ARB1_R          (*((volatile uint32_t *)0x40041090))</span>
<a name="l01422"></a><a class="code" href="tm4c123gh6pm_8h.html#ac22ddfb37ffb8c6a7714e00a3089ef56">01422</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2ARB2_R          (*((volatile uint32_t *)0x40041094))</span>
<a name="l01423"></a><a class="code" href="tm4c123gh6pm_8h.html#a68c48d8c1d110c8f8ae51ef370706a4d">01423</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2MCTL_R          (*((volatile uint32_t *)0x40041098))</span>
<a name="l01424"></a><a class="code" href="tm4c123gh6pm_8h.html#a80243e3d1a12eb9d1ffcc8e57865b803">01424</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2DA1_R           (*((volatile uint32_t *)0x4004109C))</span>
<a name="l01425"></a><a class="code" href="tm4c123gh6pm_8h.html#a214efab3c78082deddda47b9c8c2495f">01425</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2DA2_R           (*((volatile uint32_t *)0x400410A0))</span>
<a name="l01426"></a><a class="code" href="tm4c123gh6pm_8h.html#a90487abca865aaf53e77c989a788ca7c">01426</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2DB1_R           (*((volatile uint32_t *)0x400410A4))</span>
<a name="l01427"></a><a class="code" href="tm4c123gh6pm_8h.html#a70d3791178dc1329db437013554bb7e1">01427</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_IF2DB2_R           (*((volatile uint32_t *)0x400410A8))</span>
<a name="l01428"></a><a class="code" href="tm4c123gh6pm_8h.html#addaf61fb8331085373b07c0de241ab82">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_TXRQ1_R            (*((volatile uint32_t *)0x40041100))</span>
<a name="l01429"></a><a class="code" href="tm4c123gh6pm_8h.html#a599b6bba0c9d8ce4ecc1e447feef113f">01429</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_TXRQ2_R            (*((volatile uint32_t *)0x40041104))</span>
<a name="l01430"></a><a class="code" href="tm4c123gh6pm_8h.html#a78564f8b48cfda5240ddf7083fa7f7de">01430</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_NWDA1_R            (*((volatile uint32_t *)0x40041120))</span>
<a name="l01431"></a><a class="code" href="tm4c123gh6pm_8h.html#a547ff7e5c2f526a49c43ff4fb1fb5868">01431</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_NWDA2_R            (*((volatile uint32_t *)0x40041124))</span>
<a name="l01432"></a><a class="code" href="tm4c123gh6pm_8h.html#a65cfa1fa5b1dfe5894bebe7726b241e3">01432</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_MSG1INT_R          (*((volatile uint32_t *)0x40041140))</span>
<a name="l01433"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f5945ab379bd9b3b0066e6c0428715c">01433</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_MSG2INT_R          (*((volatile uint32_t *)0x40041144))</span>
<a name="l01434"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5a5c97d4999bb3fdd7ea5783b7663d3">01434</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_MSG1VAL_R          (*((volatile uint32_t *)0x40041160))</span>
<a name="l01435"></a><a class="code" href="tm4c123gh6pm_8h.html#a60dddab965e0b378af58f3d0be092b1a">01435</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_MSG2VAL_R          (*((volatile uint32_t *)0x40041164))</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span>
<a name="l01437"></a>01437 <span class="comment">//*****************************************************************************</span>
<a name="l01438"></a>01438 <span class="comment">//</span>
<a name="l01439"></a>01439 <span class="comment">// Timer registers (WTIMER2)</span>
<a name="l01440"></a>01440 <span class="comment">//</span>
<a name="l01441"></a>01441 <span class="comment">//*****************************************************************************</span>
<a name="l01442"></a><a class="code" href="tm4c123gh6pm_8h.html#a833c1debb5dd75960c0856a4919794cb">01442</a> <span class="preprocessor">#define WTIMER2_CFG_R           (*((volatile uint32_t *)0x4004C000))</span>
<a name="l01443"></a><a class="code" href="tm4c123gh6pm_8h.html#a2105938b38e012bf9ea170e32180637c">01443</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAMR_R          (*((volatile uint32_t *)0x4004C004))</span>
<a name="l01444"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b7573416e3f76d696ec33cde36ad931">01444</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBMR_R          (*((volatile uint32_t *)0x4004C008))</span>
<a name="l01445"></a><a class="code" href="tm4c123gh6pm_8h.html#a9aa3c1e8f830d18befc9dffdcf8ccf97">01445</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_CTL_R           (*((volatile uint32_t *)0x4004C00C))</span>
<a name="l01446"></a><a class="code" href="tm4c123gh6pm_8h.html#a91376dbdb05dc0ea739a1534aa7d81a1">01446</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_SYNC_R          (*((volatile uint32_t *)0x4004C010))</span>
<a name="l01447"></a><a class="code" href="tm4c123gh6pm_8h.html#a7712ad40c9a1ea8e53d3093b755a162e">01447</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_IMR_R           (*((volatile uint32_t *)0x4004C018))</span>
<a name="l01448"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0ebe14ff57f6003c2db0f61af28ea95">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_RIS_R           (*((volatile uint32_t *)0x4004C01C))</span>
<a name="l01449"></a><a class="code" href="tm4c123gh6pm_8h.html#a76218c521cec3d6206a5e9d1431a92f9">01449</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_MIS_R           (*((volatile uint32_t *)0x4004C020))</span>
<a name="l01450"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cf5a184be836aec71a249b3c657785b">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_ICR_R           (*((volatile uint32_t *)0x4004C024))</span>
<a name="l01451"></a><a class="code" href="tm4c123gh6pm_8h.html#a913dea436bf709d481bfaca98c206172">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAILR_R         (*((volatile uint32_t *)0x4004C028))</span>
<a name="l01452"></a><a class="code" href="tm4c123gh6pm_8h.html#a0be02a015038ec46c2f48eca7f94be97">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBILR_R         (*((volatile uint32_t *)0x4004C02C))</span>
<a name="l01453"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f30f3ce9a56f64b92012a15c567fd1b">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAMATCHR_R      (*((volatile uint32_t *)0x4004C030))</span>
<a name="l01454"></a><a class="code" href="tm4c123gh6pm_8h.html#a407c25f4c611d9cc9ed88024f70ca83f">01454</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBMATCHR_R      (*((volatile uint32_t *)0x4004C034))</span>
<a name="l01455"></a><a class="code" href="tm4c123gh6pm_8h.html#a448b55ba26cc676cad78776722e50ec8">01455</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAPR_R          (*((volatile uint32_t *)0x4004C038))</span>
<a name="l01456"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4bef0885a9d9bf5b6777e180a14608c">01456</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBPR_R          (*((volatile uint32_t *)0x4004C03C))</span>
<a name="l01457"></a><a class="code" href="tm4c123gh6pm_8h.html#a72c479247f8f3256aa3cfde6e0176786">01457</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAPMR_R         (*((volatile uint32_t *)0x4004C040))</span>
<a name="l01458"></a><a class="code" href="tm4c123gh6pm_8h.html#a1be946a36b05f224f651af6cdb310ac1">01458</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBPMR_R         (*((volatile uint32_t *)0x4004C044))</span>
<a name="l01459"></a><a class="code" href="tm4c123gh6pm_8h.html#abc2283be1bed187c75a7d5859a0c35c5">01459</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAR_R           (*((volatile uint32_t *)0x4004C048))</span>
<a name="l01460"></a><a class="code" href="tm4c123gh6pm_8h.html#a76a0921db2ea6e752f5cd8ff188b8c2c">01460</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBR_R           (*((volatile uint32_t *)0x4004C04C))</span>
<a name="l01461"></a><a class="code" href="tm4c123gh6pm_8h.html#ac45f901bebf80d5e8b6151dd7259286b">01461</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAV_R           (*((volatile uint32_t *)0x4004C050))</span>
<a name="l01462"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f2e3fdc07276e8ef7aeb647181f5a2f">01462</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBV_R           (*((volatile uint32_t *)0x4004C054))</span>
<a name="l01463"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c7f59b89b86f843991256a46d4732c5">01463</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_RTCPD_R         (*((volatile uint32_t *)0x4004C058))</span>
<a name="l01464"></a><a class="code" href="tm4c123gh6pm_8h.html#afb9d7d6d21a92d00b08a9add2ae40c19">01464</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAPS_R          (*((volatile uint32_t *)0x4004C05C))</span>
<a name="l01465"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3872ae48aa2acfddb29614da72c643b">01465</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBPS_R          (*((volatile uint32_t *)0x4004C060))</span>
<a name="l01466"></a><a class="code" href="tm4c123gh6pm_8h.html#a66a37687a74893b8040e30bc7e85766d">01466</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TAPV_R          (*((volatile uint32_t *)0x4004C064))</span>
<a name="l01467"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f651f938ff5aecc3d7c984364f74f27">01467</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_TBPV_R          (*((volatile uint32_t *)0x4004C068))</span>
<a name="l01468"></a><a class="code" href="tm4c123gh6pm_8h.html#ac44b2daf9f27556cb079841091ca6d44">01468</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER2_PP_R            (*((volatile uint32_t *)0x4004CFC0))</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span>
<a name="l01470"></a>01470 <span class="comment">//*****************************************************************************</span>
<a name="l01471"></a>01471 <span class="comment">//</span>
<a name="l01472"></a>01472 <span class="comment">// Timer registers (WTIMER3)</span>
<a name="l01473"></a>01473 <span class="comment">//</span>
<a name="l01474"></a>01474 <span class="comment">//*****************************************************************************</span>
<a name="l01475"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb5d7baecc6e81b2d0002ba487142e11">01475</a> <span class="preprocessor">#define WTIMER3_CFG_R           (*((volatile uint32_t *)0x4004D000))</span>
<a name="l01476"></a><a class="code" href="tm4c123gh6pm_8h.html#a18ea2b262182eda961eac07d56008ea9">01476</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAMR_R          (*((volatile uint32_t *)0x4004D004))</span>
<a name="l01477"></a><a class="code" href="tm4c123gh6pm_8h.html#af7e7c311ce52c22d70bbb458e82e6d36">01477</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBMR_R          (*((volatile uint32_t *)0x4004D008))</span>
<a name="l01478"></a><a class="code" href="tm4c123gh6pm_8h.html#a18f875f285500c213045dd77e9ad2d6a">01478</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_CTL_R           (*((volatile uint32_t *)0x4004D00C))</span>
<a name="l01479"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ca3fd2f0326fa4f69a4e873339b8628">01479</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_SYNC_R          (*((volatile uint32_t *)0x4004D010))</span>
<a name="l01480"></a><a class="code" href="tm4c123gh6pm_8h.html#aea4c7217ca5a02525ce0f15b40e868ac">01480</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_IMR_R           (*((volatile uint32_t *)0x4004D018))</span>
<a name="l01481"></a><a class="code" href="tm4c123gh6pm_8h.html#a1344a24ac580fed73e37164b453ccfc9">01481</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_RIS_R           (*((volatile uint32_t *)0x4004D01C))</span>
<a name="l01482"></a><a class="code" href="tm4c123gh6pm_8h.html#af1391b650102c61f1b5f554e1fc35599">01482</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_MIS_R           (*((volatile uint32_t *)0x4004D020))</span>
<a name="l01483"></a><a class="code" href="tm4c123gh6pm_8h.html#a34768aeec3604d2b34b1d78988cc7908">01483</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_ICR_R           (*((volatile uint32_t *)0x4004D024))</span>
<a name="l01484"></a><a class="code" href="tm4c123gh6pm_8h.html#a78a499c6d7b585a9a7d28f09edf19a4a">01484</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAILR_R         (*((volatile uint32_t *)0x4004D028))</span>
<a name="l01485"></a><a class="code" href="tm4c123gh6pm_8h.html#adcba047c114abe0ce76c99533951cef5">01485</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBILR_R         (*((volatile uint32_t *)0x4004D02C))</span>
<a name="l01486"></a><a class="code" href="tm4c123gh6pm_8h.html#a40ff270125ac95df0e7baf1a618df0f0">01486</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAMATCHR_R      (*((volatile uint32_t *)0x4004D030))</span>
<a name="l01487"></a><a class="code" href="tm4c123gh6pm_8h.html#a027f43a56232df31f918ba9dc5b1d5dd">01487</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBMATCHR_R      (*((volatile uint32_t *)0x4004D034))</span>
<a name="l01488"></a><a class="code" href="tm4c123gh6pm_8h.html#a29d5b7f5b2ec365fcb328a7dc3415699">01488</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAPR_R          (*((volatile uint32_t *)0x4004D038))</span>
<a name="l01489"></a><a class="code" href="tm4c123gh6pm_8h.html#a7033d2b923e96bb6b67df2b6975d8851">01489</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBPR_R          (*((volatile uint32_t *)0x4004D03C))</span>
<a name="l01490"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a23e0d7e8f22b2b3d05b3fcd28223d4">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAPMR_R         (*((volatile uint32_t *)0x4004D040))</span>
<a name="l01491"></a><a class="code" href="tm4c123gh6pm_8h.html#adbc4ff706bbed0920b216af330f41442">01491</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBPMR_R         (*((volatile uint32_t *)0x4004D044))</span>
<a name="l01492"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e9915b0f10d32dd93539f654499eae8">01492</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAR_R           (*((volatile uint32_t *)0x4004D048))</span>
<a name="l01493"></a><a class="code" href="tm4c123gh6pm_8h.html#aa17ae0db2487ffb27a1d88ca2e4eee65">01493</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBR_R           (*((volatile uint32_t *)0x4004D04C))</span>
<a name="l01494"></a><a class="code" href="tm4c123gh6pm_8h.html#a68e9a168e9707b7f66e52dd6f8f45a01">01494</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAV_R           (*((volatile uint32_t *)0x4004D050))</span>
<a name="l01495"></a><a class="code" href="tm4c123gh6pm_8h.html#a478c14d17875db3c6c4a0a426dab1763">01495</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBV_R           (*((volatile uint32_t *)0x4004D054))</span>
<a name="l01496"></a><a class="code" href="tm4c123gh6pm_8h.html#a2023da9a09de744f90001a76b9dd4dd3">01496</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_RTCPD_R         (*((volatile uint32_t *)0x4004D058))</span>
<a name="l01497"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4c6875e80e2d057561a5f45c3aa0eae">01497</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAPS_R          (*((volatile uint32_t *)0x4004D05C))</span>
<a name="l01498"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a1c614245c4a2d938489ba00ca68173">01498</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBPS_R          (*((volatile uint32_t *)0x4004D060))</span>
<a name="l01499"></a><a class="code" href="tm4c123gh6pm_8h.html#a50ec79fab90a63d305ecd7733ce570d1">01499</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TAPV_R          (*((volatile uint32_t *)0x4004D064))</span>
<a name="l01500"></a><a class="code" href="tm4c123gh6pm_8h.html#a3dc47b1a796b4bcf0fbc7eef98014c9c">01500</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_TBPV_R          (*((volatile uint32_t *)0x4004D068))</span>
<a name="l01501"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5d6864c608fc7b49aa958c5b459b8af">01501</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER3_PP_R            (*((volatile uint32_t *)0x4004DFC0))</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span>
<a name="l01503"></a>01503 <span class="comment">//*****************************************************************************</span>
<a name="l01504"></a>01504 <span class="comment">//</span>
<a name="l01505"></a>01505 <span class="comment">// Timer registers (WTIMER4)</span>
<a name="l01506"></a>01506 <span class="comment">//</span>
<a name="l01507"></a>01507 <span class="comment">//*****************************************************************************</span>
<a name="l01508"></a><a class="code" href="tm4c123gh6pm_8h.html#a00e3b754741a0ec0e184223cc7a21204">01508</a> <span class="preprocessor">#define WTIMER4_CFG_R           (*((volatile uint32_t *)0x4004E000))</span>
<a name="l01509"></a><a class="code" href="tm4c123gh6pm_8h.html#ac549ccb76ec661d06a09d9bb15af1a4f">01509</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAMR_R          (*((volatile uint32_t *)0x4004E004))</span>
<a name="l01510"></a><a class="code" href="tm4c123gh6pm_8h.html#a938e296da220219b059ce75e5ab6a389">01510</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBMR_R          (*((volatile uint32_t *)0x4004E008))</span>
<a name="l01511"></a><a class="code" href="tm4c123gh6pm_8h.html#af3d492b0f42286326a3d50c3c886619d">01511</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_CTL_R           (*((volatile uint32_t *)0x4004E00C))</span>
<a name="l01512"></a><a class="code" href="tm4c123gh6pm_8h.html#a5160e5caf7e2f8214b8633600e3a96bb">01512</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_SYNC_R          (*((volatile uint32_t *)0x4004E010))</span>
<a name="l01513"></a><a class="code" href="tm4c123gh6pm_8h.html#a686bec5375c856c5c9dd864aca243d2b">01513</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_IMR_R           (*((volatile uint32_t *)0x4004E018))</span>
<a name="l01514"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9e2c2d2481de15f8652c5e2bf32f318">01514</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_RIS_R           (*((volatile uint32_t *)0x4004E01C))</span>
<a name="l01515"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ca6b9316fb98c10b0494d74874ec961">01515</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_MIS_R           (*((volatile uint32_t *)0x4004E020))</span>
<a name="l01516"></a><a class="code" href="tm4c123gh6pm_8h.html#a91f683b9bd8ca46900ad0bb882125a30">01516</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_ICR_R           (*((volatile uint32_t *)0x4004E024))</span>
<a name="l01517"></a><a class="code" href="tm4c123gh6pm_8h.html#a15841231db9440ce1f1a9f91784bb552">01517</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAILR_R         (*((volatile uint32_t *)0x4004E028))</span>
<a name="l01518"></a><a class="code" href="tm4c123gh6pm_8h.html#a66ee7b8bf14d6f28fb8af9f14bfdb3fe">01518</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBILR_R         (*((volatile uint32_t *)0x4004E02C))</span>
<a name="l01519"></a><a class="code" href="tm4c123gh6pm_8h.html#a3891066a49518d7ef430f5fdd4efaeef">01519</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAMATCHR_R      (*((volatile uint32_t *)0x4004E030))</span>
<a name="l01520"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5effaf0e1b88c941417eedc4767f242">01520</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBMATCHR_R      (*((volatile uint32_t *)0x4004E034))</span>
<a name="l01521"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3a2c211e398db04017a9e6027c67d14">01521</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAPR_R          (*((volatile uint32_t *)0x4004E038))</span>
<a name="l01522"></a><a class="code" href="tm4c123gh6pm_8h.html#a7457538123c3d70b3d16c778bdb08a54">01522</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBPR_R          (*((volatile uint32_t *)0x4004E03C))</span>
<a name="l01523"></a><a class="code" href="tm4c123gh6pm_8h.html#a741cac7f0d491ef92a713393373d48e9">01523</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAPMR_R         (*((volatile uint32_t *)0x4004E040))</span>
<a name="l01524"></a><a class="code" href="tm4c123gh6pm_8h.html#ad00ed42dfd1288656cd77e125704af14">01524</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBPMR_R         (*((volatile uint32_t *)0x4004E044))</span>
<a name="l01525"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4a8720be1037c9e4966ba1d450d1aab">01525</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAR_R           (*((volatile uint32_t *)0x4004E048))</span>
<a name="l01526"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d55b6bb68e6f4f5fd0a48c15caaf21e">01526</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBR_R           (*((volatile uint32_t *)0x4004E04C))</span>
<a name="l01527"></a><a class="code" href="tm4c123gh6pm_8h.html#a75e9bbfe228e586a6aeeb166dcaa72b8">01527</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAV_R           (*((volatile uint32_t *)0x4004E050))</span>
<a name="l01528"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aa9aa82fefbefbf290073a3bb38e669">01528</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBV_R           (*((volatile uint32_t *)0x4004E054))</span>
<a name="l01529"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e056c8927849a8c4a93e74cf5318049">01529</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_RTCPD_R         (*((volatile uint32_t *)0x4004E058))</span>
<a name="l01530"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b4abc2af193faf63923863df8a70d01">01530</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAPS_R          (*((volatile uint32_t *)0x4004E05C))</span>
<a name="l01531"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9dc1cee23c9b2c0499d97fd970934be">01531</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBPS_R          (*((volatile uint32_t *)0x4004E060))</span>
<a name="l01532"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c5f3a356bf394f159b6d8b9c7db1faa">01532</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TAPV_R          (*((volatile uint32_t *)0x4004E064))</span>
<a name="l01533"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4837bf8740d858d17a168dd266cf13e">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_TBPV_R          (*((volatile uint32_t *)0x4004E068))</span>
<a name="l01534"></a><a class="code" href="tm4c123gh6pm_8h.html#a00e86834b9f6af21ba232d1cfffedbe2">01534</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER4_PP_R            (*((volatile uint32_t *)0x4004EFC0))</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span>
<a name="l01536"></a>01536 <span class="comment">//*****************************************************************************</span>
<a name="l01537"></a>01537 <span class="comment">//</span>
<a name="l01538"></a>01538 <span class="comment">// Timer registers (WTIMER5)</span>
<a name="l01539"></a>01539 <span class="comment">//</span>
<a name="l01540"></a>01540 <span class="comment">//*****************************************************************************</span>
<a name="l01541"></a><a class="code" href="tm4c123gh6pm_8h.html#a02aa1e971fd2f7cdfbbf18f325c57691">01541</a> <span class="preprocessor">#define WTIMER5_CFG_R           (*((volatile uint32_t *)0x4004F000))</span>
<a name="l01542"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cbb9e6e56139c4edcd9cc3aa47d68c9">01542</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAMR_R          (*((volatile uint32_t *)0x4004F004))</span>
<a name="l01543"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2df56a3dea01027a4a0385e26876774">01543</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBMR_R          (*((volatile uint32_t *)0x4004F008))</span>
<a name="l01544"></a><a class="code" href="tm4c123gh6pm_8h.html#ad65b5ade4677487f0bc9e45638832653">01544</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_CTL_R           (*((volatile uint32_t *)0x4004F00C))</span>
<a name="l01545"></a><a class="code" href="tm4c123gh6pm_8h.html#ac654957c0b9bec36e36c6f81ccdbb2e8">01545</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_SYNC_R          (*((volatile uint32_t *)0x4004F010))</span>
<a name="l01546"></a><a class="code" href="tm4c123gh6pm_8h.html#a4096ea98645992702b16c45076275846">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_IMR_R           (*((volatile uint32_t *)0x4004F018))</span>
<a name="l01547"></a><a class="code" href="tm4c123gh6pm_8h.html#a4646d01e0963d3d8b408cca055694fac">01547</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_RIS_R           (*((volatile uint32_t *)0x4004F01C))</span>
<a name="l01548"></a><a class="code" href="tm4c123gh6pm_8h.html#a19891c37c488de3a4c267a13c93a4e1d">01548</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_MIS_R           (*((volatile uint32_t *)0x4004F020))</span>
<a name="l01549"></a><a class="code" href="tm4c123gh6pm_8h.html#a44966ee8e1c9652441e00ab7f9c04e5f">01549</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_ICR_R           (*((volatile uint32_t *)0x4004F024))</span>
<a name="l01550"></a><a class="code" href="tm4c123gh6pm_8h.html#ad90b56c45a7debbc79a56933ad83c6f1">01550</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAILR_R         (*((volatile uint32_t *)0x4004F028))</span>
<a name="l01551"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a4f78104c5cce9223850548ab8e9f61">01551</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBILR_R         (*((volatile uint32_t *)0x4004F02C))</span>
<a name="l01552"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4f2bc82b58018221f5c7f13a6fbed8d">01552</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAMATCHR_R      (*((volatile uint32_t *)0x4004F030))</span>
<a name="l01553"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fb3becec8084956ef4634bda8a0531d">01553</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBMATCHR_R      (*((volatile uint32_t *)0x4004F034))</span>
<a name="l01554"></a><a class="code" href="tm4c123gh6pm_8h.html#a26431ec6f8b0b1be5dfe01f8df5fe72f">01554</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAPR_R          (*((volatile uint32_t *)0x4004F038))</span>
<a name="l01555"></a><a class="code" href="tm4c123gh6pm_8h.html#adbf934bb3eb837f364a320bbee9b7913">01555</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBPR_R          (*((volatile uint32_t *)0x4004F03C))</span>
<a name="l01556"></a><a class="code" href="tm4c123gh6pm_8h.html#a9829dd916afb944a4815b7e8b5f05887">01556</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAPMR_R         (*((volatile uint32_t *)0x4004F040))</span>
<a name="l01557"></a><a class="code" href="tm4c123gh6pm_8h.html#a35dc2deda264c32d205cec60fa47ec52">01557</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBPMR_R         (*((volatile uint32_t *)0x4004F044))</span>
<a name="l01558"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cfc70f4200c9dc0fff1a0177cf361a7">01558</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAR_R           (*((volatile uint32_t *)0x4004F048))</span>
<a name="l01559"></a><a class="code" href="tm4c123gh6pm_8h.html#ade5757f15a06dc3040d0d51549b6a974">01559</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBR_R           (*((volatile uint32_t *)0x4004F04C))</span>
<a name="l01560"></a><a class="code" href="tm4c123gh6pm_8h.html#af24d172365d3f33b332f974907a3dfb3">01560</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAV_R           (*((volatile uint32_t *)0x4004F050))</span>
<a name="l01561"></a><a class="code" href="tm4c123gh6pm_8h.html#a43d51fe44b2612757798f92fce6597c0">01561</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBV_R           (*((volatile uint32_t *)0x4004F054))</span>
<a name="l01562"></a><a class="code" href="tm4c123gh6pm_8h.html#a196543ee0e2abe97947c86344c18dc2d">01562</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_RTCPD_R         (*((volatile uint32_t *)0x4004F058))</span>
<a name="l01563"></a><a class="code" href="tm4c123gh6pm_8h.html#a75b4ab3646efcaff8600fa8e15b89d20">01563</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAPS_R          (*((volatile uint32_t *)0x4004F05C))</span>
<a name="l01564"></a><a class="code" href="tm4c123gh6pm_8h.html#a2154c63af8fc386fc06e44e0e5db0af7">01564</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBPS_R          (*((volatile uint32_t *)0x4004F060))</span>
<a name="l01565"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fded93398c684769d337b11aca4c7f1">01565</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TAPV_R          (*((volatile uint32_t *)0x4004F064))</span>
<a name="l01566"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ddbf8fd53f42f55040a0722fc77da93">01566</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_TBPV_R          (*((volatile uint32_t *)0x4004F068))</span>
<a name="l01567"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ad9e468c73ad0b4269cd68c6c79cd34">01567</a> <span class="preprocessor"></span><span class="preprocessor">#define WTIMER5_PP_R            (*((volatile uint32_t *)0x4004FFC0))</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>
<a name="l01569"></a>01569 <span class="comment">//*****************************************************************************</span>
<a name="l01570"></a>01570 <span class="comment">//</span>
<a name="l01571"></a>01571 <span class="comment">// Univeral Serial Bus registers (USB0)</span>
<a name="l01572"></a>01572 <span class="comment">//</span>
<a name="l01573"></a>01573 <span class="comment">//*****************************************************************************</span>
<a name="l01574"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a9ce516b6ab51850122bd35f92c38aa">01574</a> <span class="preprocessor">#define USB0_FADDR_R            (*((volatile uint8_t *)0x40050000))</span>
<a name="l01575"></a><a class="code" href="tm4c123gh6pm_8h.html#a6470e3679d4a41853bd1dcb9c7743903">01575</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_POWER_R            (*((volatile uint8_t *)0x40050001))</span>
<a name="l01576"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7e801f365c2a6b40ac80b21bec1de76">01576</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXIS_R             (*((volatile uint16_t *)0x40050002))</span>
<a name="l01577"></a><a class="code" href="tm4c123gh6pm_8h.html#ada86a5e5e5a659d15da348cc49f58b50">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXIS_R             (*((volatile uint16_t *)0x40050004))</span>
<a name="l01578"></a><a class="code" href="tm4c123gh6pm_8h.html#a14fed7b1923fcbc21d0d899a555834af">01578</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXIE_R             (*((volatile uint16_t *)0x40050006))</span>
<a name="l01579"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2927724143c9a7682cd31432ca61e2b">01579</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXIE_R             (*((volatile uint16_t *)0x40050008))</span>
<a name="l01580"></a><a class="code" href="tm4c123gh6pm_8h.html#a158a607e25264b05d6e832e55715e507">01580</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_IS_R               (*((volatile uint8_t *)0x4005000A))</span>
<a name="l01581"></a><a class="code" href="tm4c123gh6pm_8h.html#aa627c70e066e8875336ebd7d90a545a0">01581</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_IE_R               (*((volatile uint8_t *)0x4005000B))</span>
<a name="l01582"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e4a5848d50dcd35bdccee56d1c2a479">01582</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FRAME_R            (*((volatile uint16_t *)0x4005000C))</span>
<a name="l01583"></a><a class="code" href="tm4c123gh6pm_8h.html#a0afee3c2ad0e28ebfd05c0da60d388d8">01583</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_EPIDX_R            (*((volatile uint8_t *)0x4005000E))</span>
<a name="l01584"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0d48bad11c3b8bde5aa49475f46c2f0">01584</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TEST_R             (*((volatile uint8_t *)0x4005000F))</span>
<a name="l01585"></a><a class="code" href="tm4c123gh6pm_8h.html#a3eb35d40cc3715bb7235a75e54c18cc3">01585</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO0_R            (*((volatile uint32_t *)0x40050020))</span>
<a name="l01586"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e02b24b81cce25755700e9c4a9a32d6">01586</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO1_R            (*((volatile uint32_t *)0x40050024))</span>
<a name="l01587"></a><a class="code" href="tm4c123gh6pm_8h.html#aeeb8f9fc59db3c565a9dedbb0b3c77ef">01587</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO2_R            (*((volatile uint32_t *)0x40050028))</span>
<a name="l01588"></a><a class="code" href="tm4c123gh6pm_8h.html#ae69620d118d05161a3e10e78ab63e91f">01588</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO3_R            (*((volatile uint32_t *)0x4005002C))</span>
<a name="l01589"></a><a class="code" href="tm4c123gh6pm_8h.html#a8863995f8116433e585dc49ba01750dc">01589</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO4_R            (*((volatile uint32_t *)0x40050030))</span>
<a name="l01590"></a><a class="code" href="tm4c123gh6pm_8h.html#abb915a750a60f1636b4672e4ccf1aca2">01590</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO5_R            (*((volatile uint32_t *)0x40050034))</span>
<a name="l01591"></a><a class="code" href="tm4c123gh6pm_8h.html#a74c32e422ba0473e19ea07ca3f9e7786">01591</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO6_R            (*((volatile uint32_t *)0x40050038))</span>
<a name="l01592"></a><a class="code" href="tm4c123gh6pm_8h.html#af894100385e2e5cdaec15e42785d9543">01592</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FIFO7_R            (*((volatile uint32_t *)0x4005003C))</span>
<a name="l01593"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4a5e840e98ad5f008aa07a5b699f8bc">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_DEVCTL_R           (*((volatile uint8_t *)0x40050060))</span>
<a name="l01594"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cee2e0390bad218db37c7d4c0ec7969">01594</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFIFOSZ_R         (*((volatile uint8_t *)0x40050062))</span>
<a name="l01595"></a><a class="code" href="tm4c123gh6pm_8h.html#a19fb648af4c7e863873f70499abdb331">01595</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFIFOSZ_R         (*((volatile uint8_t *)0x40050063))</span>
<a name="l01596"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fe1d117f5bb1ae4b065421f9ede40bd">01596</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFIFOADD_R        (*((volatile uint16_t *)0x40050064))</span>
<a name="l01597"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cf0d01322112436e6f4f9f3c67461e5">01597</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFIFOADD_R        (*((volatile uint16_t *)0x40050066))</span>
<a name="l01598"></a><a class="code" href="tm4c123gh6pm_8h.html#a39c21ec02002731bfd51c5de40288f95">01598</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_CONTIM_R           (*((volatile uint8_t *)0x4005007A))</span>
<a name="l01599"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b05766f03ce99fd311084e89c73a615">01599</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_VPLEN_R            (*((volatile uint8_t *)0x4005007B))</span>
<a name="l01600"></a><a class="code" href="tm4c123gh6pm_8h.html#ad54db3201d23e7d8dbe73f55b766c4e4">01600</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_FSEOF_R            (*((volatile uint8_t *)0x4005007D))</span>
<a name="l01601"></a><a class="code" href="tm4c123gh6pm_8h.html#adaa852ccf20c4d58d3c1c0b5f038b8da">01601</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_LSEOF_R            (*((volatile uint8_t *)0x4005007E))</span>
<a name="l01602"></a><a class="code" href="tm4c123gh6pm_8h.html#a19e3c7949a4daa583ceb40a72637b582">01602</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR0_R      (*((volatile uint8_t *)0x40050080))</span>
<a name="l01603"></a><a class="code" href="tm4c123gh6pm_8h.html#a37bb026d99fc71db8e9c7aef51da88af">01603</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR0_R       (*((volatile uint8_t *)0x40050082))</span>
<a name="l01604"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9b41acb41d888ffc61ecc237c9ced33">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT0_R       (*((volatile uint8_t *)0x40050083))</span>
<a name="l01605"></a><a class="code" href="tm4c123gh6pm_8h.html#a78f91b90a302fd042cdc98555b069539">01605</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR1_R      (*((volatile uint8_t *)0x40050088))</span>
<a name="l01606"></a><a class="code" href="tm4c123gh6pm_8h.html#ae34a8e9b1a3a9a083217632b6f77f36b">01606</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR1_R       (*((volatile uint8_t *)0x4005008A))</span>
<a name="l01607"></a><a class="code" href="tm4c123gh6pm_8h.html#a0808065f40c8f69376c43609e2010f4b">01607</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT1_R       (*((volatile uint8_t *)0x4005008B))</span>
<a name="l01608"></a><a class="code" href="tm4c123gh6pm_8h.html#a59e9e75185fafdd5e9d9b0d997936da9">01608</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR1_R      (*((volatile uint8_t *)0x4005008C))</span>
<a name="l01609"></a><a class="code" href="tm4c123gh6pm_8h.html#a973d60afc75e018cc3149546c511db68">01609</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR1_R       (*((volatile uint8_t *)0x4005008E))</span>
<a name="l01610"></a><a class="code" href="tm4c123gh6pm_8h.html#a77094f6ce187931526df21cd10e26144">01610</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT1_R       (*((volatile uint8_t *)0x4005008F))</span>
<a name="l01611"></a><a class="code" href="tm4c123gh6pm_8h.html#afbeba9b7b9e025c3f824737317ea2729">01611</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR2_R      (*((volatile uint8_t *)0x40050090))</span>
<a name="l01612"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8e1dde3a3f639a48f77bc351feb746b">01612</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR2_R       (*((volatile uint8_t *)0x40050092))</span>
<a name="l01613"></a><a class="code" href="tm4c123gh6pm_8h.html#a74f05defbb6116a69ad7b8b7129e134a">01613</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT2_R       (*((volatile uint8_t *)0x40050093))</span>
<a name="l01614"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9d23abd545f847d62ebaba6563a40a7">01614</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR2_R      (*((volatile uint8_t *)0x40050094))</span>
<a name="l01615"></a><a class="code" href="tm4c123gh6pm_8h.html#af20a4315818ced137d3539179a819ee9">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR2_R       (*((volatile uint8_t *)0x40050096))</span>
<a name="l01616"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ce3a6b790494330d33e26dbc2dfac7e">01616</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT2_R       (*((volatile uint8_t *)0x40050097))</span>
<a name="l01617"></a><a class="code" href="tm4c123gh6pm_8h.html#a1df83481df2a33426ba4b45466cd3a74">01617</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR3_R      (*((volatile uint8_t *)0x40050098))</span>
<a name="l01618"></a><a class="code" href="tm4c123gh6pm_8h.html#a0575211140870219d317fed96bd73028">01618</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR3_R       (*((volatile uint8_t *)0x4005009A))</span>
<a name="l01619"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b44cf9dc2a9de59fa1ec360de549e31">01619</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT3_R       (*((volatile uint8_t *)0x4005009B))</span>
<a name="l01620"></a><a class="code" href="tm4c123gh6pm_8h.html#a524e0d9b83d3ae3dade9e315e85f169e">01620</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR3_R      (*((volatile uint8_t *)0x4005009C))</span>
<a name="l01621"></a><a class="code" href="tm4c123gh6pm_8h.html#ad61d4fa46bb389492d4b9d0941326e6e">01621</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR3_R       (*((volatile uint8_t *)0x4005009E))</span>
<a name="l01622"></a><a class="code" href="tm4c123gh6pm_8h.html#a524d6ed473aadeee7df54001d2064d80">01622</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT3_R       (*((volatile uint8_t *)0x4005009F))</span>
<a name="l01623"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ee00ca0c321d3be44cb4361af518c46">01623</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A0))</span>
<a name="l01624"></a><a class="code" href="tm4c123gh6pm_8h.html#a888ece8bcdb20ef7db76a92cfd7bd012">01624</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR4_R       (*((volatile uint8_t *)0x400500A2))</span>
<a name="l01625"></a><a class="code" href="tm4c123gh6pm_8h.html#aed196cb31c7c4c4b24faf107b0bf21ea">01625</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT4_R       (*((volatile uint8_t *)0x400500A3))</span>
<a name="l01626"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bc25478385e837f95bf3cc0ebd9371e">01626</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A4))</span>
<a name="l01627"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d1b7e192eafa1ead40c6cbc4e4c6b20">01627</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR4_R       (*((volatile uint8_t *)0x400500A6))</span>
<a name="l01628"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6aeee1429755f76364bfeafa83dae7b">01628</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT4_R       (*((volatile uint8_t *)0x400500A7))</span>
<a name="l01629"></a><a class="code" href="tm4c123gh6pm_8h.html#a563f3ad661009802b16fca1cc8c5102e">01629</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR5_R      (*((volatile uint8_t *)0x400500A8))</span>
<a name="l01630"></a><a class="code" href="tm4c123gh6pm_8h.html#a026c2fc0b529dbb077999e431de2aa34">01630</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR5_R       (*((volatile uint8_t *)0x400500AA))</span>
<a name="l01631"></a><a class="code" href="tm4c123gh6pm_8h.html#a204f99a342513ba36479ad37e74133d9">01631</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT5_R       (*((volatile uint8_t *)0x400500AB))</span>
<a name="l01632"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cd55a647752edba27cf5a2f2eed2af8">01632</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR5_R      (*((volatile uint8_t *)0x400500AC))</span>
<a name="l01633"></a><a class="code" href="tm4c123gh6pm_8h.html#a1112250c684ff4fc04a4cf9697f56735">01633</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR5_R       (*((volatile uint8_t *)0x400500AE))</span>
<a name="l01634"></a><a class="code" href="tm4c123gh6pm_8h.html#a361463629fd7f498ecaf257bb5b69982">01634</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT5_R       (*((volatile uint8_t *)0x400500AF))</span>
<a name="l01635"></a><a class="code" href="tm4c123gh6pm_8h.html#a76cc13b7589573a9219c780ca0d9bc97">01635</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B0))</span>
<a name="l01636"></a><a class="code" href="tm4c123gh6pm_8h.html#afc89724c644a1c2b1a1ef680dab40f86">01636</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR6_R       (*((volatile uint8_t *)0x400500B2))</span>
<a name="l01637"></a><a class="code" href="tm4c123gh6pm_8h.html#a747922689ee6ce7528f134de6e5947b5">01637</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT6_R       (*((volatile uint8_t *)0x400500B3))</span>
<a name="l01638"></a><a class="code" href="tm4c123gh6pm_8h.html#a847bdf1a3ca49cae02b663ef09e222ca">01638</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B4))</span>
<a name="l01639"></a><a class="code" href="tm4c123gh6pm_8h.html#a25ac2d13e3aaf555ee2b67527f77e8ac">01639</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR6_R       (*((volatile uint8_t *)0x400500B6))</span>
<a name="l01640"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e7c8d5fd1a4c0d97e8667a2faf09be0">01640</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT6_R       (*((volatile uint8_t *)0x400500B7))</span>
<a name="l01641"></a><a class="code" href="tm4c123gh6pm_8h.html#af99d28d82c6c74fe78f1e1f241765445">01641</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXFUNCADDR7_R      (*((volatile uint8_t *)0x400500B8))</span>
<a name="l01642"></a><a class="code" href="tm4c123gh6pm_8h.html#a58ff0fe0d84870ff39e5c8ed0863b926">01642</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBADDR7_R       (*((volatile uint8_t *)0x400500BA))</span>
<a name="l01643"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d0099284865ffbf57c2adda17cc566b">01643</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXHUBPORT7_R       (*((volatile uint8_t *)0x400500BB))</span>
<a name="l01644"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ccc75371beefa4d39a34675ee679428">01644</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXFUNCADDR7_R      (*((volatile uint8_t *)0x400500BC))</span>
<a name="l01645"></a><a class="code" href="tm4c123gh6pm_8h.html#abf06c4c6306d1d104937807412530703">01645</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBADDR7_R       (*((volatile uint8_t *)0x400500BE))</span>
<a name="l01646"></a><a class="code" href="tm4c123gh6pm_8h.html#acb0a638a7f2fb20b94b028958652cc31">01646</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXHUBPORT7_R       (*((volatile uint8_t *)0x400500BF))</span>
<a name="l01647"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d494d552cb4afea57d316c556f8667d">01647</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_CSRL0_R            (*((volatile uint8_t *)0x40050102))</span>
<a name="l01648"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b579753d29c6b837ce002cc5020adfc">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_CSRH0_R            (*((volatile uint8_t *)0x40050103))</span>
<a name="l01649"></a><a class="code" href="tm4c123gh6pm_8h.html#a82e74a94dc0d7f5b2c3922257f2c73b6">01649</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_COUNT0_R           (*((volatile uint8_t *)0x40050108))</span>
<a name="l01650"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3e02de94b63c078f84cfcee1689c818">01650</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TYPE0_R            (*((volatile uint8_t *)0x4005010A))</span>
<a name="l01651"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f8186af75a02b17b2ff18842cac0bbc">01651</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_NAKLMT_R           (*((volatile uint8_t *)0x4005010B))</span>
<a name="l01652"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e4b7a726a92fb1490e39bc91d3eab83">01652</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP1_R          (*((volatile uint16_t *)0x40050110))</span>
<a name="l01653"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ec6f9c6cc71ddafd2af5fe7bcfd82ef">01653</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL1_R          (*((volatile uint8_t *)0x40050112))</span>
<a name="l01654"></a><a class="code" href="tm4c123gh6pm_8h.html#aefc22f22f0731c50df6f346b5fbfa489">01654</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH1_R          (*((volatile uint8_t *)0x40050113))</span>
<a name="l01655"></a><a class="code" href="tm4c123gh6pm_8h.html#a36f39bc9befc4ec7395134831ccb3c74">01655</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP1_R          (*((volatile uint16_t *)0x40050114))</span>
<a name="l01656"></a><a class="code" href="tm4c123gh6pm_8h.html#af8221c001a28dc2392fb61873a2b80a3">01656</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL1_R          (*((volatile uint8_t *)0x40050116))</span>
<a name="l01657"></a><a class="code" href="tm4c123gh6pm_8h.html#acbb8ba180b4ce438bcb03b63bca18cde">01657</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH1_R          (*((volatile uint8_t *)0x40050117))</span>
<a name="l01658"></a><a class="code" href="tm4c123gh6pm_8h.html#aa98bab61fc61e083f0a68dac58513075">01658</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT1_R         (*((volatile uint16_t *)0x40050118))</span>
<a name="l01659"></a><a class="code" href="tm4c123gh6pm_8h.html#a34c4e06a0705adf68bfd039b11ae157a">01659</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE1_R          (*((volatile uint8_t *)0x4005011A))</span>
<a name="l01660"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb956ef8110b1b2075a1f158389479c7">01660</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL1_R      (*((volatile uint8_t *)0x4005011B))</span>
<a name="l01661"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4d1dae09ee661572118c4442adf01d9">01661</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE1_R          (*((volatile uint8_t *)0x4005011C))</span>
<a name="l01662"></a><a class="code" href="tm4c123gh6pm_8h.html#aa14881013e1430d0f2e85d5f60e64ebd">01662</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL1_R      (*((volatile uint8_t *)0x4005011D))</span>
<a name="l01663"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d500018a7ed0afae5df9dddd915cfd4">01663</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP2_R          (*((volatile uint16_t *)0x40050120))</span>
<a name="l01664"></a><a class="code" href="tm4c123gh6pm_8h.html#a0aace6c7a0b6e819cd3eaf9b5a4795c6">01664</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL2_R          (*((volatile uint8_t *)0x40050122))</span>
<a name="l01665"></a><a class="code" href="tm4c123gh6pm_8h.html#aa74bd672f5df50e995214485f4d46e89">01665</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH2_R          (*((volatile uint8_t *)0x40050123))</span>
<a name="l01666"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c8a048be195069b612d67fe04e32b19">01666</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP2_R          (*((volatile uint16_t *)0x40050124))</span>
<a name="l01667"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fd84aff4d9d53c67ad9c993b9da88d1">01667</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL2_R          (*((volatile uint8_t *)0x40050126))</span>
<a name="l01668"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e97a17e32db9c653f996d11d0130a68">01668</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH2_R          (*((volatile uint8_t *)0x40050127))</span>
<a name="l01669"></a><a class="code" href="tm4c123gh6pm_8h.html#a98a9e23b035e181468d047fd3d26eb29">01669</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT2_R         (*((volatile uint16_t *)0x40050128))</span>
<a name="l01670"></a><a class="code" href="tm4c123gh6pm_8h.html#a283a602fcfc8014657933c0fea20aeb2">01670</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE2_R          (*((volatile uint8_t *)0x4005012A))</span>
<a name="l01671"></a><a class="code" href="tm4c123gh6pm_8h.html#a486fea701cbf3715e994ba3a6c55f900">01671</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL2_R      (*((volatile uint8_t *)0x4005012B))</span>
<a name="l01672"></a><a class="code" href="tm4c123gh6pm_8h.html#af27d94620f2967f564ed4f333797e665">01672</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE2_R          (*((volatile uint8_t *)0x4005012C))</span>
<a name="l01673"></a><a class="code" href="tm4c123gh6pm_8h.html#adbc3e2894f7880ca3a75444b748f35d3">01673</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL2_R      (*((volatile uint8_t *)0x4005012D))</span>
<a name="l01674"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e2c48215f91cf75d9697b6441ffc151">01674</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP3_R          (*((volatile uint16_t *)0x40050130))</span>
<a name="l01675"></a><a class="code" href="tm4c123gh6pm_8h.html#a11473d1e1db1aa32b9494b11ca922a78">01675</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL3_R          (*((volatile uint8_t *)0x40050132))</span>
<a name="l01676"></a><a class="code" href="tm4c123gh6pm_8h.html#a6edd2f389e7d3bc5bd5177c67532b0fb">01676</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH3_R          (*((volatile uint8_t *)0x40050133))</span>
<a name="l01677"></a><a class="code" href="tm4c123gh6pm_8h.html#a35a7b3b844f691a3bf59abcc12343f65">01677</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP3_R          (*((volatile uint16_t *)0x40050134))</span>
<a name="l01678"></a><a class="code" href="tm4c123gh6pm_8h.html#a3146dde2a24ca57ceea84d13199f5910">01678</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL3_R          (*((volatile uint8_t *)0x40050136))</span>
<a name="l01679"></a><a class="code" href="tm4c123gh6pm_8h.html#a3dc939899b073c7941b0081736bae8e3">01679</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH3_R          (*((volatile uint8_t *)0x40050137))</span>
<a name="l01680"></a><a class="code" href="tm4c123gh6pm_8h.html#abf1d2a1e5163559d5d2376e61ddd5f27">01680</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT3_R         (*((volatile uint16_t *)0x40050138))</span>
<a name="l01681"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cea3b2305c38e188e9c7ea7f35d7db2">01681</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE3_R          (*((volatile uint8_t *)0x4005013A))</span>
<a name="l01682"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c694cc6b152ab13db98ed401bfefc7d">01682</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL3_R      (*((volatile uint8_t *)0x4005013B))</span>
<a name="l01683"></a><a class="code" href="tm4c123gh6pm_8h.html#af3b6ccf47e3f8b8f8082933960c0e5b8">01683</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE3_R          (*((volatile uint8_t *)0x4005013C))</span>
<a name="l01684"></a><a class="code" href="tm4c123gh6pm_8h.html#a940040896b56b78d200fd365265e901f">01684</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL3_R      (*((volatile uint8_t *)0x4005013D))</span>
<a name="l01685"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b1f9021c81fb919d46e0e937d7726fe">01685</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP4_R          (*((volatile uint16_t *)0x40050140))</span>
<a name="l01686"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d2308bccaee0fec01d7ec9020f3203f">01686</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL4_R          (*((volatile uint8_t *)0x40050142))</span>
<a name="l01687"></a><a class="code" href="tm4c123gh6pm_8h.html#aae6ff75ce0dfdfecf0a6127f89396f45">01687</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH4_R          (*((volatile uint8_t *)0x40050143))</span>
<a name="l01688"></a><a class="code" href="tm4c123gh6pm_8h.html#a2794b759add93b5cfe31264fdab05ab4">01688</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP4_R          (*((volatile uint16_t *)0x40050144))</span>
<a name="l01689"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6753a504c638a9e66d82c1d3043f3fe">01689</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL4_R          (*((volatile uint8_t *)0x40050146))</span>
<a name="l01690"></a><a class="code" href="tm4c123gh6pm_8h.html#a403d96715260cac66b72d997aa410df1">01690</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH4_R          (*((volatile uint8_t *)0x40050147))</span>
<a name="l01691"></a><a class="code" href="tm4c123gh6pm_8h.html#a68d142dfc7a8ac0655b87e7c037a9969">01691</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT4_R         (*((volatile uint16_t *)0x40050148))</span>
<a name="l01692"></a><a class="code" href="tm4c123gh6pm_8h.html#aabd061b58680eafaf9fa08b5e6dd049a">01692</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE4_R          (*((volatile uint8_t *)0x4005014A))</span>
<a name="l01693"></a><a class="code" href="tm4c123gh6pm_8h.html#adf72a325d5e76b3d3ae48633131027a2">01693</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL4_R      (*((volatile uint8_t *)0x4005014B))</span>
<a name="l01694"></a><a class="code" href="tm4c123gh6pm_8h.html#ae083b4aa7e0bcb0f49b9fb9f50f75e23">01694</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE4_R          (*((volatile uint8_t *)0x4005014C))</span>
<a name="l01695"></a><a class="code" href="tm4c123gh6pm_8h.html#ab61c5385efe330fd73e735fd3839b93d">01695</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL4_R      (*((volatile uint8_t *)0x4005014D))</span>
<a name="l01696"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a761d2af38a800e48807f6a6319fd33">01696</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP5_R          (*((volatile uint16_t *)0x40050150))</span>
<a name="l01697"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b416e704fbaf654e2be01d08b9df2a0">01697</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL5_R          (*((volatile uint8_t *)0x40050152))</span>
<a name="l01698"></a><a class="code" href="tm4c123gh6pm_8h.html#af15a334a9bac9e8fa59716eb368f60ba">01698</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH5_R          (*((volatile uint8_t *)0x40050153))</span>
<a name="l01699"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f605cfadf9d27222c3f06bc05162b48">01699</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP5_R          (*((volatile uint16_t *)0x40050154))</span>
<a name="l01700"></a><a class="code" href="tm4c123gh6pm_8h.html#a106acd64af07683c57f1e419dfd9474f">01700</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL5_R          (*((volatile uint8_t *)0x40050156))</span>
<a name="l01701"></a><a class="code" href="tm4c123gh6pm_8h.html#ab933173ea02aa622e9bc80eeac96e507">01701</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH5_R          (*((volatile uint8_t *)0x40050157))</span>
<a name="l01702"></a><a class="code" href="tm4c123gh6pm_8h.html#ad58898a4e5ff0b6efe3d90a117ad6942">01702</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT5_R         (*((volatile uint16_t *)0x40050158))</span>
<a name="l01703"></a><a class="code" href="tm4c123gh6pm_8h.html#a57059b24d210edc92334826e8c64bf77">01703</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE5_R          (*((volatile uint8_t *)0x4005015A))</span>
<a name="l01704"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f1b50fd5254e835151901cbf6ab4d94">01704</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL5_R      (*((volatile uint8_t *)0x4005015B))</span>
<a name="l01705"></a><a class="code" href="tm4c123gh6pm_8h.html#a17f29f26e542877f3d1e9bb8d15770ce">01705</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE5_R          (*((volatile uint8_t *)0x4005015C))</span>
<a name="l01706"></a><a class="code" href="tm4c123gh6pm_8h.html#a78dc6d948eca84b7b168baf4b7027a0a">01706</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL5_R      (*((volatile uint8_t *)0x4005015D))</span>
<a name="l01707"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d963b0d9a6e7f736c7e72fffd75edc2">01707</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP6_R          (*((volatile uint16_t *)0x40050160))</span>
<a name="l01708"></a><a class="code" href="tm4c123gh6pm_8h.html#ab503e5831d85a074c98ba993e7ab4551">01708</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL6_R          (*((volatile uint8_t *)0x40050162))</span>
<a name="l01709"></a><a class="code" href="tm4c123gh6pm_8h.html#a35a03d3ca861ddd71f26f946ce1ca69b">01709</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH6_R          (*((volatile uint8_t *)0x40050163))</span>
<a name="l01710"></a><a class="code" href="tm4c123gh6pm_8h.html#a0eac7d0eec322328e5241bec4f879f16">01710</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP6_R          (*((volatile uint16_t *)0x40050164))</span>
<a name="l01711"></a><a class="code" href="tm4c123gh6pm_8h.html#afeae8cb7421ce8d7b82396f39f270b5d">01711</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL6_R          (*((volatile uint8_t *)0x40050166))</span>
<a name="l01712"></a><a class="code" href="tm4c123gh6pm_8h.html#ab075b6f06d883f11502050d32effd29a">01712</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH6_R          (*((volatile uint8_t *)0x40050167))</span>
<a name="l01713"></a><a class="code" href="tm4c123gh6pm_8h.html#a63573dcaf494c9f8b40f7c349192c5fb">01713</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT6_R         (*((volatile uint16_t *)0x40050168))</span>
<a name="l01714"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8937f3a4471eb6660c9c15faa1c953c">01714</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE6_R          (*((volatile uint8_t *)0x4005016A))</span>
<a name="l01715"></a><a class="code" href="tm4c123gh6pm_8h.html#aae3645cf0f59263f22090f6dc70db4af">01715</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL6_R      (*((volatile uint8_t *)0x4005016B))</span>
<a name="l01716"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e9412f168093df6ece8c8b726fdc882">01716</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE6_R          (*((volatile uint8_t *)0x4005016C))</span>
<a name="l01717"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9d7055ac670785246398647aaa40f97">01717</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL6_R      (*((volatile uint8_t *)0x4005016D))</span>
<a name="l01718"></a><a class="code" href="tm4c123gh6pm_8h.html#a9feec96aa204d2495ed180db66fe646c">01718</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXMAXP7_R          (*((volatile uint16_t *)0x40050170))</span>
<a name="l01719"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b48760ed93178c9fb9a075015c329f7">01719</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRL7_R          (*((volatile uint8_t *)0x40050172))</span>
<a name="l01720"></a><a class="code" href="tm4c123gh6pm_8h.html#aabf4d37f8f130771b6309549060e3587">01720</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXCSRH7_R          (*((volatile uint8_t *)0x40050173))</span>
<a name="l01721"></a><a class="code" href="tm4c123gh6pm_8h.html#ae05c3dfbefdf1f8f47784f50f88ab39a">01721</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXMAXP7_R          (*((volatile uint16_t *)0x40050174))</span>
<a name="l01722"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f971967a79625e05b80cde16c3f4ab3">01722</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRL7_R          (*((volatile uint8_t *)0x40050176))</span>
<a name="l01723"></a><a class="code" href="tm4c123gh6pm_8h.html#a86189469dd52be0b1d86d91ff068a758">01723</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCSRH7_R          (*((volatile uint8_t *)0x40050177))</span>
<a name="l01724"></a><a class="code" href="tm4c123gh6pm_8h.html#a71987b652434069082f1f507814cc702">01724</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXCOUNT7_R         (*((volatile uint16_t *)0x40050178))</span>
<a name="l01725"></a><a class="code" href="tm4c123gh6pm_8h.html#ade63b7a5b5e9ea444415ee980adb3207">01725</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXTYPE7_R          (*((volatile uint8_t *)0x4005017A))</span>
<a name="l01726"></a><a class="code" href="tm4c123gh6pm_8h.html#a37222ae4c3281be50eafded23d60e8ea">01726</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXINTERVAL7_R      (*((volatile uint8_t *)0x4005017B))</span>
<a name="l01727"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c7fe0a253dea5815b42ec8443f72c2b">01727</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXTYPE7_R          (*((volatile uint8_t *)0x4005017C))</span>
<a name="l01728"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a0794da0900c88df36329a0d15623be">01728</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXINTERVAL7_R      (*((volatile uint8_t *)0x4005017D))</span>
<a name="l01729"></a><a class="code" href="tm4c123gh6pm_8h.html#aa653813f4cfdf1d7a447aa72a983f9b3">01729</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT1_R      (*((volatile uint16_t *)0x40050304))</span>
<a name="l01730"></a><a class="code" href="tm4c123gh6pm_8h.html#a22d330d0c0e5a7648465ca54e073dd6b">01730</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT2_R      (*((volatile uint16_t *)0x40050308))</span>
<a name="l01731"></a><a class="code" href="tm4c123gh6pm_8h.html#ac82c073b37f56be31c357899e84e1f03">01731</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT3_R      (*((volatile uint16_t *)0x4005030C))</span>
<a name="l01732"></a><a class="code" href="tm4c123gh6pm_8h.html#a75df2ba14f57ad2836cb911a540337fd">01732</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT4_R      (*((volatile uint16_t *)0x40050310))</span>
<a name="l01733"></a><a class="code" href="tm4c123gh6pm_8h.html#aecddcebdc8c6e15233d10d9d8cb9cffc">01733</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT5_R      (*((volatile uint16_t *)0x40050314))</span>
<a name="l01734"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7d3b01e49cdd5e4c712f3a17f0da539">01734</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT6_R      (*((volatile uint16_t *)0x40050318))</span>
<a name="l01735"></a><a class="code" href="tm4c123gh6pm_8h.html#aa294c9d5277139d5f98be75ff99f6eeb">01735</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RQPKTCOUNT7_R      (*((volatile uint16_t *)0x4005031C))</span>
<a name="l01736"></a><a class="code" href="tm4c123gh6pm_8h.html#a899ba8dd0877856e555540bb14238cfe">01736</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_RXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050340))</span>
<a name="l01737"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7ec18b40f2b56931593ec10f7b1a837">01737</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_TXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050342))</span>
<a name="l01738"></a><a class="code" href="tm4c123gh6pm_8h.html#a28c2c21797ff943d71511fd97321c8d8">01738</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_EPC_R              (*((volatile uint32_t *)0x40050400))</span>
<a name="l01739"></a><a class="code" href="tm4c123gh6pm_8h.html#a14e9ad054f1425af6f4ebd3253055ce8">01739</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_EPCRIS_R           (*((volatile uint32_t *)0x40050404))</span>
<a name="l01740"></a><a class="code" href="tm4c123gh6pm_8h.html#aea55c5270f062be47e232120aa3c7396">01740</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_EPCIM_R            (*((volatile uint32_t *)0x40050408))</span>
<a name="l01741"></a><a class="code" href="tm4c123gh6pm_8h.html#aac4c2133d2c30b558e50df647f5d6a36">01741</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_EPCISC_R           (*((volatile uint32_t *)0x4005040C))</span>
<a name="l01742"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f88a4ea58ff18aa1270b9289e49e98d">01742</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_DRRIS_R            (*((volatile uint32_t *)0x40050410))</span>
<a name="l01743"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f27f189f6be4a336095e9a43e54ee0f">01743</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_DRIM_R             (*((volatile uint32_t *)0x40050414))</span>
<a name="l01744"></a><a class="code" href="tm4c123gh6pm_8h.html#a20d60c0699bac7599cf4c47ad6d3a599">01744</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_DRISC_R            (*((volatile uint32_t *)0x40050418))</span>
<a name="l01745"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e5291d3cdc70727d8a3297e790336dc">01745</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_GPCS_R             (*((volatile uint32_t *)0x4005041C))</span>
<a name="l01746"></a><a class="code" href="tm4c123gh6pm_8h.html#a754ffe35c73fc6cebd8dca2460cd0854">01746</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_VDC_R              (*((volatile uint32_t *)0x40050430))</span>
<a name="l01747"></a><a class="code" href="tm4c123gh6pm_8h.html#ace34199b83a267eb501f09e6d1afd97b">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_VDCRIS_R           (*((volatile uint32_t *)0x40050434))</span>
<a name="l01748"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bc07fa4dede96fdbe4e6e988e205684">01748</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_VDCIM_R            (*((volatile uint32_t *)0x40050438))</span>
<a name="l01749"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fb21f76220566fe09fd22bf58d63baa">01749</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_VDCISC_R           (*((volatile uint32_t *)0x4005043C))</span>
<a name="l01750"></a><a class="code" href="tm4c123gh6pm_8h.html#abaa4d5f17d9d41afa8b8bf65ed17222d">01750</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_IDVRIS_R           (*((volatile uint32_t *)0x40050444))</span>
<a name="l01751"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6561b7d0905ac1025733a5b47aa843b">01751</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_IDVIM_R            (*((volatile uint32_t *)0x40050448))</span>
<a name="l01752"></a><a class="code" href="tm4c123gh6pm_8h.html#a683175348142c8aa7aedfa35c7ef42a9">01752</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_IDVISC_R           (*((volatile uint32_t *)0x4005044C))</span>
<a name="l01753"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a10ccc2d04fb00e586ded94debc73c6">01753</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_DMASEL_R           (*((volatile uint32_t *)0x40050450))</span>
<a name="l01754"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0683ce5c869902585c570e554938420">01754</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_PP_R               (*((volatile uint32_t *)0x40050FC0))</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span>
<a name="l01756"></a>01756 <span class="comment">//*****************************************************************************</span>
<a name="l01757"></a>01757 <span class="comment">//</span>
<a name="l01758"></a>01758 <span class="comment">// GPIO registers (PORTA AHB)</span>
<a name="l01759"></a>01759 <span class="comment">//</span>
<a name="l01760"></a>01760 <span class="comment">//*****************************************************************************</span>
<a name="l01761"></a><a class="code" href="tm4c123gh6pm_8h.html#a107dd2b58a98cb177d5a96ae0e0db994">01761</a> <span class="preprocessor">#define GPIO_PORTA_AHB_DATA_BITS_R                                            \</span>
<a name="l01762"></a>01762 <span class="preprocessor">                                ((volatile uint32_t *)0x40058000)</span>
<a name="l01763"></a><a class="code" href="tm4c123gh6pm_8h.html#a5dd8fa5c09e81f5469a54bae3b01b7b6">01763</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DATA_R   (*((volatile uint32_t *)0x400583FC))</span>
<a name="l01764"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6000835ebafe3762ea32f5b02f932e1">01764</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DIR_R    (*((volatile uint32_t *)0x40058400))</span>
<a name="l01765"></a><a class="code" href="tm4c123gh6pm_8h.html#a01c45207c45af1a83a6b162d0a0a53bf">01765</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_IS_R     (*((volatile uint32_t *)0x40058404))</span>
<a name="l01766"></a><a class="code" href="tm4c123gh6pm_8h.html#a5326e58d82a415d3c8da0b2e1029df0e">01766</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_IBE_R    (*((volatile uint32_t *)0x40058408))</span>
<a name="l01767"></a><a class="code" href="tm4c123gh6pm_8h.html#acc8522e4a104712f001899da9d75235f">01767</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_IEV_R    (*((volatile uint32_t *)0x4005840C))</span>
<a name="l01768"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f7bd3a839bc8fc94dbefd43aca2392a">01768</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_IM_R     (*((volatile uint32_t *)0x40058410))</span>
<a name="l01769"></a><a class="code" href="tm4c123gh6pm_8h.html#af850ae652fa16e6fe6c7a6ec1e0854fd">01769</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_RIS_R    (*((volatile uint32_t *)0x40058414))</span>
<a name="l01770"></a><a class="code" href="tm4c123gh6pm_8h.html#af268fe2403c69baf5c42459d0695a3a1">01770</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_MIS_R    (*((volatile uint32_t *)0x40058418))</span>
<a name="l01771"></a><a class="code" href="tm4c123gh6pm_8h.html#ae65d27f8bfea8804cf7a739a4f86f43c">01771</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_ICR_R    (*((volatile uint32_t *)0x4005841C))</span>
<a name="l01772"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0c92689ccf98c24cbcf59959ce4dc1b">01772</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_AFSEL_R  (*((volatile uint32_t *)0x40058420))</span>
<a name="l01773"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f400ac7a9df296f742d5cf77ac4e2c7">01773</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR2R_R   (*((volatile uint32_t *)0x40058500))</span>
<a name="l01774"></a><a class="code" href="tm4c123gh6pm_8h.html#ac854f2c0db66b8d1b6da86921412350d">01774</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR4R_R   (*((volatile uint32_t *)0x40058504))</span>
<a name="l01775"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d6537c0015f035e41a7b652f47eb103">01775</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR8R_R   (*((volatile uint32_t *)0x40058508))</span>
<a name="l01776"></a><a class="code" href="tm4c123gh6pm_8h.html#a666806dedba83dfa3934a44623129d32">01776</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_ODR_R    (*((volatile uint32_t *)0x4005850C))</span>
<a name="l01777"></a><a class="code" href="tm4c123gh6pm_8h.html#a07056db94158145fce17ea83d7c25920">01777</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_PUR_R    (*((volatile uint32_t *)0x40058510))</span>
<a name="l01778"></a><a class="code" href="tm4c123gh6pm_8h.html#a62b5418a840df8968312cc336070de36">01778</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_PDR_R    (*((volatile uint32_t *)0x40058514))</span>
<a name="l01779"></a><a class="code" href="tm4c123gh6pm_8h.html#a7030bbd4daec538b0fd67bae82bcea7d">01779</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_SLR_R    (*((volatile uint32_t *)0x40058518))</span>
<a name="l01780"></a><a class="code" href="tm4c123gh6pm_8h.html#a30f16e8efd08275c8d770460b22d12f0">01780</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DEN_R    (*((volatile uint32_t *)0x4005851C))</span>
<a name="l01781"></a><a class="code" href="tm4c123gh6pm_8h.html#a0905fbcd8cecfd522621ac379672ac97">01781</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_LOCK_R   (*((volatile uint32_t *)0x40058520))</span>
<a name="l01782"></a><a class="code" href="tm4c123gh6pm_8h.html#a372aae66c0c7b518efc1a9567ae355a2">01782</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_CR_R     (*((volatile uint32_t *)0x40058524))</span>
<a name="l01783"></a><a class="code" href="tm4c123gh6pm_8h.html#a92fecfb163bdeeae48664402fa0d5977">01783</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_AMSEL_R  (*((volatile uint32_t *)0x40058528))</span>
<a name="l01784"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0e3b85126d4cc861461f36dea0ef5ae">01784</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_PCTL_R   (*((volatile uint32_t *)0x4005852C))</span>
<a name="l01785"></a><a class="code" href="tm4c123gh6pm_8h.html#af435bcbfe27516169620232399106245">01785</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_ADCCTL_R (*((volatile uint32_t *)0x40058530))</span>
<a name="l01786"></a><a class="code" href="tm4c123gh6pm_8h.html#a168b3e7d125155a02f09fb9a8d0a111d">01786</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_DMACTL_R (*((volatile uint32_t *)0x40058534))</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span>
<a name="l01788"></a>01788 <span class="comment">//*****************************************************************************</span>
<a name="l01789"></a>01789 <span class="comment">//</span>
<a name="l01790"></a>01790 <span class="comment">// GPIO registers (PORTB AHB)</span>
<a name="l01791"></a>01791 <span class="comment">//</span>
<a name="l01792"></a>01792 <span class="comment">//*****************************************************************************</span>
<a name="l01793"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1b82e1cc45cb37f9cc7e244a71ab551">01793</a> <span class="preprocessor">#define GPIO_PORTB_AHB_DATA_BITS_R                                            \</span>
<a name="l01794"></a>01794 <span class="preprocessor">                                ((volatile uint32_t *)0x40059000)</span>
<a name="l01795"></a><a class="code" href="tm4c123gh6pm_8h.html#a41170735efe489ad16e1c8ee6b90faf7">01795</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DATA_R   (*((volatile uint32_t *)0x400593FC))</span>
<a name="l01796"></a><a class="code" href="tm4c123gh6pm_8h.html#a385e11402f1b459b5b4ba8a1cd7d8a25">01796</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DIR_R    (*((volatile uint32_t *)0x40059400))</span>
<a name="l01797"></a><a class="code" href="tm4c123gh6pm_8h.html#ae53156c73be6d57ff6cece7b8a7bcda3">01797</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_IS_R     (*((volatile uint32_t *)0x40059404))</span>
<a name="l01798"></a><a class="code" href="tm4c123gh6pm_8h.html#ac995abb9c64e443f9541fec717906b48">01798</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_IBE_R    (*((volatile uint32_t *)0x40059408))</span>
<a name="l01799"></a><a class="code" href="tm4c123gh6pm_8h.html#a2279fddd4bd8143eef5a2b22bb2ebfcc">01799</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_IEV_R    (*((volatile uint32_t *)0x4005940C))</span>
<a name="l01800"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d3d32958d79348b72fc7cdcfc967afb">01800</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_IM_R     (*((volatile uint32_t *)0x40059410))</span>
<a name="l01801"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d87151ee7c08d3c9de9514a6dadd163">01801</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_RIS_R    (*((volatile uint32_t *)0x40059414))</span>
<a name="l01802"></a><a class="code" href="tm4c123gh6pm_8h.html#a90f3fa144ce6d1196bad54a8a99fd9da">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_MIS_R    (*((volatile uint32_t *)0x40059418))</span>
<a name="l01803"></a><a class="code" href="tm4c123gh6pm_8h.html#a04194782fabc171a0e2912203bf29ed9">01803</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_ICR_R    (*((volatile uint32_t *)0x4005941C))</span>
<a name="l01804"></a><a class="code" href="tm4c123gh6pm_8h.html#a1bb9bc8e9c233e940feed1af1d843e21">01804</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_AFSEL_R  (*((volatile uint32_t *)0x40059420))</span>
<a name="l01805"></a><a class="code" href="tm4c123gh6pm_8h.html#a3313cc359187ccbf5c6ec697125376bf">01805</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR2R_R   (*((volatile uint32_t *)0x40059500))</span>
<a name="l01806"></a><a class="code" href="tm4c123gh6pm_8h.html#a019d67de9cfe41a7fb77e3e193231594">01806</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR4R_R   (*((volatile uint32_t *)0x40059504))</span>
<a name="l01807"></a><a class="code" href="tm4c123gh6pm_8h.html#a9610596c0f574091a1121cb11e2c0f7b">01807</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR8R_R   (*((volatile uint32_t *)0x40059508))</span>
<a name="l01808"></a><a class="code" href="tm4c123gh6pm_8h.html#aa265674f61bfbed5877c5522601a0960">01808</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_ODR_R    (*((volatile uint32_t *)0x4005950C))</span>
<a name="l01809"></a><a class="code" href="tm4c123gh6pm_8h.html#ac58a6d53d898e42629a7637907485da6">01809</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_PUR_R    (*((volatile uint32_t *)0x40059510))</span>
<a name="l01810"></a><a class="code" href="tm4c123gh6pm_8h.html#a82edf573a10c6b9da3ed2a7f42f1a1d3">01810</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_PDR_R    (*((volatile uint32_t *)0x40059514))</span>
<a name="l01811"></a><a class="code" href="tm4c123gh6pm_8h.html#acc9b6b2191bff9ad517727bbd28a888e">01811</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_SLR_R    (*((volatile uint32_t *)0x40059518))</span>
<a name="l01812"></a><a class="code" href="tm4c123gh6pm_8h.html#a02d1126cfa7af1ff58d15eeb35ce9287">01812</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DEN_R    (*((volatile uint32_t *)0x4005951C))</span>
<a name="l01813"></a><a class="code" href="tm4c123gh6pm_8h.html#a733cd938eecaa7b2dae3df3637ae7447">01813</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_LOCK_R   (*((volatile uint32_t *)0x40059520))</span>
<a name="l01814"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ceac8ce2fc177596504bba472aed68d">01814</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_CR_R     (*((volatile uint32_t *)0x40059524))</span>
<a name="l01815"></a><a class="code" href="tm4c123gh6pm_8h.html#adcc3135482a646c6a7cdd0097ab0a28d">01815</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_AMSEL_R  (*((volatile uint32_t *)0x40059528))</span>
<a name="l01816"></a><a class="code" href="tm4c123gh6pm_8h.html#a25bb7438ee8b18a156a880e7507b9252">01816</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_PCTL_R   (*((volatile uint32_t *)0x4005952C))</span>
<a name="l01817"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c542c6163e450d87e84bb0c5c326d34">01817</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_ADCCTL_R (*((volatile uint32_t *)0x40059530))</span>
<a name="l01818"></a><a class="code" href="tm4c123gh6pm_8h.html#abbd087ebccc9f259dff24ba058ec584a">01818</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_DMACTL_R (*((volatile uint32_t *)0x40059534))</span>
<a name="l01819"></a>01819 <span class="preprocessor"></span>
<a name="l01820"></a>01820 <span class="comment">//*****************************************************************************</span>
<a name="l01821"></a>01821 <span class="comment">//</span>
<a name="l01822"></a>01822 <span class="comment">// GPIO registers (PORTC AHB)</span>
<a name="l01823"></a>01823 <span class="comment">//</span>
<a name="l01824"></a>01824 <span class="comment">//*****************************************************************************</span>
<a name="l01825"></a><a class="code" href="tm4c123gh6pm_8h.html#a37fc3973c6385a3d53215f6d81833cd5">01825</a> <span class="preprocessor">#define GPIO_PORTC_AHB_DATA_BITS_R                                            \</span>
<a name="l01826"></a>01826 <span class="preprocessor">                                ((volatile uint32_t *)0x4005A000)</span>
<a name="l01827"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf38d3d2f33c70bccc6a55d447834ac0">01827</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DATA_R   (*((volatile uint32_t *)0x4005A3FC))</span>
<a name="l01828"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e0e6e2d994e697e7e6c6c91b448df23">01828</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DIR_R    (*((volatile uint32_t *)0x4005A400))</span>
<a name="l01829"></a><a class="code" href="tm4c123gh6pm_8h.html#a37e47112e285e658f4355747615eb33a">01829</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_IS_R     (*((volatile uint32_t *)0x4005A404))</span>
<a name="l01830"></a><a class="code" href="tm4c123gh6pm_8h.html#a360d8c1fd766b8fa5a31e8b172733f3b">01830</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_IBE_R    (*((volatile uint32_t *)0x4005A408))</span>
<a name="l01831"></a><a class="code" href="tm4c123gh6pm_8h.html#a837dca810d3a1e4e79eb58da632eb83b">01831</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_IEV_R    (*((volatile uint32_t *)0x4005A40C))</span>
<a name="l01832"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7e6389cc6a9a60a1a72fdb5c5073ef3">01832</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_IM_R     (*((volatile uint32_t *)0x4005A410))</span>
<a name="l01833"></a><a class="code" href="tm4c123gh6pm_8h.html#a3479acc1e72ad1b93c5b43c26d8c20ee">01833</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_RIS_R    (*((volatile uint32_t *)0x4005A414))</span>
<a name="l01834"></a><a class="code" href="tm4c123gh6pm_8h.html#a52f468cc3f364456703430ddd9582969">01834</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_MIS_R    (*((volatile uint32_t *)0x4005A418))</span>
<a name="l01835"></a><a class="code" href="tm4c123gh6pm_8h.html#af59e2f215032c6ecb8ff7a9ebf0c8c20">01835</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_ICR_R    (*((volatile uint32_t *)0x4005A41C))</span>
<a name="l01836"></a><a class="code" href="tm4c123gh6pm_8h.html#a185abcb5444e9684574c73719ed89bbc">01836</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005A420))</span>
<a name="l01837"></a><a class="code" href="tm4c123gh6pm_8h.html#a342fdbedc9af1864ebeee01b5811e627">01837</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR2R_R   (*((volatile uint32_t *)0x4005A500))</span>
<a name="l01838"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d9063c3b0c2b1f8103209cc9fb85839">01838</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR4R_R   (*((volatile uint32_t *)0x4005A504))</span>
<a name="l01839"></a><a class="code" href="tm4c123gh6pm_8h.html#aa12eb15cb7f605e8b2c86692bedbaf53">01839</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR8R_R   (*((volatile uint32_t *)0x4005A508))</span>
<a name="l01840"></a><a class="code" href="tm4c123gh6pm_8h.html#a13f88e8ad9cc4581710b70a36aefeef1">01840</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_ODR_R    (*((volatile uint32_t *)0x4005A50C))</span>
<a name="l01841"></a><a class="code" href="tm4c123gh6pm_8h.html#a85601544e1ac47c7d99e81e3b03422ff">01841</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_PUR_R    (*((volatile uint32_t *)0x4005A510))</span>
<a name="l01842"></a><a class="code" href="tm4c123gh6pm_8h.html#a67c5d8293a455ad5467b844146e1f6a6">01842</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_PDR_R    (*((volatile uint32_t *)0x4005A514))</span>
<a name="l01843"></a><a class="code" href="tm4c123gh6pm_8h.html#a08b6e1f2fb20e8e6e1f08cad8a6f9e30">01843</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_SLR_R    (*((volatile uint32_t *)0x4005A518))</span>
<a name="l01844"></a><a class="code" href="tm4c123gh6pm_8h.html#a3be5fb73a02a187c8244fc8c20c885b5">01844</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DEN_R    (*((volatile uint32_t *)0x4005A51C))</span>
<a name="l01845"></a><a class="code" href="tm4c123gh6pm_8h.html#a339918d9985723bf45dfe32a784a3d81">01845</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_LOCK_R   (*((volatile uint32_t *)0x4005A520))</span>
<a name="l01846"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8229a9ddcdf39e1fc0de1d9ecea548d">01846</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_CR_R     (*((volatile uint32_t *)0x4005A524))</span>
<a name="l01847"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c79d16a109889b500dbb6ec90476070">01847</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005A528))</span>
<a name="l01848"></a><a class="code" href="tm4c123gh6pm_8h.html#afa4f7275694f77058838a57cf026fdd7">01848</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_PCTL_R   (*((volatile uint32_t *)0x4005A52C))</span>
<a name="l01849"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5040bc03759a2e4cfa726303a6e939c">01849</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005A530))</span>
<a name="l01850"></a><a class="code" href="tm4c123gh6pm_8h.html#a034e5c0a04993514551805cfcf37aa13">01850</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_DMACTL_R (*((volatile uint32_t *)0x4005A534))</span>
<a name="l01851"></a>01851 <span class="preprocessor"></span>
<a name="l01852"></a>01852 <span class="comment">//*****************************************************************************</span>
<a name="l01853"></a>01853 <span class="comment">//</span>
<a name="l01854"></a>01854 <span class="comment">// GPIO registers (PORTD AHB)</span>
<a name="l01855"></a>01855 <span class="comment">//</span>
<a name="l01856"></a>01856 <span class="comment">//*****************************************************************************</span>
<a name="l01857"></a><a class="code" href="tm4c123gh6pm_8h.html#a23fa19c73e4174aeecbb4a0a4164b068">01857</a> <span class="preprocessor">#define GPIO_PORTD_AHB_DATA_BITS_R                                            \</span>
<a name="l01858"></a>01858 <span class="preprocessor">                                ((volatile uint32_t *)0x4005B000)</span>
<a name="l01859"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1564e960bc555ce01e1bbc404256019">01859</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DATA_R   (*((volatile uint32_t *)0x4005B3FC))</span>
<a name="l01860"></a><a class="code" href="tm4c123gh6pm_8h.html#a306fc68c2a462475873b62730056fe28">01860</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DIR_R    (*((volatile uint32_t *)0x4005B400))</span>
<a name="l01861"></a><a class="code" href="tm4c123gh6pm_8h.html#ab23aec709fa3243a5831795ca529a1be">01861</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_IS_R     (*((volatile uint32_t *)0x4005B404))</span>
<a name="l01862"></a><a class="code" href="tm4c123gh6pm_8h.html#aee53441acad4157374f8043eabaaf54d">01862</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_IBE_R    (*((volatile uint32_t *)0x4005B408))</span>
<a name="l01863"></a><a class="code" href="tm4c123gh6pm_8h.html#af7509014a65a3b49341c95752c432cf3">01863</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_IEV_R    (*((volatile uint32_t *)0x4005B40C))</span>
<a name="l01864"></a><a class="code" href="tm4c123gh6pm_8h.html#a396801f95f3192825eb80f581d8374bf">01864</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_IM_R     (*((volatile uint32_t *)0x4005B410))</span>
<a name="l01865"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f06aaaee3fce08f0c667cf8f5eab087">01865</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_RIS_R    (*((volatile uint32_t *)0x4005B414))</span>
<a name="l01866"></a><a class="code" href="tm4c123gh6pm_8h.html#ad877ab5e3600b2641b613d308fb7bbab">01866</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_MIS_R    (*((volatile uint32_t *)0x4005B418))</span>
<a name="l01867"></a><a class="code" href="tm4c123gh6pm_8h.html#a3235b79ab4653b319f78e4c4990617d3">01867</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_ICR_R    (*((volatile uint32_t *)0x4005B41C))</span>
<a name="l01868"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9e094e49b26bcc7479f2f7e24955068">01868</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005B420))</span>
<a name="l01869"></a><a class="code" href="tm4c123gh6pm_8h.html#a3fe83f66d7dc252a36c04653940ecc0d">01869</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR2R_R   (*((volatile uint32_t *)0x4005B500))</span>
<a name="l01870"></a><a class="code" href="tm4c123gh6pm_8h.html#a57fabbea95bc27bde348ac121f924c22">01870</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR4R_R   (*((volatile uint32_t *)0x4005B504))</span>
<a name="l01871"></a><a class="code" href="tm4c123gh6pm_8h.html#a8162ae074c780bbd81ad9923714ad69c">01871</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR8R_R   (*((volatile uint32_t *)0x4005B508))</span>
<a name="l01872"></a><a class="code" href="tm4c123gh6pm_8h.html#afbc13a8f6598f2b54efae4870a6bb739">01872</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_ODR_R    (*((volatile uint32_t *)0x4005B50C))</span>
<a name="l01873"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5e2cb7804ca226a1cd30893ea3cee36">01873</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_PUR_R    (*((volatile uint32_t *)0x4005B510))</span>
<a name="l01874"></a><a class="code" href="tm4c123gh6pm_8h.html#a4548342339046677529e1949948587ca">01874</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_PDR_R    (*((volatile uint32_t *)0x4005B514))</span>
<a name="l01875"></a><a class="code" href="tm4c123gh6pm_8h.html#adb6c782b08daac05942329e2d1223887">01875</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_SLR_R    (*((volatile uint32_t *)0x4005B518))</span>
<a name="l01876"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f7cd7cad7d37b50020828bab75d6a8a">01876</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DEN_R    (*((volatile uint32_t *)0x4005B51C))</span>
<a name="l01877"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb70520d5b683d80a03ffb4e4d9326d0">01877</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_LOCK_R   (*((volatile uint32_t *)0x4005B520))</span>
<a name="l01878"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ed30e29a467b5c269490ccd638fbe89">01878</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_CR_R     (*((volatile uint32_t *)0x4005B524))</span>
<a name="l01879"></a><a class="code" href="tm4c123gh6pm_8h.html#a07d4c68b930ce1aa5cdf9b7de474e417">01879</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005B528))</span>
<a name="l01880"></a><a class="code" href="tm4c123gh6pm_8h.html#af851b7aa5b97a3cf48ffab2e57099efb">01880</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_PCTL_R   (*((volatile uint32_t *)0x4005B52C))</span>
<a name="l01881"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8efdb80b18d23a6c6535db424478126">01881</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005B530))</span>
<a name="l01882"></a><a class="code" href="tm4c123gh6pm_8h.html#ab568c497b5bd33ffcb5e39d1d4b9172a">01882</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_DMACTL_R (*((volatile uint32_t *)0x4005B534))</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span>
<a name="l01884"></a>01884 <span class="comment">//*****************************************************************************</span>
<a name="l01885"></a>01885 <span class="comment">//</span>
<a name="l01886"></a>01886 <span class="comment">// GPIO registers (PORTE AHB)</span>
<a name="l01887"></a>01887 <span class="comment">//</span>
<a name="l01888"></a>01888 <span class="comment">//*****************************************************************************</span>
<a name="l01889"></a><a class="code" href="tm4c123gh6pm_8h.html#ae32e7dc8ae8bbee596e0122874a5d203">01889</a> <span class="preprocessor">#define GPIO_PORTE_AHB_DATA_BITS_R                                            \</span>
<a name="l01890"></a>01890 <span class="preprocessor">                                ((volatile uint32_t *)0x4005C000)</span>
<a name="l01891"></a><a class="code" href="tm4c123gh6pm_8h.html#aecdc7163fe09d83120f5c9c935a025a4">01891</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DATA_R   (*((volatile uint32_t *)0x4005C3FC))</span>
<a name="l01892"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0b46d14d0adca9481fbd920f14688a3">01892</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DIR_R    (*((volatile uint32_t *)0x4005C400))</span>
<a name="l01893"></a><a class="code" href="tm4c123gh6pm_8h.html#afc2a5b45e61b884e214bdc0f3a378067">01893</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_IS_R     (*((volatile uint32_t *)0x4005C404))</span>
<a name="l01894"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9e01cef2ff31e8c1b6a5ac1f846d5de">01894</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_IBE_R    (*((volatile uint32_t *)0x4005C408))</span>
<a name="l01895"></a><a class="code" href="tm4c123gh6pm_8h.html#af822c00e3c96dab7172536c50f7c315a">01895</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_IEV_R    (*((volatile uint32_t *)0x4005C40C))</span>
<a name="l01896"></a><a class="code" href="tm4c123gh6pm_8h.html#a43f8d2bded364a779b94cb14309b0119">01896</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_IM_R     (*((volatile uint32_t *)0x4005C410))</span>
<a name="l01897"></a><a class="code" href="tm4c123gh6pm_8h.html#a322112d56ff3a2b8e52d799c5780befd">01897</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_RIS_R    (*((volatile uint32_t *)0x4005C414))</span>
<a name="l01898"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6e0e98f11a27e04429dafa792f26208">01898</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_MIS_R    (*((volatile uint32_t *)0x4005C418))</span>
<a name="l01899"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ce749e2706002d688eb0e87b9797b71">01899</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_ICR_R    (*((volatile uint32_t *)0x4005C41C))</span>
<a name="l01900"></a><a class="code" href="tm4c123gh6pm_8h.html#af359022721c8d76d3c3e628240b357ce">01900</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005C420))</span>
<a name="l01901"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4a968e430741aa386da4bb604c8337b">01901</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR2R_R   (*((volatile uint32_t *)0x4005C500))</span>
<a name="l01902"></a><a class="code" href="tm4c123gh6pm_8h.html#a1612850086415d75758ce4843ddac96e">01902</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR4R_R   (*((volatile uint32_t *)0x4005C504))</span>
<a name="l01903"></a><a class="code" href="tm4c123gh6pm_8h.html#a17a4bde2765e50d4eb535fde12d1a024">01903</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR8R_R   (*((volatile uint32_t *)0x4005C508))</span>
<a name="l01904"></a><a class="code" href="tm4c123gh6pm_8h.html#afc82b0923f41e4885ed882cf8d99190c">01904</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_ODR_R    (*((volatile uint32_t *)0x4005C50C))</span>
<a name="l01905"></a><a class="code" href="tm4c123gh6pm_8h.html#a6557c7d2440b7bcdf85c29ae70370c06">01905</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_PUR_R    (*((volatile uint32_t *)0x4005C510))</span>
<a name="l01906"></a><a class="code" href="tm4c123gh6pm_8h.html#a81601178c670f417255047e7dec5a074">01906</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_PDR_R    (*((volatile uint32_t *)0x4005C514))</span>
<a name="l01907"></a><a class="code" href="tm4c123gh6pm_8h.html#a858101f9d915a07691ca8da123fcb3d2">01907</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_SLR_R    (*((volatile uint32_t *)0x4005C518))</span>
<a name="l01908"></a><a class="code" href="tm4c123gh6pm_8h.html#a795e233d22b4afecb9ce6d9581980142">01908</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DEN_R    (*((volatile uint32_t *)0x4005C51C))</span>
<a name="l01909"></a><a class="code" href="tm4c123gh6pm_8h.html#ae530125041021577e859786ff4a61f9e">01909</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_LOCK_R   (*((volatile uint32_t *)0x4005C520))</span>
<a name="l01910"></a><a class="code" href="tm4c123gh6pm_8h.html#a065fbaeae3a5f2317481943b83939a74">01910</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_CR_R     (*((volatile uint32_t *)0x4005C524))</span>
<a name="l01911"></a><a class="code" href="tm4c123gh6pm_8h.html#a9084e2f3b9e5296c03129fd10f59585f">01911</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005C528))</span>
<a name="l01912"></a><a class="code" href="tm4c123gh6pm_8h.html#a57c4218acbdb531840d379588e21c69a">01912</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_PCTL_R   (*((volatile uint32_t *)0x4005C52C))</span>
<a name="l01913"></a><a class="code" href="tm4c123gh6pm_8h.html#a4139004072298add3a38091c5acce98e">01913</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005C530))</span>
<a name="l01914"></a><a class="code" href="tm4c123gh6pm_8h.html#aefaec4c72b2683579f60acbd1e92697c">01914</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_DMACTL_R (*((volatile uint32_t *)0x4005C534))</span>
<a name="l01915"></a>01915 <span class="preprocessor"></span>
<a name="l01916"></a>01916 <span class="comment">//*****************************************************************************</span>
<a name="l01917"></a>01917 <span class="comment">//</span>
<a name="l01918"></a>01918 <span class="comment">// GPIO registers (PORTF AHB)</span>
<a name="l01919"></a>01919 <span class="comment">//</span>
<a name="l01920"></a>01920 <span class="comment">//*****************************************************************************</span>
<a name="l01921"></a><a class="code" href="tm4c123gh6pm_8h.html#aa94746c6a574a7dcbbf9bdd73cb2c374">01921</a> <span class="preprocessor">#define GPIO_PORTF_AHB_DATA_BITS_R                                            \</span>
<a name="l01922"></a>01922 <span class="preprocessor">                                ((volatile uint32_t *)0x4005D000)</span>
<a name="l01923"></a><a class="code" href="tm4c123gh6pm_8h.html#a217d05bb2d0169e45e4ad1e5aeac79f4">01923</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DATA_R   (*((volatile uint32_t *)0x4005D3FC))</span>
<a name="l01924"></a><a class="code" href="tm4c123gh6pm_8h.html#a46145a540c1b29fbb74c231dab32a440">01924</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DIR_R    (*((volatile uint32_t *)0x4005D400))</span>
<a name="l01925"></a><a class="code" href="tm4c123gh6pm_8h.html#a590515ddbd2e1e807e9e7ab80e81e12e">01925</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_IS_R     (*((volatile uint32_t *)0x4005D404))</span>
<a name="l01926"></a><a class="code" href="tm4c123gh6pm_8h.html#af4556f6cf347dc2fbefd9ddb7b87a315">01926</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_IBE_R    (*((volatile uint32_t *)0x4005D408))</span>
<a name="l01927"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5e4c44266cb55697e78af8f74595409">01927</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_IEV_R    (*((volatile uint32_t *)0x4005D40C))</span>
<a name="l01928"></a><a class="code" href="tm4c123gh6pm_8h.html#ac917ab0690ce533a1b9bb73245e526a9">01928</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_IM_R     (*((volatile uint32_t *)0x4005D410))</span>
<a name="l01929"></a><a class="code" href="tm4c123gh6pm_8h.html#ab65e3cfb0c0bd82b3e4832f23520d56b">01929</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_RIS_R    (*((volatile uint32_t *)0x4005D414))</span>
<a name="l01930"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d36090b34979224190d7f981156459c">01930</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_MIS_R    (*((volatile uint32_t *)0x4005D418))</span>
<a name="l01931"></a><a class="code" href="tm4c123gh6pm_8h.html#a4aafbe21be227fb7aa69297eaac267a8">01931</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_ICR_R    (*((volatile uint32_t *)0x4005D41C))</span>
<a name="l01932"></a><a class="code" href="tm4c123gh6pm_8h.html#a1485afc3daf62256df9322ddb736bdbd">01932</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005D420))</span>
<a name="l01933"></a><a class="code" href="tm4c123gh6pm_8h.html#aff323f5bb2b8d089345ffc37677caaa7">01933</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR2R_R   (*((volatile uint32_t *)0x4005D500))</span>
<a name="l01934"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7b700c7acd5aa9459c56f01a30b3980">01934</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR4R_R   (*((volatile uint32_t *)0x4005D504))</span>
<a name="l01935"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b0ef01a6abdc8ed49a5557b25750de9">01935</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR8R_R   (*((volatile uint32_t *)0x4005D508))</span>
<a name="l01936"></a><a class="code" href="tm4c123gh6pm_8h.html#a0423cd655c22cabd12c2277fe668bbf4">01936</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_ODR_R    (*((volatile uint32_t *)0x4005D50C))</span>
<a name="l01937"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e6ee3ed709f358c75751ecce1ff1576">01937</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_PUR_R    (*((volatile uint32_t *)0x4005D510))</span>
<a name="l01938"></a><a class="code" href="tm4c123gh6pm_8h.html#a91a1dacc86465154ffd5cdbc0ada490a">01938</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_PDR_R    (*((volatile uint32_t *)0x4005D514))</span>
<a name="l01939"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d116a55575ff2e94f915051a3fe2ac9">01939</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_SLR_R    (*((volatile uint32_t *)0x4005D518))</span>
<a name="l01940"></a><a class="code" href="tm4c123gh6pm_8h.html#a9101ac2bf227a06ef12c17fe9b27b16d">01940</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DEN_R    (*((volatile uint32_t *)0x4005D51C))</span>
<a name="l01941"></a><a class="code" href="tm4c123gh6pm_8h.html#a724bb6fcd17a4555621d3d2238301e02">01941</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_LOCK_R   (*((volatile uint32_t *)0x4005D520))</span>
<a name="l01942"></a><a class="code" href="tm4c123gh6pm_8h.html#af135e44ef57f9e4547e6e5e3fb6c7d8c">01942</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_CR_R     (*((volatile uint32_t *)0x4005D524))</span>
<a name="l01943"></a><a class="code" href="tm4c123gh6pm_8h.html#add75e8d9864e520cc77f9c5371e2f921">01943</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005D528))</span>
<a name="l01944"></a><a class="code" href="tm4c123gh6pm_8h.html#af75856e833af945863eda9f3ec76511b">01944</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_PCTL_R   (*((volatile uint32_t *)0x4005D52C))</span>
<a name="l01945"></a><a class="code" href="tm4c123gh6pm_8h.html#a744612bf0147db464bb57a67db1d21b7">01945</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005D530))</span>
<a name="l01946"></a><a class="code" href="tm4c123gh6pm_8h.html#a39522ea47b5c770ec1d9d0a769c8459e">01946</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_DMACTL_R (*((volatile uint32_t *)0x4005D534))</span>
<a name="l01947"></a>01947 <span class="preprocessor"></span>
<a name="l01948"></a>01948 <span class="comment">//*****************************************************************************</span>
<a name="l01949"></a>01949 <span class="comment">//</span>
<a name="l01950"></a>01950 <span class="comment">// EEPROM registers (EEPROM)</span>
<a name="l01951"></a>01951 <span class="comment">//</span>
<a name="l01952"></a>01952 <span class="comment">//*****************************************************************************</span>
<a name="l01953"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fa14b1a9e2a4702375685b942ce5cee">01953</a> <span class="preprocessor">#define EEPROM_EESIZE_R         (*((volatile uint32_t *)0x400AF000))</span>
<a name="l01954"></a><a class="code" href="tm4c123gh6pm_8h.html#a40bdc8a118384d44dc5f140b507eb998">01954</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEBLOCK_R        (*((volatile uint32_t *)0x400AF004))</span>
<a name="l01955"></a><a class="code" href="tm4c123gh6pm_8h.html#a26dd6b672dabd072c1eb1ea5df555ba7">01955</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEOFFSET_R       (*((volatile uint32_t *)0x400AF008))</span>
<a name="l01956"></a><a class="code" href="tm4c123gh6pm_8h.html#a988477eb7faa008b9e8846ce94c167f9">01956</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EERDWR_R         (*((volatile uint32_t *)0x400AF010))</span>
<a name="l01957"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cb2c59837c25886e639d6b35240a6d7">01957</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EERDWRINC_R      (*((volatile uint32_t *)0x400AF014))</span>
<a name="l01958"></a><a class="code" href="tm4c123gh6pm_8h.html#a112b3443436e35d9cdf86c018132390a">01958</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDONE_R         (*((volatile uint32_t *)0x400AF018))</span>
<a name="l01959"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bcd55054d00186ad38ffe949a7dc9db">01959</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EESUPP_R         (*((volatile uint32_t *)0x400AF01C))</span>
<a name="l01960"></a><a class="code" href="tm4c123gh6pm_8h.html#a8848eef3d1a5b081c8c6a2299940bb66">01960</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEUNLOCK_R       (*((volatile uint32_t *)0x400AF020))</span>
<a name="l01961"></a><a class="code" href="tm4c123gh6pm_8h.html#a772c4ae435a4440ce07760c1fcd9df87">01961</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPROT_R         (*((volatile uint32_t *)0x400AF030))</span>
<a name="l01962"></a><a class="code" href="tm4c123gh6pm_8h.html#a265029a2679db079ddb01d5b5e044b8e">01962</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPASS0_R        (*((volatile uint32_t *)0x400AF034))</span>
<a name="l01963"></a><a class="code" href="tm4c123gh6pm_8h.html#a38252cbdc8a4a6209ab170a25b8034d8">01963</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPASS1_R        (*((volatile uint32_t *)0x400AF038))</span>
<a name="l01964"></a><a class="code" href="tm4c123gh6pm_8h.html#a27d59fb4d906996020347f1f94542989">01964</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPASS2_R        (*((volatile uint32_t *)0x400AF03C))</span>
<a name="l01965"></a><a class="code" href="tm4c123gh6pm_8h.html#a77fc215a46d81dcd7fa86da5510feb4e">01965</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEINT_R          (*((volatile uint32_t *)0x400AF040))</span>
<a name="l01966"></a><a class="code" href="tm4c123gh6pm_8h.html#aacd454f884622b13ec9644103ccf4c08">01966</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEHIDE_R         (*((volatile uint32_t *)0x400AF050))</span>
<a name="l01967"></a><a class="code" href="tm4c123gh6pm_8h.html#adc208e48153e178be9acde4b7d408f59">01967</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDBGME_R        (*((volatile uint32_t *)0x400AF080))</span>
<a name="l01968"></a><a class="code" href="tm4c123gh6pm_8h.html#aa55e5b86f5edd4a1e01f519f9a53545e">01968</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_PP_R             (*((volatile uint32_t *)0x400AFFC0))</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span>
<a name="l01970"></a>01970 <span class="comment">//*****************************************************************************</span>
<a name="l01971"></a>01971 <span class="comment">//</span>
<a name="l01972"></a>01972 <span class="comment">// System Exception Module registers (SYSEXC)</span>
<a name="l01973"></a>01973 <span class="comment">//</span>
<a name="l01974"></a>01974 <span class="comment">//*****************************************************************************</span>
<a name="l01975"></a><a class="code" href="tm4c123gh6pm_8h.html#a8931157d70c4f922f3a55aa957c6211c">01975</a> <span class="preprocessor">#define SYSEXC_RIS_R            (*((volatile uint32_t *)0x400F9000))</span>
<a name="l01976"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c66efae9b7c9661a178b9f1e3be65a6">01976</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSEXC_IM_R             (*((volatile uint32_t *)0x400F9004))</span>
<a name="l01977"></a><a class="code" href="tm4c123gh6pm_8h.html#aac60d44f229f58015b296e876df4059d">01977</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSEXC_MIS_R            (*((volatile uint32_t *)0x400F9008))</span>
<a name="l01978"></a><a class="code" href="tm4c123gh6pm_8h.html#a7590d2ac78659b438d8784294761a6a7">01978</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSEXC_IC_R             (*((volatile uint32_t *)0x400F900C))</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span>
<a name="l01980"></a>01980 <span class="comment">//*****************************************************************************</span>
<a name="l01981"></a>01981 <span class="comment">//</span>
<a name="l01982"></a>01982 <span class="comment">// Hibernation module registers (HIB)</span>
<a name="l01983"></a>01983 <span class="comment">//</span>
<a name="l01984"></a>01984 <span class="comment">//*****************************************************************************</span>
<a name="l01985"></a><a class="code" href="tm4c123gh6pm_8h.html#a63e6511e0a07b6d906d2ddf07ad20998">01985</a> <span class="preprocessor">#define HIB_RTCC_R              (*((volatile uint32_t *)0x400FC000))</span>
<a name="l01986"></a><a class="code" href="tm4c123gh6pm_8h.html#ac40206a01ee48e94b052e05e703cd86e">01986</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCM0_R             (*((volatile uint32_t *)0x400FC004))</span>
<a name="l01987"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fc02689eabf1df9e32d86decdbec304">01987</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCLD_R             (*((volatile uint32_t *)0x400FC00C))</span>
<a name="l01988"></a><a class="code" href="tm4c123gh6pm_8h.html#adc542cf6ff95d0a360779a3f854abc6b">01988</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_R               (*((volatile uint32_t *)0x400FC010))</span>
<a name="l01989"></a><a class="code" href="tm4c123gh6pm_8h.html#a050533c5fe3abd1598633343423d1bd2">01989</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_IM_R                (*((volatile uint32_t *)0x400FC014))</span>
<a name="l01990"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fc76343f0b5f2bad05258b76deb5dc1">01990</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RIS_R               (*((volatile uint32_t *)0x400FC018))</span>
<a name="l01991"></a><a class="code" href="tm4c123gh6pm_8h.html#a97b090822d2e9af1eda99dc340f379e4">01991</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_MIS_R               (*((volatile uint32_t *)0x400FC01C))</span>
<a name="l01992"></a><a class="code" href="tm4c123gh6pm_8h.html#a4929a207e7a4a6e0329b8d03d6d90015">01992</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_IC_R                (*((volatile uint32_t *)0x400FC020))</span>
<a name="l01993"></a><a class="code" href="tm4c123gh6pm_8h.html#abddb824cbcb55bd11b9ec2ae9433d7df">01993</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCT_R              (*((volatile uint32_t *)0x400FC024))</span>
<a name="l01994"></a><a class="code" href="tm4c123gh6pm_8h.html#a14abb27a67c19f52f3633052df199d9d">01994</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCSS_R             (*((volatile uint32_t *)0x400FC028))</span>
<a name="l01995"></a><a class="code" href="tm4c123gh6pm_8h.html#acfb52a2953a8e29700edd503b1460588">01995</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_DATA_R              (*((volatile uint32_t *)0x400FC030))</span>
<a name="l01996"></a>01996 <span class="preprocessor"></span>
<a name="l01997"></a>01997 <span class="comment">//*****************************************************************************</span>
<a name="l01998"></a>01998 <span class="comment">//</span>
<a name="l01999"></a>01999 <span class="comment">// FLASH registers (FLASH CTRL)</span>
<a name="l02000"></a>02000 <span class="comment">//</span>
<a name="l02001"></a>02001 <span class="comment">//*****************************************************************************</span>
<a name="l02002"></a><a class="code" href="tm4c123gh6pm_8h.html#a815af6a66624da5e7fb5151d36cf1887">02002</a> <span class="preprocessor">#define FLASH_FMA_R             (*((volatile uint32_t *)0x400FD000))</span>
<a name="l02003"></a><a class="code" href="tm4c123gh6pm_8h.html#a31c1116fe0b48148a13f9df480fc0bf1">02003</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMD_R             (*((volatile uint32_t *)0x400FD004))</span>
<a name="l02004"></a><a class="code" href="tm4c123gh6pm_8h.html#aef6f95c857edd1897fcb581723eddd2b">02004</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMC_R             (*((volatile uint32_t *)0x400FD008))</span>
<a name="l02005"></a><a class="code" href="tm4c123gh6pm_8h.html#a78ca8ca862b5a54686abcacfd8e7188a">02005</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCRIS_R           (*((volatile uint32_t *)0x400FD00C))</span>
<a name="l02006"></a><a class="code" href="tm4c123gh6pm_8h.html#a921470b608d270c69469c7a2a90e0565">02006</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_R            (*((volatile uint32_t *)0x400FD010))</span>
<a name="l02007"></a><a class="code" href="tm4c123gh6pm_8h.html#a41ef68b6b8a76de121657000e3c28669">02007</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCMISC_R          (*((volatile uint32_t *)0x400FD014))</span>
<a name="l02008"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d3de5c10d54f1865185711e4f7ce2af">02008</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMC2_R            (*((volatile uint32_t *)0x400FD020))</span>
<a name="l02009"></a><a class="code" href="tm4c123gh6pm_8h.html#ad94557b79a922b76ef081c58f4784ad5">02009</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FWBVAL_R          (*((volatile uint32_t *)0x400FD030))</span>
<a name="l02010"></a><a class="code" href="tm4c123gh6pm_8h.html#a61c8da975bc6d91a422f560c00a067df">02010</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FWBN_R            (*((volatile uint32_t *)0x400FD100))</span>
<a name="l02011"></a><a class="code" href="tm4c123gh6pm_8h.html#a236b7137d7ef96cc31d0a7eae47f68da">02011</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FSIZE_R           (*((volatile uint32_t *)0x400FDFC0))</span>
<a name="l02012"></a><a class="code" href="tm4c123gh6pm_8h.html#adf2087fb200b3a6e21e5741764c17b74">02012</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_SSIZE_R           (*((volatile uint32_t *)0x400FDFC4))</span>
<a name="l02013"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c87b34db89562b0f09f0d415aa87a98">02013</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_ROMSWMAP_R        (*((volatile uint32_t *)0x400FDFCC))</span>
<a name="l02014"></a><a class="code" href="tm4c123gh6pm_8h.html#affd7f337126d576700d87f0e349c2d2a">02014</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_RMCTL_R           (*((volatile uint32_t *)0x400FE0F0))</span>
<a name="l02015"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ab835c787a1619e3e41a99cdbef73fe">02015</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_R         (*((volatile uint32_t *)0x400FE1D0))</span>
<a name="l02016"></a><a class="code" href="tm4c123gh6pm_8h.html#a95a5960b9fbce1233cdd3ac950e83ee6">02016</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG0_R        (*((volatile uint32_t *)0x400FE1E0))</span>
<a name="l02017"></a><a class="code" href="tm4c123gh6pm_8h.html#a74df90fa6b8e0533cce0c8db4c44d872">02017</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG1_R        (*((volatile uint32_t *)0x400FE1E4))</span>
<a name="l02018"></a><a class="code" href="tm4c123gh6pm_8h.html#afe93c20ccdeecbaa0624fd5a3b4d17e7">02018</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG2_R        (*((volatile uint32_t *)0x400FE1E8))</span>
<a name="l02019"></a><a class="code" href="tm4c123gh6pm_8h.html#adebe29d7145f9d7ea263565420683741">02019</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG3_R        (*((volatile uint32_t *)0x400FE1EC))</span>
<a name="l02020"></a><a class="code" href="tm4c123gh6pm_8h.html#a11a841d311fafe1d4f692640f4152aad">02020</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPRE0_R          (*((volatile uint32_t *)0x400FE200))</span>
<a name="l02021"></a><a class="code" href="tm4c123gh6pm_8h.html#a59321e011d80e61a12321a74caa97128">02021</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPRE1_R          (*((volatile uint32_t *)0x400FE204))</span>
<a name="l02022"></a><a class="code" href="tm4c123gh6pm_8h.html#a44a1b36e58def99ec0e921fde7ddd584">02022</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPRE2_R          (*((volatile uint32_t *)0x400FE208))</span>
<a name="l02023"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f9bf2c68d242c72aedfbe5a733467e1">02023</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPRE3_R          (*((volatile uint32_t *)0x400FE20C))</span>
<a name="l02024"></a><a class="code" href="tm4c123gh6pm_8h.html#a00f3cc7a6c1714ca31cb33641fff516d">02024</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPPE0_R          (*((volatile uint32_t *)0x400FE400))</span>
<a name="l02025"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f976aa732a037ff2a87e7ee213f5303">02025</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPPE1_R          (*((volatile uint32_t *)0x400FE404))</span>
<a name="l02026"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1ace72d9578ecdfad4f8320b7accbf4">02026</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPPE2_R          (*((volatile uint32_t *)0x400FE408))</span>
<a name="l02027"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f22fbdb7a46be586791d8893cf8d936">02027</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMPPE3_R          (*((volatile uint32_t *)0x400FE40C))</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span>
<a name="l02029"></a>02029 <span class="comment">//*****************************************************************************</span>
<a name="l02030"></a>02030 <span class="comment">//</span>
<a name="l02031"></a>02031 <span class="comment">// System Control registers (SYSCTL)</span>
<a name="l02032"></a>02032 <span class="comment">//</span>
<a name="l02033"></a>02033 <span class="comment">//*****************************************************************************</span>
<a name="l02034"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7186ad3e0888f9e67ac48012d36dcfc">02034</a> <span class="preprocessor">#define SYSCTL_DID0_R           (*((volatile uint32_t *)0x400FE000))</span>
<a name="l02035"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d5e5112e487c599c7efcf2f6f0e3b44">02035</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_R           (*((volatile uint32_t *)0x400FE004))</span>
<a name="l02036"></a><a class="code" href="tm4c123gh6pm_8h.html#ac44c07876e403b9422a387dcd3b4bce8">02036</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_R            (*((volatile uint32_t *)0x400FE008))</span>
<a name="l02037"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3c33f4ddb3100716ada301efe505ceb">02037</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_R            (*((volatile uint32_t *)0x400FE010))</span>
<a name="l02038"></a><a class="code" href="tm4c123gh6pm_8h.html#a5cc286b146d45f9d7a187beaab010c4e">02038</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_R            (*((volatile uint32_t *)0x400FE014))</span>
<a name="l02039"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cb95e4beab2fc1443c80614ad94d94b">02039</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_R            (*((volatile uint32_t *)0x400FE018))</span>
<a name="l02040"></a><a class="code" href="tm4c123gh6pm_8h.html#a63933c6d5e78ac6bb254d089626380f1">02040</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_R            (*((volatile uint32_t *)0x400FE01C))</span>
<a name="l02041"></a><a class="code" href="tm4c123gh6pm_8h.html#a5502db96eef387b050e7ac4230f93790">02041</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_R            (*((volatile uint32_t *)0x400FE020))</span>
<a name="l02042"></a><a class="code" href="tm4c123gh6pm_8h.html#aa66c4bde0b5913d851bd2dc594f387e0">02042</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_R            (*((volatile uint32_t *)0x400FE024))</span>
<a name="l02043"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b6e9804f07fba20e1428bafbf699dc6">02043</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_R            (*((volatile uint32_t *)0x400FE028))</span>
<a name="l02044"></a><a class="code" href="tm4c123gh6pm_8h.html#ad759928430b32372d8cc4d0851cf4a34">02044</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_R            (*((volatile uint32_t *)0x400FE02C))</span>
<a name="l02045"></a><a class="code" href="tm4c123gh6pm_8h.html#a49e20be541b9ec4df3915a39d5005a74">02045</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PBORCTL_R        (*((volatile uint32_t *)0x400FE030))</span>
<a name="l02046"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fd16ae797e425a6cd91f6ad02b8d95d">02046</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_R          (*((volatile uint32_t *)0x400FE040))</span>
<a name="l02047"></a><a class="code" href="tm4c123gh6pm_8h.html#acc2641ccd6eed374ac5c5d015c66efe5">02047</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_R          (*((volatile uint32_t *)0x400FE044))</span>
<a name="l02048"></a><a class="code" href="tm4c123gh6pm_8h.html#acac9cd2d01e05f1f3fb303f726db063e">02048</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_R          (*((volatile uint32_t *)0x400FE048))</span>
<a name="l02049"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1e0e3bbc40315eaa5e3cad513d5dae8">02049</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RIS_R            (*((volatile uint32_t *)0x400FE050))</span>
<a name="l02050"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a003fb3fb0a47ea893c3d50e8f11cbb">02050</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IMC_R            (*((volatile uint32_t *)0x400FE054))</span>
<a name="l02051"></a><a class="code" href="tm4c123gh6pm_8h.html#a04e33c31981219e7f72471a3efc45c7b">02051</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MISC_R           (*((volatile uint32_t *)0x400FE058))</span>
<a name="l02052"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f66569372bd2caa1bf7005a6f25694a">02052</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_R           (*((volatile uint32_t *)0x400FE05C))</span>
<a name="l02053"></a><a class="code" href="tm4c123gh6pm_8h.html#adaab842b86f022de9497dd36d1e35643">02053</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_R            (*((volatile uint32_t *)0x400FE060))</span>
<a name="l02054"></a><a class="code" href="tm4c123gh6pm_8h.html#adee69c701d41de007518f1a96c4c3a78">02054</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_GPIOHBCTL_R      (*((volatile uint32_t *)0x400FE06C))</span>
<a name="l02055"></a><a class="code" href="tm4c123gh6pm_8h.html#a0dd31b093c1a83329f67d1df68df4d58">02055</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_R           (*((volatile uint32_t *)0x400FE070))</span>
<a name="l02056"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f44ab1ca5bc44904b7ed5c13cb33e5a">02056</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MOSCCTL_R        (*((volatile uint32_t *)0x400FE07C))</span>
<a name="l02057"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5b51b7dacc6ae41e5aa58f590ec290f">02057</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_R          (*((volatile uint32_t *)0x400FE100))</span>
<a name="l02058"></a><a class="code" href="tm4c123gh6pm_8h.html#a1fcd3f93452e84fbad5e4ac025574f62">02058</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_R          (*((volatile uint32_t *)0x400FE104))</span>
<a name="l02059"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fedfceccf18bd54a499e73d1b76e506">02059</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_R          (*((volatile uint32_t *)0x400FE108))</span>
<a name="l02060"></a><a class="code" href="tm4c123gh6pm_8h.html#a73c5826db3ea29ce7b83de9a783a4c96">02060</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_R          (*((volatile uint32_t *)0x400FE110))</span>
<a name="l02061"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e98cabde75153d2287444f69d5248df">02061</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_R          (*((volatile uint32_t *)0x400FE114))</span>
<a name="l02062"></a><a class="code" href="tm4c123gh6pm_8h.html#ab751e900e89cf10d031479e9b071495a">02062</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_R          (*((volatile uint32_t *)0x400FE118))</span>
<a name="l02063"></a><a class="code" href="tm4c123gh6pm_8h.html#af343c1af7268a06e9aa1200f02f03684">02063</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_R          (*((volatile uint32_t *)0x400FE120))</span>
<a name="l02064"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e5852b72df9a804a6ba71a6995cf4a9">02064</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_R          (*((volatile uint32_t *)0x400FE124))</span>
<a name="l02065"></a><a class="code" href="tm4c123gh6pm_8h.html#a200e3900fa7d4646a844773239872260">02065</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_R          (*((volatile uint32_t *)0x400FE128))</span>
<a name="l02066"></a><a class="code" href="tm4c123gh6pm_8h.html#aa721b6b5c4e47c597af50cd5a5d65de1">02066</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_R     (*((volatile uint32_t *)0x400FE144))</span>
<a name="l02067"></a><a class="code" href="tm4c123gh6pm_8h.html#a3835029025a35c6da817d326bca274ce">02067</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SYSPROP_R        (*((volatile uint32_t *)0x400FE14C))</span>
<a name="l02068"></a><a class="code" href="tm4c123gh6pm_8h.html#a5109b8d479de531d91a3546b9c83bd10">02068</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_R       (*((volatile uint32_t *)0x400FE150))</span>
<a name="l02069"></a><a class="code" href="tm4c123gh6pm_8h.html#aed40d4c65c9b40dfa129fb874e7fc12d">02069</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_R      (*((volatile uint32_t *)0x400FE154))</span>
<a name="l02070"></a><a class="code" href="tm4c123gh6pm_8h.html#a735b56ddf7df6979347a85b4ae4f47d9">02070</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_R       (*((volatile uint32_t *)0x400FE160))</span>
<a name="l02071"></a><a class="code" href="tm4c123gh6pm_8h.html#a744f888a44183b2c88087202f3bb74f0">02071</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_R       (*((volatile uint32_t *)0x400FE164))</span>
<a name="l02072"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9463d3fa682837e4c50219de950cb0c">02072</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLSTAT_R        (*((volatile uint32_t *)0x400FE168))</span>
<a name="l02073"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f9170e746d53c0fa98af0e5e61caaed">02073</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_R      (*((volatile uint32_t *)0x400FE188))</span>
<a name="l02074"></a><a class="code" href="tm4c123gh6pm_8h.html#a1697df90ea5fe99887b4f36854a84171">02074</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_R     (*((volatile uint32_t *)0x400FE18C))</span>
<a name="l02075"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d5a7b66d58817102508225a0e564b0e">02075</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_R            (*((volatile uint32_t *)0x400FE190))</span>
<a name="l02076"></a><a class="code" href="tm4c123gh6pm_8h.html#a0351ccddf24085b4cf206898701f33df">02076</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_NVMSTAT_R        (*((volatile uint32_t *)0x400FE1A0))</span>
<a name="l02077"></a><a class="code" href="tm4c123gh6pm_8h.html#a235f47f7c0573127a1668f321a088069">02077</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_R       (*((volatile uint32_t *)0x400FE1B4))</span>
<a name="l02078"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fee33918ef730f6ced5dafd5736f6bd">02078</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_R       (*((volatile uint32_t *)0x400FE1BC))</span>
<a name="l02079"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c89eb1b5f8af4f2ef6f0327a573a3bb">02079</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPWD_R           (*((volatile uint32_t *)0x400FE300))</span>
<a name="l02080"></a><a class="code" href="tm4c123gh6pm_8h.html#a55e5101785541d496ccbe96827f90355">02080</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPTIMER_R        (*((volatile uint32_t *)0x400FE304))</span>
<a name="l02081"></a><a class="code" href="tm4c123gh6pm_8h.html#aa38b09baa7787be47d5de917d59490a4">02081</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_R         (*((volatile uint32_t *)0x400FE308))</span>
<a name="l02082"></a><a class="code" href="tm4c123gh6pm_8h.html#a61c901cca8122dc444dcde27febf4bcf">02082</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPDMA_R          (*((volatile uint32_t *)0x400FE30C))</span>
<a name="l02083"></a><a class="code" href="tm4c123gh6pm_8h.html#a15ad369a4dedb785d527977caf5be246">02083</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPHIB_R          (*((volatile uint32_t *)0x400FE314))</span>
<a name="l02084"></a><a class="code" href="tm4c123gh6pm_8h.html#aa42cb2119201932479f31b04c37c86b6">02084</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_R         (*((volatile uint32_t *)0x400FE318))</span>
<a name="l02085"></a><a class="code" href="tm4c123gh6pm_8h.html#a6667bf6f43831ecd06ee63d185e41397">02085</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPSSI_R          (*((volatile uint32_t *)0x400FE31C))</span>
<a name="l02086"></a><a class="code" href="tm4c123gh6pm_8h.html#a71878501999c9619b03d6635e90ce7a1">02086</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPI2C_R          (*((volatile uint32_t *)0x400FE320))</span>
<a name="l02087"></a><a class="code" href="tm4c123gh6pm_8h.html#a75628537411f38b9f628be949481ae87">02087</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUSB_R          (*((volatile uint32_t *)0x400FE328))</span>
<a name="l02088"></a><a class="code" href="tm4c123gh6pm_8h.html#a37f9d343789767f99ec33eee67f0f50c">02088</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPCAN_R          (*((volatile uint32_t *)0x400FE334))</span>
<a name="l02089"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fee184bb1b22399bd7e4d7954487801">02089</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPADC_R          (*((volatile uint32_t *)0x400FE338))</span>
<a name="l02090"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b935618e0e3cbdc3377b9b08113874b">02090</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPACMP_R         (*((volatile uint32_t *)0x400FE33C))</span>
<a name="l02091"></a><a class="code" href="tm4c123gh6pm_8h.html#a75b39757e3c03f02a082f96fad56ec1a">02091</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPPWM_R          (*((volatile uint32_t *)0x400FE340))</span>
<a name="l02092"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fffc25b493bcbab3231f88d16a90fc0">02092</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPQEI_R          (*((volatile uint32_t *)0x400FE344))</span>
<a name="l02093"></a><a class="code" href="tm4c123gh6pm_8h.html#ad985997e5cb02acb12e7e38179440c03">02093</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPEEPROM_R       (*((volatile uint32_t *)0x400FE358))</span>
<a name="l02094"></a><a class="code" href="tm4c123gh6pm_8h.html#aa182618d5974148d961a630e80bb9371">02094</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPWTIMER_R       (*((volatile uint32_t *)0x400FE35C))</span>
<a name="l02095"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c7ad23ebf3f3882b6a3ce68e62e8847">02095</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRWD_R           (*((volatile uint32_t *)0x400FE500))</span>
<a name="l02096"></a><a class="code" href="tm4c123gh6pm_8h.html#a53ca737120084b8a8ec062eaa719d9bb">02096</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRTIMER_R        (*((volatile uint32_t *)0x400FE504))</span>
<a name="l02097"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e6e5ed25a9ce59ace7a4b935b0002dd">02097</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRGPIO_R         (*((volatile uint32_t *)0x400FE508))</span>
<a name="l02098"></a><a class="code" href="tm4c123gh6pm_8h.html#a53e1bd02fa3772cbad1ea098b5e2c556">02098</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRDMA_R          (*((volatile uint32_t *)0x400FE50C))</span>
<a name="l02099"></a><a class="code" href="tm4c123gh6pm_8h.html#aef720fd9712b10cbf10d25f4fcdbb6aa">02099</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRHIB_R          (*((volatile uint32_t *)0x400FE514))</span>
<a name="l02100"></a><a class="code" href="tm4c123gh6pm_8h.html#ada3d547363964c8779d4da084f68e3e0">02100</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R         (*((volatile uint32_t *)0x400FE518))</span>
<a name="l02101"></a><a class="code" href="tm4c123gh6pm_8h.html#ad454a8304b0d26925b8885fa72f7f83f">02101</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRSSI_R          (*((volatile uint32_t *)0x400FE51C))</span>
<a name="l02102"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fbe8bda441b725ba824a2a2b64b9cd9">02102</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRI2C_R          (*((volatile uint32_t *)0x400FE520))</span>
<a name="l02103"></a><a class="code" href="tm4c123gh6pm_8h.html#a54275be718fdbd1188bc7c9efa7cb84b">02103</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUSB_R          (*((volatile uint32_t *)0x400FE528))</span>
<a name="l02104"></a><a class="code" href="tm4c123gh6pm_8h.html#acd9a5418880942ca2e554c67e94e4376">02104</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCAN_R          (*((volatile uint32_t *)0x400FE534))</span>
<a name="l02105"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c9ed0774cee9dfa5c950d1f9748273b">02105</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRADC_R          (*((volatile uint32_t *)0x400FE538))</span>
<a name="l02106"></a><a class="code" href="tm4c123gh6pm_8h.html#a623e1b8d0fc3fa59a974ea1aac152bfb">02106</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRACMP_R         (*((volatile uint32_t *)0x400FE53C))</span>
<a name="l02107"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b8bf223d0dcc267adad8498d479f432">02107</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRPWM_R          (*((volatile uint32_t *)0x400FE540))</span>
<a name="l02108"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0964273dc05a1b87aaf2d919d03dca6">02108</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRQEI_R          (*((volatile uint32_t *)0x400FE544))</span>
<a name="l02109"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d77b96c64f08785acac28e94bc0d014">02109</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SREEPROM_R       (*((volatile uint32_t *)0x400FE558))</span>
<a name="l02110"></a><a class="code" href="tm4c123gh6pm_8h.html#a2394d71b9771e83758f03f3984ebd25a">02110</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRWTIMER_R       (*((volatile uint32_t *)0x400FE55C))</span>
<a name="l02111"></a><a class="code" href="tm4c123gh6pm_8h.html#aacaa13e4e32ed71ec1aa8d2195e4539e">02111</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCWD_R         (*((volatile uint32_t *)0x400FE600))</span>
<a name="l02112"></a><a class="code" href="tm4c123gh6pm_8h.html#ad570e5a337adfa22438854ace3596748">02112</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R      (*((volatile uint32_t *)0x400FE604))</span>
<a name="l02113"></a><a class="code" href="tm4c123gh6pm_8h.html#a6aa1400abe132a6f85e7bb982902f457">02113</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R       (*((volatile uint32_t *)0x400FE608))</span>
<a name="l02114"></a><a class="code" href="tm4c123gh6pm_8h.html#ace36c940e43e40f699b51856f2acadf4">02114</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCDMA_R        (*((volatile uint32_t *)0x400FE60C))</span>
<a name="l02115"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5791d31a9e0953ff1b4bed4732f1c6a">02115</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCHIB_R        (*((volatile uint32_t *)0x400FE614))</span>
<a name="l02116"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ba7ce6c5be75ff206c663a817b7f522">02116</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCUART_R       (*((volatile uint32_t *)0x400FE618))</span>
<a name="l02117"></a><a class="code" href="tm4c123gh6pm_8h.html#a9423d547040fb35d731f46a812ec74f6">02117</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCSSI_R        (*((volatile uint32_t *)0x400FE61C))</span>
<a name="l02118"></a><a class="code" href="tm4c123gh6pm_8h.html#a749eb3fb41b153a2793b3b21d27af38d">02118</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R        (*((volatile uint32_t *)0x400FE620))</span>
<a name="l02119"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c3a66dc7b37dea8cf4457e9c5ace1c6">02119</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCUSB_R        (*((volatile uint32_t *)0x400FE628))</span>
<a name="l02120"></a><a class="code" href="tm4c123gh6pm_8h.html#ad495b9acddae4b96c5366b42d02dcac4">02120</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCCAN_R        (*((volatile uint32_t *)0x400FE634))</span>
<a name="l02121"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c47b96e18e738a06ffbdf91a2c94ed0">02121</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCADC_R        (*((volatile uint32_t *)0x400FE638))</span>
<a name="l02122"></a><a class="code" href="tm4c123gh6pm_8h.html#a24ee7f03ccad0bbc1afc088723508a79">02122</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCACMP_R       (*((volatile uint32_t *)0x400FE63C))</span>
<a name="l02123"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a789572aa648725561a19e019140f3d">02123</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCPWM_R        (*((volatile uint32_t *)0x400FE640))</span>
<a name="l02124"></a><a class="code" href="tm4c123gh6pm_8h.html#afb13c888807bfe5251ac8fb925d0de64">02124</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCQEI_R        (*((volatile uint32_t *)0x400FE644))</span>
<a name="l02125"></a><a class="code" href="tm4c123gh6pm_8h.html#a482e0f8a2550a94a060ee26c41320551">02125</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCEEPROM_R     (*((volatile uint32_t *)0x400FE658))</span>
<a name="l02126"></a><a class="code" href="tm4c123gh6pm_8h.html#a54638fe13dde2af7f26b94bdf1ff3919">02126</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGCWTIMER_R     (*((volatile uint32_t *)0x400FE65C))</span>
<a name="l02127"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ff41f9ff935b8dda2cea682a223b16c">02127</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCWD_R         (*((volatile uint32_t *)0x400FE700))</span>
<a name="l02128"></a><a class="code" href="tm4c123gh6pm_8h.html#adfc7eb94014a7cc0e99e3f28b03346cd">02128</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_R      (*((volatile uint32_t *)0x400FE704))</span>
<a name="l02129"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a45de9bd0e891b233d085b162589cb5">02129</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_R       (*((volatile uint32_t *)0x400FE708))</span>
<a name="l02130"></a><a class="code" href="tm4c123gh6pm_8h.html#a706ab2aae5d26539b5f2ae5325cfb486">02130</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCDMA_R        (*((volatile uint32_t *)0x400FE70C))</span>
<a name="l02131"></a><a class="code" href="tm4c123gh6pm_8h.html#a63a2dd155c4ba64adef45adcc2591da5">02131</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCHIB_R        (*((volatile uint32_t *)0x400FE714))</span>
<a name="l02132"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5b5862869d1e3b91a2ec96da17f125f">02132</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCUART_R       (*((volatile uint32_t *)0x400FE718))</span>
<a name="l02133"></a><a class="code" href="tm4c123gh6pm_8h.html#a505b24caf4ffa535c29d96492e4b7609">02133</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCSSI_R        (*((volatile uint32_t *)0x400FE71C))</span>
<a name="l02134"></a><a class="code" href="tm4c123gh6pm_8h.html#af27b8e297722a08ad84aa0decdf8f3b8">02134</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCI2C_R        (*((volatile uint32_t *)0x400FE720))</span>
<a name="l02135"></a><a class="code" href="tm4c123gh6pm_8h.html#a949454dca4849ec13f7e7f68f018b8c0">02135</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCUSB_R        (*((volatile uint32_t *)0x400FE728))</span>
<a name="l02136"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4a0c683ef2eb88ad82df8aade458d90">02136</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCCAN_R        (*((volatile uint32_t *)0x400FE734))</span>
<a name="l02137"></a><a class="code" href="tm4c123gh6pm_8h.html#a2024147da722620bbf1cbe02cda5f3ef">02137</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCADC_R        (*((volatile uint32_t *)0x400FE738))</span>
<a name="l02138"></a><a class="code" href="tm4c123gh6pm_8h.html#a17e4e2386f064bde368d8cc40bc3a2bb">02138</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCACMP_R       (*((volatile uint32_t *)0x400FE73C))</span>
<a name="l02139"></a><a class="code" href="tm4c123gh6pm_8h.html#a42be2bddc71759c22454558542b5ec02">02139</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCPWM_R        (*((volatile uint32_t *)0x400FE740))</span>
<a name="l02140"></a><a class="code" href="tm4c123gh6pm_8h.html#aff995653d4de9478f2e902bcb856bba2">02140</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCQEI_R        (*((volatile uint32_t *)0x400FE744))</span>
<a name="l02141"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7c162340c8274056a3857a2afa1241f">02141</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCEEPROM_R     (*((volatile uint32_t *)0x400FE758))</span>
<a name="l02142"></a><a class="code" href="tm4c123gh6pm_8h.html#a60f1ec012b81164830fab3c12a0699af">02142</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGCWTIMER_R     (*((volatile uint32_t *)0x400FE75C))</span>
<a name="l02143"></a><a class="code" href="tm4c123gh6pm_8h.html#a85725233b219a6382e2cbd33309a5cbc">02143</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCWD_R         (*((volatile uint32_t *)0x400FE800))</span>
<a name="l02144"></a><a class="code" href="tm4c123gh6pm_8h.html#a4032f895e63092ff7d63eb23176597f4">02144</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_R      (*((volatile uint32_t *)0x400FE804))</span>
<a name="l02145"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9ca369cc261c8a9c7d5a3b40a575027">02145</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_R       (*((volatile uint32_t *)0x400FE808))</span>
<a name="l02146"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2b32f414b2574c50e6ff0218f22179d">02146</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCDMA_R        (*((volatile uint32_t *)0x400FE80C))</span>
<a name="l02147"></a><a class="code" href="tm4c123gh6pm_8h.html#afba07b923eea78e4bdf5cf167a22bdf7">02147</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCHIB_R        (*((volatile uint32_t *)0x400FE814))</span>
<a name="l02148"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d7e0cca8dc9dc8f745c441e38d077e4">02148</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCUART_R       (*((volatile uint32_t *)0x400FE818))</span>
<a name="l02149"></a><a class="code" href="tm4c123gh6pm_8h.html#aa26db1932076dc91a1a4e921db55ab31">02149</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCSSI_R        (*((volatile uint32_t *)0x400FE81C))</span>
<a name="l02150"></a><a class="code" href="tm4c123gh6pm_8h.html#aebd593ce9b1684919e799b2c5c9da374">02150</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCI2C_R        (*((volatile uint32_t *)0x400FE820))</span>
<a name="l02151"></a><a class="code" href="tm4c123gh6pm_8h.html#ae70aac345434bc3f3a5f19a48f901e5f">02151</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCUSB_R        (*((volatile uint32_t *)0x400FE828))</span>
<a name="l02152"></a><a class="code" href="tm4c123gh6pm_8h.html#ace6b310838b4e3c25f2cf9af70249abd">02152</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCCAN_R        (*((volatile uint32_t *)0x400FE834))</span>
<a name="l02153"></a><a class="code" href="tm4c123gh6pm_8h.html#acfd47d630c2406b40a9178259cc856db">02153</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCADC_R        (*((volatile uint32_t *)0x400FE838))</span>
<a name="l02154"></a><a class="code" href="tm4c123gh6pm_8h.html#ac838b9eceaf7f9b49a7cb3035a80e95d">02154</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCACMP_R       (*((volatile uint32_t *)0x400FE83C))</span>
<a name="l02155"></a><a class="code" href="tm4c123gh6pm_8h.html#a8509166e35faaa8207720bdd6786fee4">02155</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCPWM_R        (*((volatile uint32_t *)0x400FE840))</span>
<a name="l02156"></a><a class="code" href="tm4c123gh6pm_8h.html#aa28396cc9bf64fa91bf8e23e86ca0993">02156</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCQEI_R        (*((volatile uint32_t *)0x400FE844))</span>
<a name="l02157"></a><a class="code" href="tm4c123gh6pm_8h.html#a41684052d988e150fcbfaad5b44285ac">02157</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCEEPROM_R     (*((volatile uint32_t *)0x400FE858))</span>
<a name="l02158"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a39bec6608f3095e1aed8dd8b3bdfdb">02158</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGCWTIMER_R     (*((volatile uint32_t *)0x400FE85C))</span>
<a name="l02159"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e9de505c52f79139f36ac7b8ae5cd7b">02159</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRWD_R           (*((volatile uint32_t *)0x400FEA00))</span>
<a name="l02160"></a><a class="code" href="tm4c123gh6pm_8h.html#ad33d7cea8dfa9e200036490dbe1d9054">02160</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRTIMER_R        (*((volatile uint32_t *)0x400FEA04))</span>
<a name="l02161"></a><a class="code" href="tm4c123gh6pm_8h.html#af7c19d8cfd398550f946f03480ad5824">02161</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRGPIO_R         (*((volatile uint32_t *)0x400FEA08))</span>
<a name="l02162"></a><a class="code" href="tm4c123gh6pm_8h.html#a83e162d0b575e78f0624384775264762">02162</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRDMA_R          (*((volatile uint32_t *)0x400FEA0C))</span>
<a name="l02163"></a><a class="code" href="tm4c123gh6pm_8h.html#ac24b068da451424a0cbf83c6fd9727f6">02163</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRHIB_R          (*((volatile uint32_t *)0x400FEA14))</span>
<a name="l02164"></a><a class="code" href="tm4c123gh6pm_8h.html#acbc16a245012f5d94ad0696bc4e9207f">02164</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R         (*((volatile uint32_t *)0x400FEA18))</span>
<a name="l02165"></a><a class="code" href="tm4c123gh6pm_8h.html#a3978f8830db2c8f529446ca38f3db434">02165</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRSSI_R          (*((volatile uint32_t *)0x400FEA1C))</span>
<a name="l02166"></a><a class="code" href="tm4c123gh6pm_8h.html#ae194256bf979770ab86dceeae75b148f">02166</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRI2C_R          (*((volatile uint32_t *)0x400FEA20))</span>
<a name="l02167"></a><a class="code" href="tm4c123gh6pm_8h.html#a327ad2350e75d930c33ca2f6791cc6d9">02167</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUSB_R          (*((volatile uint32_t *)0x400FEA28))</span>
<a name="l02168"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c931472bbaf7e5676091d6372b8e87b">02168</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRCAN_R          (*((volatile uint32_t *)0x400FEA34))</span>
<a name="l02169"></a><a class="code" href="tm4c123gh6pm_8h.html#a8dbd788412218fb5306d60e23add7c65">02169</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRADC_R          (*((volatile uint32_t *)0x400FEA38))</span>
<a name="l02170"></a><a class="code" href="tm4c123gh6pm_8h.html#a969ea211e409662ed48e2b9753e9f187">02170</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRACMP_R         (*((volatile uint32_t *)0x400FEA3C))</span>
<a name="l02171"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5b9e2022c5f36a349c2e5442c3ab32b">02171</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRPWM_R          (*((volatile uint32_t *)0x400FEA40))</span>
<a name="l02172"></a><a class="code" href="tm4c123gh6pm_8h.html#a1beede4670de75fc53a319ff36016fbd">02172</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRQEI_R          (*((volatile uint32_t *)0x400FEA44))</span>
<a name="l02173"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f1d2b2766930f334ea1e80c6e2451df">02173</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PREEPROM_R       (*((volatile uint32_t *)0x400FEA58))</span>
<a name="l02174"></a><a class="code" href="tm4c123gh6pm_8h.html#af7ffce20aae0c4feafa13803b8eedfb4">02174</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRWTIMER_R       (*((volatile uint32_t *)0x400FEA5C))</span>
<a name="l02175"></a>02175 <span class="preprocessor"></span>
<a name="l02176"></a>02176 <span class="comment">//*****************************************************************************</span>
<a name="l02177"></a>02177 <span class="comment">//</span>
<a name="l02178"></a>02178 <span class="comment">// Micro Direct Memory Access registers (UDMA)</span>
<a name="l02179"></a>02179 <span class="comment">//</span>
<a name="l02180"></a>02180 <span class="comment">//*****************************************************************************</span>
<a name="l02181"></a><a class="code" href="tm4c123gh6pm_8h.html#afe1b0678bbc39b56106833ab342ec2e0">02181</a> <span class="preprocessor">#define UDMA_STAT_R             (*((volatile uint32_t *)0x400FF000))</span>
<a name="l02182"></a><a class="code" href="tm4c123gh6pm_8h.html#a7927ef7b42bed10fa45b32fd68e283ab">02182</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CFG_R              (*((volatile uint32_t *)0x400FF004))</span>
<a name="l02183"></a><a class="code" href="tm4c123gh6pm_8h.html#a535637774fd274ee8c97b15a8b5b01e3">02183</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CTLBASE_R          (*((volatile uint32_t *)0x400FF008))</span>
<a name="l02184"></a><a class="code" href="tm4c123gh6pm_8h.html#a85aeb0891d0d6adf194c45a19970ac6a">02184</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_ALTBASE_R          (*((volatile uint32_t *)0x400FF00C))</span>
<a name="l02185"></a><a class="code" href="tm4c123gh6pm_8h.html#a76d4b2dca55675a06ceffc83d8ed7f13">02185</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_WAITSTAT_R         (*((volatile uint32_t *)0x400FF010))</span>
<a name="l02186"></a><a class="code" href="tm4c123gh6pm_8h.html#a771a177abde26e3dd0687e1efd9d526b">02186</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_SWREQ_R            (*((volatile uint32_t *)0x400FF014))</span>
<a name="l02187"></a><a class="code" href="tm4c123gh6pm_8h.html#a4180c3cdb88e65a7329ebe408c06b78d">02187</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_USEBURSTSET_R      (*((volatile uint32_t *)0x400FF018))</span>
<a name="l02188"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9a3e0f4a07ffd4876c9d1e548310ae6">02188</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_USEBURSTCLR_R      (*((volatile uint32_t *)0x400FF01C))</span>
<a name="l02189"></a><a class="code" href="tm4c123gh6pm_8h.html#aee2bf57ffb582113faf4527ac542dfa0">02189</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_REQMASKSET_R       (*((volatile uint32_t *)0x400FF020))</span>
<a name="l02190"></a><a class="code" href="tm4c123gh6pm_8h.html#a93bcc89ee1a6875af8027480c13f1019">02190</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_REQMASKCLR_R       (*((volatile uint32_t *)0x400FF024))</span>
<a name="l02191"></a><a class="code" href="tm4c123gh6pm_8h.html#a13320ee52ce818091ca56c945afb9114">02191</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_ENASET_R           (*((volatile uint32_t *)0x400FF028))</span>
<a name="l02192"></a><a class="code" href="tm4c123gh6pm_8h.html#a856b3df8853937cbd0dfdcdbe2678073">02192</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_ENACLR_R           (*((volatile uint32_t *)0x400FF02C))</span>
<a name="l02193"></a><a class="code" href="tm4c123gh6pm_8h.html#a05fd3dc9db27ef5b9cf2b19c486cc538">02193</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_ALTSET_R           (*((volatile uint32_t *)0x400FF030))</span>
<a name="l02194"></a><a class="code" href="tm4c123gh6pm_8h.html#af50362d141eb39be6e8ce94b22834e4a">02194</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_ALTCLR_R           (*((volatile uint32_t *)0x400FF034))</span>
<a name="l02195"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b06cf2518f22e97e45b2e1b281153ab">02195</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_PRIOSET_R          (*((volatile uint32_t *)0x400FF038))</span>
<a name="l02196"></a><a class="code" href="tm4c123gh6pm_8h.html#a98b8468a48bb04b56effeaeba3250de6">02196</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_PRIOCLR_R          (*((volatile uint32_t *)0x400FF03C))</span>
<a name="l02197"></a><a class="code" href="tm4c123gh6pm_8h.html#a835936987afd3afc0425c83fed0f603f">02197</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_ERRCLR_R           (*((volatile uint32_t *)0x400FF04C))</span>
<a name="l02198"></a><a class="code" href="tm4c123gh6pm_8h.html#a234602af4b3b1724b628152bf492474b">02198</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHASGN_R           (*((volatile uint32_t *)0x400FF500))</span>
<a name="l02199"></a><a class="code" href="tm4c123gh6pm_8h.html#a50f45f3c3e267da37f7e647c571c8163">02199</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHIS_R             (*((volatile uint32_t *)0x400FF504))</span>
<a name="l02200"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f97d7cfc3eb43a2da6a97f1690622a7">02200</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_R           (*((volatile uint32_t *)0x400FF510))</span>
<a name="l02201"></a><a class="code" href="tm4c123gh6pm_8h.html#ab70fe7acdc780b04332c1179b343bb89">02201</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_R           (*((volatile uint32_t *)0x400FF514))</span>
<a name="l02202"></a><a class="code" href="tm4c123gh6pm_8h.html#a2531950199c017275822c02be56888d1">02202</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_R           (*((volatile uint32_t *)0x400FF518))</span>
<a name="l02203"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d428894a5e5c7fedafa2e1aa264499a">02203</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_R           (*((volatile uint32_t *)0x400FF51C))</span>
<a name="l02204"></a>02204 <span class="preprocessor"></span>
<a name="l02205"></a>02205 <span class="comment">//*****************************************************************************</span>
<a name="l02206"></a>02206 <span class="comment">//</span>
<a name="l02207"></a>02207 <span class="comment">// Micro Direct Memory Access (uDMA) offsets (UDMA)</span>
<a name="l02208"></a>02208 <span class="comment">//</span>
<a name="l02209"></a>02209 <span class="comment">//*****************************************************************************</span>
<a name="l02210"></a><a class="code" href="tm4c123gh6pm_8h.html#aa606cdf39e397d30d7d0d54b0f981966">02210</a> <span class="preprocessor">#define UDMA_SRCENDP            0x00000000  // DMA Channel Source Address End</span>
<a name="l02211"></a>02211 <span class="preprocessor"></span>                                            <span class="comment">// Pointer</span>
<a name="l02212"></a><a class="code" href="tm4c123gh6pm_8h.html#a62f9c3b98ff9eaa9ca6a3f50e19d928d">02212</a> <span class="preprocessor">#define UDMA_DSTENDP            0x00000004  // DMA Channel Destination Address</span>
<a name="l02213"></a>02213 <span class="preprocessor"></span>                                            <span class="comment">// End Pointer</span>
<a name="l02214"></a><a class="code" href="tm4c123gh6pm_8h.html#af753e4018af59c9e3206ab05acd61684">02214</a> <span class="preprocessor">#define UDMA_CHCTL              0x00000008  // DMA Channel Control Word</span>
<a name="l02215"></a>02215 <span class="preprocessor"></span>
<a name="l02216"></a>02216 <span class="comment">//*****************************************************************************</span>
<a name="l02217"></a>02217 <span class="comment">//</span>
<a name="l02218"></a>02218 <span class="comment">// NVIC registers (NVIC)</span>
<a name="l02219"></a>02219 <span class="comment">//</span>
<a name="l02220"></a>02220 <span class="comment">//*****************************************************************************</span>
<a name="l02221"></a><a class="code" href="tm4c123gh6pm_8h.html#a14491fc0e3977af3f5c71ec8c4975f33">02221</a> <span class="preprocessor">#define NVIC_ACTLR_R            (*((volatile uint32_t *)0xE000E008))</span>
<a name="l02222"></a><a class="code" href="tm4c123gh6pm_8h.html#adcfc8530f81c2ebea5d6b229ba4f9d3f">02222</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_R          (*((volatile uint32_t *)0xE000E010))</span>
<a name="l02223"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c404f068f1ba79d68c7cc4302112da3">02223</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_RELOAD_R        (*((volatile uint32_t *)0xE000E014))</span>
<a name="l02224"></a><a class="code" href="tm4c123gh6pm_8h.html#a83b8a7cd422c2dde3c671c9255216cff">02224</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT_R       (*((volatile uint32_t *)0xE000E018))</span>
<a name="l02225"></a><a class="code" href="tm4c123gh6pm_8h.html#a116f514784f648ad8b4634731406bd4c">02225</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0_R              (*((volatile uint32_t *)0xE000E100))</span>
<a name="l02226"></a><a class="code" href="tm4c123gh6pm_8h.html#a2579967f4c45e4eaca0f61838ee3687b">02226</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1_R              (*((volatile uint32_t *)0xE000E104))</span>
<a name="l02227"></a><a class="code" href="tm4c123gh6pm_8h.html#a458a44512bb34e55d3bde5b614e5ef6b">02227</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN2_R              (*((volatile uint32_t *)0xE000E108))</span>
<a name="l02228"></a><a class="code" href="tm4c123gh6pm_8h.html#ad92a7b268415c4b67da7a967eb7f3e57">02228</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN3_R              (*((volatile uint32_t *)0xE000E10C))</span>
<a name="l02229"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4d0c725b01a377f9b888b67a2acb712">02229</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN4_R              (*((volatile uint32_t *)0xE000E110))</span>
<a name="l02230"></a><a class="code" href="tm4c123gh6pm_8h.html#a565459a50e1b07fa61a0d5efc4529abc">02230</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0_R             (*((volatile uint32_t *)0xE000E180))</span>
<a name="l02231"></a><a class="code" href="tm4c123gh6pm_8h.html#a4eccb4f2da75d2355453ade9684150fd">02231</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1_R             (*((volatile uint32_t *)0xE000E184))</span>
<a name="l02232"></a><a class="code" href="tm4c123gh6pm_8h.html#adbc8b170a2514b27f2785ff5e452c60b">02232</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS2_R             (*((volatile uint32_t *)0xE000E188))</span>
<a name="l02233"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b4831fb528d256c9ec6c2af74111a89">02233</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS3_R             (*((volatile uint32_t *)0xE000E18C))</span>
<a name="l02234"></a><a class="code" href="tm4c123gh6pm_8h.html#a212f7f24353edf676ef4d06ab94df6bd">02234</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS4_R             (*((volatile uint32_t *)0xE000E190))</span>
<a name="l02235"></a><a class="code" href="tm4c123gh6pm_8h.html#a7711d5eb6659a97130369dff33889c43">02235</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0_R            (*((volatile uint32_t *)0xE000E200))</span>
<a name="l02236"></a><a class="code" href="tm4c123gh6pm_8h.html#ab13c10a2635ca85257e0e6441a395713">02236</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1_R            (*((volatile uint32_t *)0xE000E204))</span>
<a name="l02237"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f050c73479d657950996b4541c43498">02237</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND2_R            (*((volatile uint32_t *)0xE000E208))</span>
<a name="l02238"></a><a class="code" href="tm4c123gh6pm_8h.html#a681037daca11f479516347b4163ac555">02238</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND3_R            (*((volatile uint32_t *)0xE000E20C))</span>
<a name="l02239"></a><a class="code" href="tm4c123gh6pm_8h.html#ae98f66ec3a9fe454ad12008112de3062">02239</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND4_R            (*((volatile uint32_t *)0xE000E210))</span>
<a name="l02240"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d2ee6c9fdba7ec41d4ed852a071d38f">02240</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0_R          (*((volatile uint32_t *)0xE000E280))</span>
<a name="l02241"></a><a class="code" href="tm4c123gh6pm_8h.html#ab69cb7cc34e51b4759b573ddde3a7ff5">02241</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1_R          (*((volatile uint32_t *)0xE000E284))</span>
<a name="l02242"></a><a class="code" href="tm4c123gh6pm_8h.html#abb188c6c4b133cee9f55821c80a339fb">02242</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND2_R          (*((volatile uint32_t *)0xE000E288))</span>
<a name="l02243"></a><a class="code" href="tm4c123gh6pm_8h.html#a528c9ee65313e507835251b4d3c49246">02243</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND3_R          (*((volatile uint32_t *)0xE000E28C))</span>
<a name="l02244"></a><a class="code" href="tm4c123gh6pm_8h.html#adbfac412774843f2b17303969a55811d">02244</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND4_R          (*((volatile uint32_t *)0xE000E290))</span>
<a name="l02245"></a><a class="code" href="tm4c123gh6pm_8h.html#af7e01a7a50d12d2cc5aa8ec837b4f3ec">02245</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0_R          (*((volatile uint32_t *)0xE000E300))</span>
<a name="l02246"></a><a class="code" href="tm4c123gh6pm_8h.html#a08d936e0f61f3ae051b69596ffe44bb9">02246</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1_R          (*((volatile uint32_t *)0xE000E304))</span>
<a name="l02247"></a><a class="code" href="tm4c123gh6pm_8h.html#a9dd643aae990d9a80963493ff77702e9">02247</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE2_R          (*((volatile uint32_t *)0xE000E308))</span>
<a name="l02248"></a><a class="code" href="tm4c123gh6pm_8h.html#af0f1fc1d1fe62b3c7fe88c4602b908fd">02248</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE3_R          (*((volatile uint32_t *)0xE000E30C))</span>
<a name="l02249"></a><a class="code" href="tm4c123gh6pm_8h.html#a648cc5365a37054ac2bf3566584302e6">02249</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE4_R          (*((volatile uint32_t *)0xE000E310))</span>
<a name="l02250"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ee6cb33bdf24be635b0b2715b3adb42">02250</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_R             (*((volatile uint32_t *)0xE000E400))</span>
<a name="l02251"></a><a class="code" href="tm4c123gh6pm_8h.html#afe220c4ac6d767bea3964cd7a1c82b1b">02251</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_R             (*((volatile uint32_t *)0xE000E404))</span>
<a name="l02252"></a><a class="code" href="tm4c123gh6pm_8h.html#ad87fe7431448b6cc63171d6bf15f9708">02252</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_R             (*((volatile uint32_t *)0xE000E408))</span>
<a name="l02253"></a><a class="code" href="tm4c123gh6pm_8h.html#a614f72de957a18270cc3f289886a6c5f">02253</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_R             (*((volatile uint32_t *)0xE000E40C))</span>
<a name="l02254"></a><a class="code" href="tm4c123gh6pm_8h.html#a97c926754314606ed21e81bd95eb4853">02254</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_R             (*((volatile uint32_t *)0xE000E410))</span>
<a name="l02255"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e68aaff24b391826c3aae499ad363f5">02255</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_R             (*((volatile uint32_t *)0xE000E414))</span>
<a name="l02256"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3cba9d7384d0e5b3e7cfc346167124b">02256</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_R             (*((volatile uint32_t *)0xE000E418))</span>
<a name="l02257"></a><a class="code" href="tm4c123gh6pm_8h.html#a99518c2f441b268bdd8a951931e749a9">02257</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_R             (*((volatile uint32_t *)0xE000E41C))</span>
<a name="l02258"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f1ca0fd10e309091183f43fd7d58ed1">02258</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_R             (*((volatile uint32_t *)0xE000E420))</span>
<a name="l02259"></a><a class="code" href="tm4c123gh6pm_8h.html#a192eee7be5b14e989c832d78a15ca378">02259</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_R             (*((volatile uint32_t *)0xE000E424))</span>
<a name="l02260"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cb9b63bd02c7d6831fa31381358ec1d">02260</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_R            (*((volatile uint32_t *)0xE000E428))</span>
<a name="l02261"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2d795f3df280089495eadb7d7da588d">02261</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_R            (*((volatile uint32_t *)0xE000E42C))</span>
<a name="l02262"></a><a class="code" href="tm4c123gh6pm_8h.html#abb903cfd92c4aa584137fb2f9eca9fcb">02262</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_R            (*((volatile uint32_t *)0xE000E430))</span>
<a name="l02263"></a><a class="code" href="tm4c123gh6pm_8h.html#ad32032dadc804a97dc1f3a0b2a4e090a">02263</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_R            (*((volatile uint32_t *)0xE000E434))</span>
<a name="l02264"></a><a class="code" href="tm4c123gh6pm_8h.html#abaed9eabcab53fbb990e83f2ff3700f2">02264</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_R            (*((volatile uint32_t *)0xE000E438))</span>
<a name="l02265"></a><a class="code" href="tm4c123gh6pm_8h.html#afc8effc430f19eb58c450c9a38c66445">02265</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_R            (*((volatile uint32_t *)0xE000E43C))</span>
<a name="l02266"></a><a class="code" href="tm4c123gh6pm_8h.html#a8617599759faf97901cec7d963958bdb">02266</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_R            (*((volatile uint32_t *)0xE000E440))</span>
<a name="l02267"></a><a class="code" href="tm4c123gh6pm_8h.html#aead4db234a48df2c992cd5fc9baf2c00">02267</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_R            (*((volatile uint32_t *)0xE000E444))</span>
<a name="l02268"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0b136a916af82027c2d45922154b49b">02268</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_R            (*((volatile uint32_t *)0xE000E448))</span>
<a name="l02269"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d436a450a2f0970aada1e8c0aef37dd">02269</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_R            (*((volatile uint32_t *)0xE000E44C))</span>
<a name="l02270"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ca8ad4ef8ebb7f86effc2fec3899662">02270</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_R            (*((volatile uint32_t *)0xE000E450))</span>
<a name="l02271"></a><a class="code" href="tm4c123gh6pm_8h.html#a6255ea624977787a5faddd0634d47344">02271</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_R            (*((volatile uint32_t *)0xE000E454))</span>
<a name="l02272"></a><a class="code" href="tm4c123gh6pm_8h.html#a56f866437cc63a2216b010bc2131de3f">02272</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_R            (*((volatile uint32_t *)0xE000E458))</span>
<a name="l02273"></a><a class="code" href="tm4c123gh6pm_8h.html#aabd494804129745101e6bb27d646c6a7">02273</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_R            (*((volatile uint32_t *)0xE000E45C))</span>
<a name="l02274"></a><a class="code" href="tm4c123gh6pm_8h.html#a764e0d78afd7f9051d0eb2950cec41cd">02274</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_R            (*((volatile uint32_t *)0xE000E460))</span>
<a name="l02275"></a><a class="code" href="tm4c123gh6pm_8h.html#a44ebba9fd78db317445be1991f8027d8">02275</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_R            (*((volatile uint32_t *)0xE000E464))</span>
<a name="l02276"></a><a class="code" href="tm4c123gh6pm_8h.html#adaf1a4e81fb4daada3c33a6a5dcf72bc">02276</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_R            (*((volatile uint32_t *)0xE000E468))</span>
<a name="l02277"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d9d4ea5f229d57759c54f8517045092">02277</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_R            (*((volatile uint32_t *)0xE000E46C))</span>
<a name="l02278"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ae82090cb85facf8a7d72e0fc0403b0">02278</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_R            (*((volatile uint32_t *)0xE000E470))</span>
<a name="l02279"></a><a class="code" href="tm4c123gh6pm_8h.html#a11a54ef302801a324047cc2cd68699a8">02279</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_R            (*((volatile uint32_t *)0xE000E474))</span>
<a name="l02280"></a><a class="code" href="tm4c123gh6pm_8h.html#a71d95c288f53958d58da62e89b263290">02280</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_R            (*((volatile uint32_t *)0xE000E478))</span>
<a name="l02281"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ecb5aab45b5800378cd276125e86be9">02281</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_R            (*((volatile uint32_t *)0xE000E47C))</span>
<a name="l02282"></a><a class="code" href="tm4c123gh6pm_8h.html#afbd547cc8e1e744482a27da9f32217ec">02282</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_R            (*((volatile uint32_t *)0xE000E480))</span>
<a name="l02283"></a><a class="code" href="tm4c123gh6pm_8h.html#ac502555c3d200da4f8deee25ea5b0d7c">02283</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_R            (*((volatile uint32_t *)0xE000E484))</span>
<a name="l02284"></a><a class="code" href="tm4c123gh6pm_8h.html#a96dc3ee313f5a7c2ca8d92106fae0669">02284</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_R            (*((volatile uint32_t *)0xE000E488))</span>
<a name="l02285"></a><a class="code" href="tm4c123gh6pm_8h.html#aa06ab34b7159486977ac5a0180cd0730">02285</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_R            (*((volatile uint32_t *)0xE000ED00))</span>
<a name="l02286"></a><a class="code" href="tm4c123gh6pm_8h.html#a2abbb6599c6c0a35d4c38de4e60dbf86">02286</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_R         (*((volatile uint32_t *)0xE000ED04))</span>
<a name="l02287"></a><a class="code" href="tm4c123gh6pm_8h.html#a32315c8fcc675d189d48a2b2f5097606">02287</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE_R           (*((volatile uint32_t *)0xE000ED08))</span>
<a name="l02288"></a><a class="code" href="tm4c123gh6pm_8h.html#a323015b27500fbe8b2c6537e92e03bc7">02288</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_R            (*((volatile uint32_t *)0xE000ED0C))</span>
<a name="l02289"></a><a class="code" href="tm4c123gh6pm_8h.html#a92d69b1ac59011ad6af11cc5f659be07">02289</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_R         (*((volatile uint32_t *)0xE000ED10))</span>
<a name="l02290"></a><a class="code" href="tm4c123gh6pm_8h.html#a40c16190c71b807700d9b7c092fe4aba">02290</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_R         (*((volatile uint32_t *)0xE000ED14))</span>
<a name="l02291"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf32ad7592a5695ee47b5f66da40cdb0">02291</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_R         (*((volatile uint32_t *)0xE000ED18))</span>
<a name="l02292"></a><a class="code" href="tm4c123gh6pm_8h.html#ad47651752c852aa71770b45f9f74927f">02292</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2_R         (*((volatile uint32_t *)0xE000ED1C))</span>
<a name="l02293"></a><a class="code" href="tm4c123gh6pm_8h.html#ae124bbab8a26211271fe4116d9d33a63">02293</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_R         (*((volatile uint32_t *)0xE000ED20))</span>
<a name="l02294"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b09bb2869fbbf59d3efc31d1d284a45">02294</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_R     (*((volatile uint32_t *)0xE000ED24))</span>
<a name="l02295"></a><a class="code" href="tm4c123gh6pm_8h.html#afec383a5915fb7027a3e71c1211fe924">02295</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_R       (*((volatile uint32_t *)0xE000ED28))</span>
<a name="l02296"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d205e9765910e214676d9a3846fd0a3">02296</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_R      (*((volatile uint32_t *)0xE000ED2C))</span>
<a name="l02297"></a><a class="code" href="tm4c123gh6pm_8h.html#a55ea2221c24a95e1bfd30aaff6b6f59a">02297</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_R       (*((volatile uint32_t *)0xE000ED30))</span>
<a name="l02298"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ca3c70013431cd29e51996da147c4f7">02298</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR_R          (*((volatile uint32_t *)0xE000ED34))</span>
<a name="l02299"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1298974d3465a118437a4617e3de494">02299</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR_R       (*((volatile uint32_t *)0xE000ED38))</span>
<a name="l02300"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a4f1dc3587eac25feca1de886edf811">02300</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_R             (*((volatile uint32_t *)0xE000ED88))</span>
<a name="l02301"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ea67ae834a2a91ec8595041aa36b9d0">02301</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_R         (*((volatile uint32_t *)0xE000ED90))</span>
<a name="l02302"></a><a class="code" href="tm4c123gh6pm_8h.html#a1672ded993e802f265bbd273be751a98">02302</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_R         (*((volatile uint32_t *)0xE000ED94))</span>
<a name="l02303"></a><a class="code" href="tm4c123gh6pm_8h.html#ab16313b1297dea678d11893e79a6a82e">02303</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER_R       (*((volatile uint32_t *)0xE000ED98))</span>
<a name="l02304"></a><a class="code" href="tm4c123gh6pm_8h.html#ac11a10801ed8abefd8180dd0a7d04a12">02304</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_R         (*((volatile uint32_t *)0xE000ED9C))</span>
<a name="l02305"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a38c9a7382764e138de20dd18c4ee6d">02305</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_R         (*((volatile uint32_t *)0xE000EDA0))</span>
<a name="l02306"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c7c8b081cd4f7cec41d18ab02281c8c">02306</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_R        (*((volatile uint32_t *)0xE000EDA4))</span>
<a name="l02307"></a><a class="code" href="tm4c123gh6pm_8h.html#a94a984a185fa0eac70967f5d346cb9d9">02307</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_R        (*((volatile uint32_t *)0xE000EDA8))</span>
<a name="l02308"></a><a class="code" href="tm4c123gh6pm_8h.html#aec0ffda3b9dc4ec184e55f7e5ac357a0">02308</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_R        (*((volatile uint32_t *)0xE000EDAC))</span>
<a name="l02309"></a><a class="code" href="tm4c123gh6pm_8h.html#ae57ef0f634ee66ec997f86a18df1e50d">02309</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_R        (*((volatile uint32_t *)0xE000EDB0))</span>
<a name="l02310"></a><a class="code" href="tm4c123gh6pm_8h.html#a520f7b9d031f128adbd3c36a6c3a983c">02310</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_R        (*((volatile uint32_t *)0xE000EDB4))</span>
<a name="l02311"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bb4522b3c3ef6b28327a3d193a1806d">02311</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_R        (*((volatile uint32_t *)0xE000EDB8))</span>
<a name="l02312"></a><a class="code" href="tm4c123gh6pm_8h.html#acdec05109960efb78c2fc719b78e69ad">02312</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_R         (*((volatile uint32_t *)0xE000EDF0))</span>
<a name="l02313"></a><a class="code" href="tm4c123gh6pm_8h.html#ad68812bb672ef5e5cf4accec80ccab32">02313</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_R         (*((volatile uint32_t *)0xE000EDF4))</span>
<a name="l02314"></a><a class="code" href="tm4c123gh6pm_8h.html#a56bb836adfd737f7d2d4028e3fdc8f1d">02314</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA_R         (*((volatile uint32_t *)0xE000EDF8))</span>
<a name="l02315"></a><a class="code" href="tm4c123gh6pm_8h.html#a7853f9a2c22f2b6ce5d70b14f3d69630">02315</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_R          (*((volatile uint32_t *)0xE000EDFC))</span>
<a name="l02316"></a><a class="code" href="tm4c123gh6pm_8h.html#ab726e13ec19610f5252f69d8596df1ee">02316</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG_R          (*((volatile uint32_t *)0xE000EF00))</span>
<a name="l02317"></a><a class="code" href="tm4c123gh6pm_8h.html#a004f6f27f984a4076b144868cd0cfe68">02317</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_R             (*((volatile uint32_t *)0xE000EF34))</span>
<a name="l02318"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3bb32ef76666cd77c103e320a21b0bc">02318</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCA_R             (*((volatile uint32_t *)0xE000EF38))</span>
<a name="l02319"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a3d0a8b807b93faea485b1053fd18e2">02319</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_R            (*((volatile uint32_t *)0xE000EF3C))</span>
<a name="l02320"></a>02320 <span class="preprocessor"></span>
<a name="l02321"></a>02321 <span class="comment">//*****************************************************************************</span>
<a name="l02322"></a>02322 <span class="comment">//</span>
<a name="l02323"></a>02323 <span class="comment">// The following are defines for the bit fields in the WDT_O_LOAD register.</span>
<a name="l02324"></a>02324 <span class="comment">//</span>
<a name="l02325"></a>02325 <span class="comment">//*****************************************************************************</span>
<a name="l02326"></a><a class="code" href="tm4c123gh6pm_8h.html#a36870327cbc00023c449b77376ad9147">02326</a> <span class="preprocessor">#define WDT_LOAD_M              0xFFFFFFFF  // Watchdog Load Value</span>
<a name="l02327"></a><a class="code" href="tm4c123gh6pm_8h.html#a494bf9e725101b13c43ee610cb8e0def">02327</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_LOAD_S              0</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span>
<a name="l02329"></a>02329 <span class="comment">//*****************************************************************************</span>
<a name="l02330"></a>02330 <span class="comment">//</span>
<a name="l02331"></a>02331 <span class="comment">// The following are defines for the bit fields in the WDT_O_VALUE register.</span>
<a name="l02332"></a>02332 <span class="comment">//</span>
<a name="l02333"></a>02333 <span class="comment">//*****************************************************************************</span>
<a name="l02334"></a><a class="code" href="tm4c123gh6pm_8h.html#a655326a44272faf478d0bf7717131714">02334</a> <span class="preprocessor">#define WDT_VALUE_M             0xFFFFFFFF  // Watchdog Value</span>
<a name="l02335"></a><a class="code" href="tm4c123gh6pm_8h.html#a62ff83ae1381c3cb5f460a07e8db0007">02335</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_VALUE_S             0</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span>
<a name="l02337"></a>02337 <span class="comment">//*****************************************************************************</span>
<a name="l02338"></a>02338 <span class="comment">//</span>
<a name="l02339"></a>02339 <span class="comment">// The following are defines for the bit fields in the WDT_O_CTL register.</span>
<a name="l02340"></a>02340 <span class="comment">//</span>
<a name="l02341"></a>02341 <span class="comment">//*****************************************************************************</span>
<a name="l02342"></a><a class="code" href="tm4c123gh6pm_8h.html#ad15bf7ca7e6eec0597926bac420aef68">02342</a> <span class="preprocessor">#define WDT_CTL_WRC             0x80000000  // Write Complete</span>
<a name="l02343"></a><a class="code" href="tm4c123gh6pm_8h.html#adcf1b77c1b15831ef08c3853a84e3253">02343</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_CTL_INTTYPE         0x00000004  // Watchdog Interrupt Type</span>
<a name="l02344"></a><a class="code" href="tm4c123gh6pm_8h.html#a1cc49bca545408c53137df9d043c4759">02344</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_CTL_RESEN           0x00000002  // Watchdog Reset Enable</span>
<a name="l02345"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bb804fd0c63e3291042a8ddb629fcf8">02345</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_CTL_INTEN           0x00000001  // Watchdog Interrupt Enable</span>
<a name="l02346"></a>02346 <span class="preprocessor"></span>
<a name="l02347"></a>02347 <span class="comment">//*****************************************************************************</span>
<a name="l02348"></a>02348 <span class="comment">//</span>
<a name="l02349"></a>02349 <span class="comment">// The following are defines for the bit fields in the WDT_O_ICR register.</span>
<a name="l02350"></a>02350 <span class="comment">//</span>
<a name="l02351"></a>02351 <span class="comment">//*****************************************************************************</span>
<a name="l02352"></a><a class="code" href="tm4c123gh6pm_8h.html#a71ffdbe0c786d30cb92d1d5e5df38588">02352</a> <span class="preprocessor">#define WDT_ICR_M               0xFFFFFFFF  // Watchdog Interrupt Clear</span>
<a name="l02353"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d761708c13db41bedfcdcfbb072e48c">02353</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_ICR_S               0</span>
<a name="l02354"></a>02354 <span class="preprocessor"></span>
<a name="l02355"></a>02355 <span class="comment">//*****************************************************************************</span>
<a name="l02356"></a>02356 <span class="comment">//</span>
<a name="l02357"></a>02357 <span class="comment">// The following are defines for the bit fields in the WDT_O_RIS register.</span>
<a name="l02358"></a>02358 <span class="comment">//</span>
<a name="l02359"></a>02359 <span class="comment">//*****************************************************************************</span>
<a name="l02360"></a><a class="code" href="tm4c123gh6pm_8h.html#ae770bc6b3f3266e16e08e9b9c3d42b62">02360</a> <span class="preprocessor">#define WDT_RIS_WDTRIS          0x00000001  // Watchdog Raw Interrupt Status</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span>
<a name="l02362"></a>02362 <span class="comment">//*****************************************************************************</span>
<a name="l02363"></a>02363 <span class="comment">//</span>
<a name="l02364"></a>02364 <span class="comment">// The following are defines for the bit fields in the WDT_O_MIS register.</span>
<a name="l02365"></a>02365 <span class="comment">//</span>
<a name="l02366"></a>02366 <span class="comment">//*****************************************************************************</span>
<a name="l02367"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e469a35d0d99cf0c6b627e7d9c85875">02367</a> <span class="preprocessor">#define WDT_MIS_WDTMIS          0x00000001  // Watchdog Masked Interrupt Status</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span>
<a name="l02369"></a>02369 <span class="comment">//*****************************************************************************</span>
<a name="l02370"></a>02370 <span class="comment">//</span>
<a name="l02371"></a>02371 <span class="comment">// The following are defines for the bit fields in the WDT_O_TEST register.</span>
<a name="l02372"></a>02372 <span class="comment">//</span>
<a name="l02373"></a>02373 <span class="comment">//*****************************************************************************</span>
<a name="l02374"></a><a class="code" href="tm4c123gh6pm_8h.html#a436ba073644f866b24f6a91dba03075d">02374</a> <span class="preprocessor">#define WDT_TEST_STALL          0x00000100  // Watchdog Stall Enable</span>
<a name="l02375"></a>02375 <span class="preprocessor"></span>
<a name="l02376"></a>02376 <span class="comment">//*****************************************************************************</span>
<a name="l02377"></a>02377 <span class="comment">//</span>
<a name="l02378"></a>02378 <span class="comment">// The following are defines for the bit fields in the WDT_O_LOCK register.</span>
<a name="l02379"></a>02379 <span class="comment">//</span>
<a name="l02380"></a>02380 <span class="comment">//*****************************************************************************</span>
<a name="l02381"></a><a class="code" href="tm4c123gh6pm_8h.html#a640952890765a773b1c9f635c08b1d65">02381</a> <span class="preprocessor">#define WDT_LOCK_M              0xFFFFFFFF  // Watchdog Lock</span>
<a name="l02382"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e2ae29f9d1e45ee3d57d0f4591bdb31">02382</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_LOCK_UNLOCKED       0x00000000  // Unlocked</span>
<a name="l02383"></a><a class="code" href="tm4c123gh6pm_8h.html#ab03291135d770b785b5f38ecb708ed07">02383</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_LOCK_LOCKED         0x00000001  // Locked</span>
<a name="l02384"></a><a class="code" href="tm4c123gh6pm_8h.html#a2370f2172c5ae08efe9b658f39db11f3">02384</a> <span class="preprocessor"></span><span class="preprocessor">#define WDT_LOCK_UNLOCK         0x1ACCE551  // Unlocks the watchdog timer</span>
<a name="l02385"></a>02385 <span class="preprocessor"></span>
<a name="l02386"></a>02386 <span class="comment">//*****************************************************************************</span>
<a name="l02387"></a>02387 <span class="comment">//</span>
<a name="l02388"></a>02388 <span class="comment">// The following are defines for the bit fields in the GPIO_O_IM register.</span>
<a name="l02389"></a>02389 <span class="comment">//</span>
<a name="l02390"></a>02390 <span class="comment">//*****************************************************************************</span>
<a name="l02391"></a><a class="code" href="tm4c123gh6pm_8h.html#ac414474a67d745509b5760a7688b77f4">02391</a> <span class="preprocessor">#define GPIO_IM_GPIO_M          0x000000FF  // GPIO Interrupt Mask Enable</span>
<a name="l02392"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e84f82718eece0a49072e98b3b3b8b2">02392</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_IM_GPIO_S          0</span>
<a name="l02393"></a>02393 <span class="preprocessor"></span>
<a name="l02394"></a>02394 <span class="comment">//*****************************************************************************</span>
<a name="l02395"></a>02395 <span class="comment">//</span>
<a name="l02396"></a>02396 <span class="comment">// The following are defines for the bit fields in the GPIO_O_RIS register.</span>
<a name="l02397"></a>02397 <span class="comment">//</span>
<a name="l02398"></a>02398 <span class="comment">//*****************************************************************************</span>
<a name="l02399"></a><a class="code" href="tm4c123gh6pm_8h.html#aa41f96080d4d8fcdf1ce8d56da9ac630">02399</a> <span class="preprocessor">#define GPIO_RIS_GPIO_M         0x000000FF  // GPIO Interrupt Raw Status</span>
<a name="l02400"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f2ed58c944c3a65f4f25df94e962b57">02400</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_RIS_GPIO_S         0</span>
<a name="l02401"></a>02401 <span class="preprocessor"></span>
<a name="l02402"></a>02402 <span class="comment">//*****************************************************************************</span>
<a name="l02403"></a>02403 <span class="comment">//</span>
<a name="l02404"></a>02404 <span class="comment">// The following are defines for the bit fields in the GPIO_O_MIS register.</span>
<a name="l02405"></a>02405 <span class="comment">//</span>
<a name="l02406"></a>02406 <span class="comment">//*****************************************************************************</span>
<a name="l02407"></a><a class="code" href="tm4c123gh6pm_8h.html#aca45e2c4712cced6e59d8480ea779591">02407</a> <span class="preprocessor">#define GPIO_MIS_GPIO_M         0x000000FF  // GPIO Masked Interrupt Status</span>
<a name="l02408"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ce86ec79be6c0fc85d2b0a088a1913a">02408</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_MIS_GPIO_S         0</span>
<a name="l02409"></a>02409 <span class="preprocessor"></span>
<a name="l02410"></a>02410 <span class="comment">//*****************************************************************************</span>
<a name="l02411"></a>02411 <span class="comment">//</span>
<a name="l02412"></a>02412 <span class="comment">// The following are defines for the bit fields in the GPIO_O_ICR register.</span>
<a name="l02413"></a>02413 <span class="comment">//</span>
<a name="l02414"></a>02414 <span class="comment">//*****************************************************************************</span>
<a name="l02415"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1209846f9e43d432553e5f9466ca36b">02415</a> <span class="preprocessor">#define GPIO_ICR_GPIO_M         0x000000FF  // GPIO Interrupt Clear</span>
<a name="l02416"></a><a class="code" href="tm4c123gh6pm_8h.html#ab209a5b0c8ce5ae94809d81a57ee96f5">02416</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_ICR_GPIO_S         0</span>
<a name="l02417"></a>02417 <span class="preprocessor"></span>
<a name="l02418"></a>02418 <span class="comment">//*****************************************************************************</span>
<a name="l02419"></a>02419 <span class="comment">//</span>
<a name="l02420"></a>02420 <span class="comment">// The following are defines for the bit fields in the GPIO_O_LOCK register.</span>
<a name="l02421"></a>02421 <span class="comment">//</span>
<a name="l02422"></a>02422 <span class="comment">//*****************************************************************************</span>
<a name="l02423"></a><a class="code" href="tm4c123gh6pm_8h.html#a2729303fb14917085444ca7ea9950de0">02423</a> <span class="preprocessor">#define GPIO_LOCK_M             0xFFFFFFFF  // GPIO Lock</span>
<a name="l02424"></a><a class="code" href="tm4c123gh6pm_8h.html#af305885d06875b30bb291f1112dae07a">02424</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_LOCK_UNLOCKED      0x00000000  // The GPIOCR register is unlocked</span>
<a name="l02425"></a>02425 <span class="preprocessor"></span>                                            <span class="comment">// and may be modified</span>
<a name="l02426"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a8d24da26e9cd83edd54f3e55ecfdfd">02426</a> <span class="preprocessor">#define GPIO_LOCK_LOCKED        0x00000001  // The GPIOCR register is locked</span>
<a name="l02427"></a>02427 <span class="preprocessor"></span>                                            <span class="comment">// and may not be modified</span>
<a name="l02428"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2f3b972378d6e51b86530c38fa62e24">02428</a> <span class="preprocessor">#define GPIO_LOCK_KEY           0x4C4F434B  // Unlocks the GPIO_CR register</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span>
<a name="l02430"></a>02430 <span class="comment">//*****************************************************************************</span>
<a name="l02431"></a>02431 <span class="comment">//</span>
<a name="l02432"></a>02432 <span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span>
<a name="l02433"></a>02433 <span class="comment">// port A.</span>
<a name="l02434"></a>02434 <span class="comment">//</span>
<a name="l02435"></a>02435 <span class="comment">//*****************************************************************************</span>
<a name="l02436"></a><a class="code" href="tm4c123gh6pm_8h.html#a9379e76ad3f08d4650fd780a8ef861df">02436</a> <span class="preprocessor">#define GPIO_PCTL_PA7_M         0xF0000000  // PA7 Mask</span>
<a name="l02437"></a><a class="code" href="tm4c123gh6pm_8h.html#afc6b99c56fe31ce2e13227d9ea8f840c">02437</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA7_I2C1SDA   0x30000000  // I2C1SDA on PA7</span>
<a name="l02438"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf094674a77945d75bae9e8bb5f67666">02438</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA7_M1PWM3    0x50000000  // M1PWM3 on PA7</span>
<a name="l02439"></a><a class="code" href="tm4c123gh6pm_8h.html#a75ab03aedaa7687403011fcce1136af8">02439</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA6_M         0x0F000000  // PA6 Mask</span>
<a name="l02440"></a><a class="code" href="tm4c123gh6pm_8h.html#adac53429d91ec7c1a722d1bb337748c3">02440</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA6_I2C1SCL   0x03000000  // I2C1SCL on PA6</span>
<a name="l02441"></a><a class="code" href="tm4c123gh6pm_8h.html#a630a0ab30dcc6dbca0f06431c42cefff">02441</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA6_M1PWM2    0x05000000  // M1PWM2 on PA6</span>
<a name="l02442"></a><a class="code" href="tm4c123gh6pm_8h.html#a481e68c2664d0931975a13d981ef2baa">02442</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA5_M         0x00F00000  // PA5 Mask</span>
<a name="l02443"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c5b82f1f6b26f21e3feb799c431be5e">02443</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA5_SSI0TX    0x00200000  // SSI0TX on PA5</span>
<a name="l02444"></a><a class="code" href="tm4c123gh6pm_8h.html#a1af7f612c88f883ab3cb557ff6133f44">02444</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA4_M         0x000F0000  // PA4 Mask</span>
<a name="l02445"></a><a class="code" href="tm4c123gh6pm_8h.html#aec6ba3b10eb25f0e4b4b6e010e6d52b4">02445</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA4_SSI0RX    0x00020000  // SSI0RX on PA4</span>
<a name="l02446"></a><a class="code" href="tm4c123gh6pm_8h.html#a56e5853e04a46c7531beba657be67c3b">02446</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA3_M         0x0000F000  // PA3 Mask</span>
<a name="l02447"></a><a class="code" href="tm4c123gh6pm_8h.html#aeee6eeb60fbe4dfaa5d31a06651874a2">02447</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA3_SSI0FSS   0x00002000  // SSI0FSS on PA3</span>
<a name="l02448"></a><a class="code" href="tm4c123gh6pm_8h.html#ab55323c3b3d68acdf5dcfc3f7a10b4e0">02448</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA2_M         0x00000F00  // PA2 Mask</span>
<a name="l02449"></a><a class="code" href="tm4c123gh6pm_8h.html#a60c511ff73044aad2c48158e124bbd14">02449</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA2_SSI0CLK   0x00000200  // SSI0CLK on PA2</span>
<a name="l02450"></a><a class="code" href="tm4c123gh6pm_8h.html#adcad506b1f84e0deb7a6ff620f655b4e">02450</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA1_M         0x000000F0  // PA1 Mask</span>
<a name="l02451"></a><a class="code" href="tm4c123gh6pm_8h.html#aec06c160da6aa6e4bc6fc32dbf645e23">02451</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA1_U0TX      0x00000010  // U0TX on PA1</span>
<a name="l02452"></a><a class="code" href="tm4c123gh6pm_8h.html#a9bd2c06ee27a16036b781d7554096cfc">02452</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA1_CAN1TX    0x00000080  // CAN1TX on PA1</span>
<a name="l02453"></a><a class="code" href="tm4c123gh6pm_8h.html#a78c1d84defa223dcb4380fbb073bf895">02453</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA0_M         0x0000000F  // PA0 Mask</span>
<a name="l02454"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a99939034cfddec3af1a332cca820a0">02454</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA0_U0RX      0x00000001  // U0RX on PA0</span>
<a name="l02455"></a><a class="code" href="tm4c123gh6pm_8h.html#a54478e34c1c6080c3655ada2cacff745">02455</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PA0_CAN1RX    0x00000008  // CAN1RX on PA0</span>
<a name="l02456"></a>02456 <span class="preprocessor"></span>
<a name="l02457"></a>02457 <span class="comment">//*****************************************************************************</span>
<a name="l02458"></a>02458 <span class="comment">//</span>
<a name="l02459"></a>02459 <span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span>
<a name="l02460"></a>02460 <span class="comment">// port B.</span>
<a name="l02461"></a>02461 <span class="comment">//</span>
<a name="l02462"></a>02462 <span class="comment">//*****************************************************************************</span>
<a name="l02463"></a><a class="code" href="tm4c123gh6pm_8h.html#a212b7b89f5dc1d7a72485fbc67ab451e">02463</a> <span class="preprocessor">#define GPIO_PCTL_PB7_M         0xF0000000  // PB7 Mask</span>
<a name="l02464"></a><a class="code" href="tm4c123gh6pm_8h.html#aff6b91501ff3e09c3f9aaa5d6f61f47e">02464</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB7_SSI2TX    0x20000000  // SSI2TX on PB7</span>
<a name="l02465"></a><a class="code" href="tm4c123gh6pm_8h.html#a74b1065883902ed9f0057b8ba8ee9029">02465</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB7_M0PWM1    0x40000000  // M0PWM1 on PB7</span>
<a name="l02466"></a><a class="code" href="tm4c123gh6pm_8h.html#adfd7b80c2c829bec95631cf25a3f6fea">02466</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB7_T0CCP1    0x70000000  // T0CCP1 on PB7</span>
<a name="l02467"></a><a class="code" href="tm4c123gh6pm_8h.html#a69b66e2ff4cc033ed980d92e9569627a">02467</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB6_M         0x0F000000  // PB6 Mask</span>
<a name="l02468"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9eeae5ea569bc8508c957098fc86e57">02468</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB6_SSI2RX    0x02000000  // SSI2RX on PB6</span>
<a name="l02469"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5c8cdce5808f2a8477d99c106d5a832">02469</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB6_M0PWM0    0x04000000  // M0PWM0 on PB6</span>
<a name="l02470"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f35c7fd5dcee5f760c817885c07527e">02470</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB6_T0CCP0    0x07000000  // T0CCP0 on PB6</span>
<a name="l02471"></a><a class="code" href="tm4c123gh6pm_8h.html#a02d37f1b84047c223bb2d22abf7cb7e1">02471</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB5_M         0x00F00000  // PB5 Mask</span>
<a name="l02472"></a><a class="code" href="tm4c123gh6pm_8h.html#a89b217f32a69dbf311fefaf1e9c15a3a">02472</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB5_SSI2FSS   0x00200000  // SSI2FSS on PB5</span>
<a name="l02473"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5c581ac8d59b0d43d56dcdb188f21a8">02473</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB5_M0PWM3    0x00400000  // M0PWM3 on PB5</span>
<a name="l02474"></a><a class="code" href="tm4c123gh6pm_8h.html#a8cebe5dcb0758ea8d00e912708a8c611">02474</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB5_T1CCP1    0x00700000  // T1CCP1 on PB5</span>
<a name="l02475"></a><a class="code" href="tm4c123gh6pm_8h.html#a5643aa8ff576bec6700315d9d67e3744">02475</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB5_CAN0TX    0x00800000  // CAN0TX on PB5</span>
<a name="l02476"></a><a class="code" href="tm4c123gh6pm_8h.html#a213c1a2ceaf78849098be04d34672af9">02476</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB4_M         0x000F0000  // PB4 Mask</span>
<a name="l02477"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d3932d219d8dc4960a856580324e204">02477</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB4_SSI2CLK   0x00020000  // SSI2CLK on PB4</span>
<a name="l02478"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a3dc5df2c441788e20d3869c0030fb1">02478</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB4_M0PWM2    0x00040000  // M0PWM2 on PB4</span>
<a name="l02479"></a><a class="code" href="tm4c123gh6pm_8h.html#a761a9a726571c2bbb09a2a5f4142fc29">02479</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB4_T1CCP0    0x00070000  // T1CCP0 on PB4</span>
<a name="l02480"></a><a class="code" href="tm4c123gh6pm_8h.html#a28195d49237f88fecb701d5515848d08">02480</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB4_CAN0RX    0x00080000  // CAN0RX on PB4</span>
<a name="l02481"></a><a class="code" href="tm4c123gh6pm_8h.html#a878bde6e480775419d28d523aa388b8c">02481</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB3_M         0x0000F000  // PB3 Mask</span>
<a name="l02482"></a><a class="code" href="tm4c123gh6pm_8h.html#a262d636c0a189f56ad91b10a40dccd51">02482</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB3_I2C0SDA   0x00003000  // I2C0SDA on PB3</span>
<a name="l02483"></a><a class="code" href="tm4c123gh6pm_8h.html#a1524d5bfdc9c9a86542e47e34ca1eba7">02483</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB3_T3CCP1    0x00007000  // T3CCP1 on PB3</span>
<a name="l02484"></a><a class="code" href="tm4c123gh6pm_8h.html#a18a3ab7b5c50fba97176a878ae2488cf">02484</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB2_M         0x00000F00  // PB2 Mask</span>
<a name="l02485"></a><a class="code" href="tm4c123gh6pm_8h.html#ad79b693ec16f5b8af861bf0f77a8a287">02485</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB2_I2C0SCL   0x00000300  // I2C0SCL on PB2</span>
<a name="l02486"></a><a class="code" href="tm4c123gh6pm_8h.html#a8208ba20c3c3bdf104486f6e09badf0b">02486</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB2_T3CCP0    0x00000700  // T3CCP0 on PB2</span>
<a name="l02487"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7ad39b0b5e2b5c96c8be34fd0190566">02487</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB1_M         0x000000F0  // PB1 Mask</span>
<a name="l02488"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e346b4cedb4755951f229436fa6c19f">02488</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB1_USB0VBUS  0x00000000  // USB0VBUS on PB1</span>
<a name="l02489"></a><a class="code" href="tm4c123gh6pm_8h.html#ad82581eb6cff51ed7f9568dfea465175">02489</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB1_U1TX      0x00000010  // U1TX on PB1</span>
<a name="l02490"></a><a class="code" href="tm4c123gh6pm_8h.html#ab555c1ae41dc4a6ce6e88db6f0ef3dfe">02490</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB1_T2CCP1    0x00000070  // T2CCP1 on PB1</span>
<a name="l02491"></a><a class="code" href="tm4c123gh6pm_8h.html#a0426e5d3060f98a8b095fff7d5d95410">02491</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB0_M         0x0000000F  // PB0 Mask</span>
<a name="l02492"></a><a class="code" href="tm4c123gh6pm_8h.html#af1cb762632b4f4e55927dcc0aa83e647">02492</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB0_USB0ID    0x00000000  // USB0ID on PB0</span>
<a name="l02493"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a31832c451bbfe1f78a8e37aa258c74">02493</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB0_U1RX      0x00000001  // U1RX on PB0</span>
<a name="l02494"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b4fe84fc322282e009f9869fec634e8">02494</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PB0_T2CCP0    0x00000007  // T2CCP0 on PB0</span>
<a name="l02495"></a>02495 <span class="preprocessor"></span>
<a name="l02496"></a>02496 <span class="comment">//*****************************************************************************</span>
<a name="l02497"></a>02497 <span class="comment">//</span>
<a name="l02498"></a>02498 <span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span>
<a name="l02499"></a>02499 <span class="comment">// port C.</span>
<a name="l02500"></a>02500 <span class="comment">//</span>
<a name="l02501"></a>02501 <span class="comment">//*****************************************************************************</span>
<a name="l02502"></a><a class="code" href="tm4c123gh6pm_8h.html#a8670d7a6fa49ec7ca328ecd22cd85880">02502</a> <span class="preprocessor">#define GPIO_PCTL_PC7_M         0xF0000000  // PC7 Mask</span>
<a name="l02503"></a><a class="code" href="tm4c123gh6pm_8h.html#a5344e9f080b52ca03c7790e53534a4be">02503</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC7_U3TX      0x10000000  // U3TX on PC7</span>
<a name="l02504"></a><a class="code" href="tm4c123gh6pm_8h.html#aaeea1c92645d39037695aa611d8c7500">02504</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC7_WT1CCP1   0x70000000  // WT1CCP1 on PC7</span>
<a name="l02505"></a><a class="code" href="tm4c123gh6pm_8h.html#a7746c702a47f0fff6a0d828f2a3211c0">02505</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC7_USB0PFLT  0x80000000  // USB0PFLT on PC7</span>
<a name="l02506"></a><a class="code" href="tm4c123gh6pm_8h.html#ad065adb789f5953689fb4826c3b68955">02506</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC6_M         0x0F000000  // PC6 Mask</span>
<a name="l02507"></a><a class="code" href="tm4c123gh6pm_8h.html#a26c0c16b9c8663206a2137a8ab1909e1">02507</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC6_U3RX      0x01000000  // U3RX on PC6</span>
<a name="l02508"></a><a class="code" href="tm4c123gh6pm_8h.html#aa999187b2511a4cdc0a291dfeccb126c">02508</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC6_PHB1      0x06000000  // PHB1 on PC6</span>
<a name="l02509"></a><a class="code" href="tm4c123gh6pm_8h.html#ade9c231865dde2b5c53c702ba542d03c">02509</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC6_WT1CCP0   0x07000000  // WT1CCP0 on PC6</span>
<a name="l02510"></a><a class="code" href="tm4c123gh6pm_8h.html#ad97fd3902c316953aaa97399ab4fc92d">02510</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC6_USB0EPEN  0x08000000  // USB0EPEN on PC6</span>
<a name="l02511"></a><a class="code" href="tm4c123gh6pm_8h.html#aa320d33b5e5ff050892528d618843607">02511</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_M         0x00F00000  // PC5 Mask</span>
<a name="l02512"></a><a class="code" href="tm4c123gh6pm_8h.html#aee05a144cff7fa7745eb8b3e59ff0757">02512</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_U4TX      0x00100000  // U4TX on PC5</span>
<a name="l02513"></a><a class="code" href="tm4c123gh6pm_8h.html#a64d410deafa01037ed4b9606d08dae8d">02513</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_U1TX      0x00200000  // U1TX on PC5</span>
<a name="l02514"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9f28040d35e62f82b123b7faf3d7873">02514</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_M0PWM7    0x00400000  // M0PWM7 on PC5</span>
<a name="l02515"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5150dfbe420fc5a79dbc14b080ff875">02515</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_PHA1      0x00600000  // PHA1 on PC5</span>
<a name="l02516"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1596a3209c34417b174172cf83ff563">02516</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_WT0CCP1   0x00700000  // WT0CCP1 on PC5</span>
<a name="l02517"></a><a class="code" href="tm4c123gh6pm_8h.html#aee42907aa8ba5e7322e93d1bd6dc38fa">02517</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC5_U1CTS     0x00800000  // U1CTS on PC5</span>
<a name="l02518"></a><a class="code" href="tm4c123gh6pm_8h.html#a26208e1494c2f0013d116b78ee027395">02518</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_M         0x000F0000  // PC4 Mask</span>
<a name="l02519"></a><a class="code" href="tm4c123gh6pm_8h.html#ab81cd595838cfe32ccb6ac2543794c22">02519</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_U4RX      0x00010000  // U4RX on PC4</span>
<a name="l02520"></a><a class="code" href="tm4c123gh6pm_8h.html#adb39b895be5a67d2059c34431590d65e">02520</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_U1RX      0x00020000  // U1RX on PC4</span>
<a name="l02521"></a><a class="code" href="tm4c123gh6pm_8h.html#a84fdc0d0e23a39bb7f3070948c29b55c">02521</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_M0PWM6    0x00040000  // M0PWM6 on PC4</span>
<a name="l02522"></a><a class="code" href="tm4c123gh6pm_8h.html#a8871f3aba4fd6f49023aa081c63be077">02522</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_IDX1      0x00060000  // IDX1 on PC4</span>
<a name="l02523"></a><a class="code" href="tm4c123gh6pm_8h.html#ae67241846dacb4f9c2daaafc25d5c54f">02523</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_WT0CCP0   0x00070000  // WT0CCP0 on PC4</span>
<a name="l02524"></a><a class="code" href="tm4c123gh6pm_8h.html#aa13a3f57df3e853eecf06f189d34d297">02524</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC4_U1RTS     0x00080000  // U1RTS on PC4</span>
<a name="l02525"></a><a class="code" href="tm4c123gh6pm_8h.html#a3872444f3bae93229e0e056afbf75057">02525</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC3_M         0x0000F000  // PC3 Mask</span>
<a name="l02526"></a><a class="code" href="tm4c123gh6pm_8h.html#a875722e42b72d4338742c857b874cca4">02526</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC3_TDO       0x00001000  // TDO on PC3</span>
<a name="l02527"></a><a class="code" href="tm4c123gh6pm_8h.html#a3781afb67517a0b99d8b2b71cd9d8aba">02527</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC3_T5CCP1    0x00007000  // T5CCP1 on PC3</span>
<a name="l02528"></a><a class="code" href="tm4c123gh6pm_8h.html#a411709f0ebf65b3d4d14793b92485c94">02528</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC2_M         0x00000F00  // PC2 Mask</span>
<a name="l02529"></a><a class="code" href="tm4c123gh6pm_8h.html#a1003e874b5456f783be9418b0443bed4">02529</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC2_TDI       0x00000100  // TDI on PC2</span>
<a name="l02530"></a><a class="code" href="tm4c123gh6pm_8h.html#a3271b053c2d0256c0c76f5d011908231">02530</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC2_T5CCP0    0x00000700  // T5CCP0 on PC2</span>
<a name="l02531"></a><a class="code" href="tm4c123gh6pm_8h.html#a67bf74bfb0577d999848f7a4fc9f860b">02531</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC1_M         0x000000F0  // PC1 Mask</span>
<a name="l02532"></a><a class="code" href="tm4c123gh6pm_8h.html#a4286af36b08b3fa8aebea7ca2751da86">02532</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC1_TMS       0x00000010  // TMS on PC1</span>
<a name="l02533"></a><a class="code" href="tm4c123gh6pm_8h.html#a92f6405bb1e346f64bf5e516a8042ddb">02533</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC1_T4CCP1    0x00000070  // T4CCP1 on PC1</span>
<a name="l02534"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e3fa9c7785c9e63aff6c3f11ab9b7b2">02534</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC0_M         0x0000000F  // PC0 Mask</span>
<a name="l02535"></a><a class="code" href="tm4c123gh6pm_8h.html#a6aea517557436c59985f4ba36c204803">02535</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC0_TCK       0x00000001  // TCK on PC0</span>
<a name="l02536"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9e44e6b432bb87eb7c7b74bfefcbe5e">02536</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PC0_T4CCP0    0x00000007  // T4CCP0 on PC0</span>
<a name="l02537"></a>02537 <span class="preprocessor"></span>
<a name="l02538"></a>02538 <span class="comment">//*****************************************************************************</span>
<a name="l02539"></a>02539 <span class="comment">//</span>
<a name="l02540"></a>02540 <span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span>
<a name="l02541"></a>02541 <span class="comment">// port D.</span>
<a name="l02542"></a>02542 <span class="comment">//</span>
<a name="l02543"></a>02543 <span class="comment">//*****************************************************************************</span>
<a name="l02544"></a><a class="code" href="tm4c123gh6pm_8h.html#a69191dd32d1b7bea2cd5a679c79cf4f1">02544</a> <span class="preprocessor">#define GPIO_PCTL_PD7_M         0xF0000000  // PD7 Mask</span>
<a name="l02545"></a><a class="code" href="tm4c123gh6pm_8h.html#aeecc49bcb154500a52f7988a47ed2541">02545</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD7_U2TX      0x10000000  // U2TX on PD7</span>
<a name="l02546"></a><a class="code" href="tm4c123gh6pm_8h.html#a66bf30812d4818ad18369a4e8432b751">02546</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD7_PHB0      0x60000000  // PHB0 on PD7</span>
<a name="l02547"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d76a0b809f0658f1d27ffb849370ee7">02547</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD7_WT5CCP1   0x70000000  // WT5CCP1 on PD7</span>
<a name="l02548"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fa9995a5c47b4f137990870504057ec">02548</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD7_NMI       0x80000000  // NMI on PD7</span>
<a name="l02549"></a><a class="code" href="tm4c123gh6pm_8h.html#a845f31e6fe57a823f01328a3da6c1341">02549</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD6_M         0x0F000000  // PD6 Mask</span>
<a name="l02550"></a><a class="code" href="tm4c123gh6pm_8h.html#a29cde613fc6036d1b9d6f24901a58bd2">02550</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD6_U2RX      0x01000000  // U2RX on PD6</span>
<a name="l02551"></a><a class="code" href="tm4c123gh6pm_8h.html#a88f626f75309d1656ad2b242a436def4">02551</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD6_M0FAULT0  0x04000000  // M0FAULT0 on PD6</span>
<a name="l02552"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ea54030cded1b10af4a740a70dedc7e">02552</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD6_PHA0      0x06000000  // PHA0 on PD6</span>
<a name="l02553"></a><a class="code" href="tm4c123gh6pm_8h.html#afbe3eb22d7d64b7aef271ff42e42151f">02553</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD6_WT5CCP0   0x07000000  // WT5CCP0 on PD6</span>
<a name="l02554"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b226ee7d79bf7fbf06f0dbbba56be2e">02554</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD5_M         0x00F00000  // PD5 Mask</span>
<a name="l02555"></a><a class="code" href="tm4c123gh6pm_8h.html#a102079a0673c43127d125d7e9507e9e4">02555</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD5_USB0DP    0x00000000  // USB0DP on PD5</span>
<a name="l02556"></a><a class="code" href="tm4c123gh6pm_8h.html#a12011a333a88bda2db4c0f117e5d5c02">02556</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD5_U6TX      0x00100000  // U6TX on PD5</span>
<a name="l02557"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e33f02224334bd2d256bded7fa2c81b">02557</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD5_WT4CCP1   0x00700000  // WT4CCP1 on PD5</span>
<a name="l02558"></a><a class="code" href="tm4c123gh6pm_8h.html#a34526425de77b08101c0ea1e882d943e">02558</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD4_M         0x000F0000  // PD4 Mask</span>
<a name="l02559"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ae5a177f69d30612126f6f69792bb07">02559</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD4_USB0DM    0x00000000  // USB0DM on PD4</span>
<a name="l02560"></a><a class="code" href="tm4c123gh6pm_8h.html#a662f3e483eb0970b4d014ec23aac7308">02560</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD4_U6RX      0x00010000  // U6RX on PD4</span>
<a name="l02561"></a><a class="code" href="tm4c123gh6pm_8h.html#a24d6494aa03f2f205c305ccb9e0b3eb5">02561</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD4_WT4CCP0   0x00070000  // WT4CCP0 on PD4</span>
<a name="l02562"></a><a class="code" href="tm4c123gh6pm_8h.html#a62ef004f28326c2be2452e6ae8f7e8fd">02562</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_M         0x0000F000  // PD3 Mask</span>
<a name="l02563"></a><a class="code" href="tm4c123gh6pm_8h.html#a833273b8264d5b6dd4230380acbe2271">02563</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_AIN4      0x00000000  // AIN4 on PD3</span>
<a name="l02564"></a><a class="code" href="tm4c123gh6pm_8h.html#a11995bac7b0de156b2b555b621e3bde5">02564</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_SSI3TX    0x00001000  // SSI3TX on PD3</span>
<a name="l02565"></a><a class="code" href="tm4c123gh6pm_8h.html#a58241f9238a1ac3e022b505325685c1d">02565</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_SSI1TX    0x00002000  // SSI1TX on PD3</span>
<a name="l02566"></a><a class="code" href="tm4c123gh6pm_8h.html#aaec6bbe0e5ddec1ef37e0fc09fd95285">02566</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_IDX0      0x00006000  // IDX0 on PD3</span>
<a name="l02567"></a><a class="code" href="tm4c123gh6pm_8h.html#a96d58a951bed0b868fcd5a6d9c7a4a95">02567</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_WT3CCP1   0x00007000  // WT3CCP1 on PD3</span>
<a name="l02568"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6ffb51cef9790033e53c41c2455656a">02568</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD3_USB0PFLT  0x00008000  // USB0PFLT on PD3</span>
<a name="l02569"></a><a class="code" href="tm4c123gh6pm_8h.html#a667f8db7d679f4eab6ba83cac67787ef">02569</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_M         0x00000F00  // PD2 Mask</span>
<a name="l02570"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ddeece607b51f2f53d585b5a1a2b8ad">02570</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_AIN5      0x00000000  // AIN5 on PD2</span>
<a name="l02571"></a><a class="code" href="tm4c123gh6pm_8h.html#ad64ebc458c60ed2beb614e5074605013">02571</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_SSI3RX    0x00000100  // SSI3RX on PD2</span>
<a name="l02572"></a><a class="code" href="tm4c123gh6pm_8h.html#a982b84be7a1d6d39b6e0b47e58836c4a">02572</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_SSI1RX    0x00000200  // SSI1RX on PD2</span>
<a name="l02573"></a><a class="code" href="tm4c123gh6pm_8h.html#aca96afbf3044006d35726f5d4654bd30">02573</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_M0FAULT0  0x00000400  // M0FAULT0 on PD2</span>
<a name="l02574"></a><a class="code" href="tm4c123gh6pm_8h.html#ad840b82bb5ba4fa80c95c0832c3340d2">02574</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_WT3CCP0   0x00000700  // WT3CCP0 on PD2</span>
<a name="l02575"></a><a class="code" href="tm4c123gh6pm_8h.html#a2892fc1203a595d3b745563b08b3b0fe">02575</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD2_USB0EPEN  0x00000800  // USB0EPEN on PD2</span>
<a name="l02576"></a><a class="code" href="tm4c123gh6pm_8h.html#a855bad610f11b8a6968866ba0cbd9c24">02576</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_M         0x000000F0  // PD1 Mask</span>
<a name="l02577"></a><a class="code" href="tm4c123gh6pm_8h.html#af8dc45d99e21fa335b2b2dd397bc9608">02577</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_AIN6      0x00000000  // AIN6 on PD1</span>
<a name="l02578"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a23b3a21ff0f7226c0c1e77acf631e3">02578</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_SSI3FSS   0x00000010  // SSI3FSS on PD1</span>
<a name="l02579"></a><a class="code" href="tm4c123gh6pm_8h.html#a535d9f910110e01372a31f3016f1d0a6">02579</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_SSI1FSS   0x00000020  // SSI1FSS on PD1</span>
<a name="l02580"></a><a class="code" href="tm4c123gh6pm_8h.html#a852dd8e201491d949c5b1c97a7dc902b">02580</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_I2C3SDA   0x00000030  // I2C3SDA on PD1</span>
<a name="l02581"></a><a class="code" href="tm4c123gh6pm_8h.html#a0363ebcb224125b8b545e05b9dca0c1f">02581</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_M0PWM7    0x00000040  // M0PWM7 on PD1</span>
<a name="l02582"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d0f8d288ff0e7fa6dc324ad692b905f">02582</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_M1PWM1    0x00000050  // M1PWM1 on PD1</span>
<a name="l02583"></a><a class="code" href="tm4c123gh6pm_8h.html#aff7606b1640b44345107da737b54eb1b">02583</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD1_WT2CCP1   0x00000070  // WT2CCP1 on PD1</span>
<a name="l02584"></a><a class="code" href="tm4c123gh6pm_8h.html#ade6c34be537426043cc773043fa3d149">02584</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_M         0x0000000F  // PD0 Mask</span>
<a name="l02585"></a><a class="code" href="tm4c123gh6pm_8h.html#a4219cda191df3bd815d14b63e2c0a944">02585</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_AIN7      0x00000000  // AIN7 on PD0</span>
<a name="l02586"></a><a class="code" href="tm4c123gh6pm_8h.html#a418bf80c25c9fc9f2ba28a6074e87e8d">02586</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_SSI3CLK   0x00000001  // SSI3CLK on PD0</span>
<a name="l02587"></a><a class="code" href="tm4c123gh6pm_8h.html#a9813c49b6a8d36c69d2ae184b4346db9">02587</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_SSI1CLK   0x00000002  // SSI1CLK on PD0</span>
<a name="l02588"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e34f677c0285f30a18057b0b95584ab">02588</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_I2C3SCL   0x00000003  // I2C3SCL on PD0</span>
<a name="l02589"></a><a class="code" href="tm4c123gh6pm_8h.html#a94e3a8b1920983e4d2cea6d85760c792">02589</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_M0PWM6    0x00000004  // M0PWM6 on PD0</span>
<a name="l02590"></a><a class="code" href="tm4c123gh6pm_8h.html#a084dcb2f9a3afffec8b384fb092aa0e3">02590</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_M1PWM0    0x00000005  // M1PWM0 on PD0</span>
<a name="l02591"></a><a class="code" href="tm4c123gh6pm_8h.html#afc4d520c52d1c350b58409dfe1dd7e36">02591</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PD0_WT2CCP0   0x00000007  // WT2CCP0 on PD0</span>
<a name="l02592"></a>02592 <span class="preprocessor"></span>
<a name="l02593"></a>02593 <span class="comment">//*****************************************************************************</span>
<a name="l02594"></a>02594 <span class="comment">//</span>
<a name="l02595"></a>02595 <span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span>
<a name="l02596"></a>02596 <span class="comment">// port E.</span>
<a name="l02597"></a>02597 <span class="comment">//</span>
<a name="l02598"></a>02598 <span class="comment">//*****************************************************************************</span>
<a name="l02599"></a><a class="code" href="tm4c123gh6pm_8h.html#a081279365ca32350111bc791ac201b5a">02599</a> <span class="preprocessor">#define GPIO_PCTL_PE5_M         0x00F00000  // PE5 Mask</span>
<a name="l02600"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fdd0e4c7e90c74cf65e827f5e128bb8">02600</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE5_AIN8      0x00000000  // AIN8 on PE5</span>
<a name="l02601"></a><a class="code" href="tm4c123gh6pm_8h.html#a1dd9ad626b0bc5065b0b8478c8edd2b6">02601</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE5_U5TX      0x00100000  // U5TX on PE5</span>
<a name="l02602"></a><a class="code" href="tm4c123gh6pm_8h.html#aab01226965b25306fc07a5196d033488">02602</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE5_I2C2SDA   0x00300000  // I2C2SDA on PE5</span>
<a name="l02603"></a><a class="code" href="tm4c123gh6pm_8h.html#a179097bfbaed31325172e27f92be1497">02603</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE5_M0PWM5    0x00400000  // M0PWM5 on PE5</span>
<a name="l02604"></a><a class="code" href="tm4c123gh6pm_8h.html#ab38c44ed7f71ea6286bebb0a491b8561">02604</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE5_M1PWM3    0x00500000  // M1PWM3 on PE5</span>
<a name="l02605"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9cf99d9b2e73fbdc45953e935706c58">02605</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE5_CAN0TX    0x00800000  // CAN0TX on PE5</span>
<a name="l02606"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf034ad8eb5082aa558b1dc9c878c3b8">02606</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_M         0x000F0000  // PE4 Mask</span>
<a name="l02607"></a><a class="code" href="tm4c123gh6pm_8h.html#a5833fad6f994adc68d47a54957403bb9">02607</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_AIN9      0x00000000  // AIN9 on PE4</span>
<a name="l02608"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d9e4ddd46e1ab3361606b76ab920a18">02608</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_U5RX      0x00010000  // U5RX on PE4</span>
<a name="l02609"></a><a class="code" href="tm4c123gh6pm_8h.html#a214a9abf71f920ad77db01ce4f123777">02609</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_I2C2SCL   0x00030000  // I2C2SCL on PE4</span>
<a name="l02610"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4ddd12d9a2acc7a0226e4579101a8a4">02610</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_M0PWM4    0x00040000  // M0PWM4 on PE4</span>
<a name="l02611"></a><a class="code" href="tm4c123gh6pm_8h.html#a0215081faf23a12ade8d2af4b68497e8">02611</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_M1PWM2    0x00050000  // M1PWM2 on PE4</span>
<a name="l02612"></a><a class="code" href="tm4c123gh6pm_8h.html#aa25a706ce88410876d86969fecd3f93d">02612</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE4_CAN0RX    0x00080000  // CAN0RX on PE4</span>
<a name="l02613"></a><a class="code" href="tm4c123gh6pm_8h.html#a23b5aa22c6e5349ea91a1dcc7717e617">02613</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE3_M         0x0000F000  // PE3 Mask</span>
<a name="l02614"></a><a class="code" href="tm4c123gh6pm_8h.html#ab341985fa74cd48ec28e65adcfcbd0e6">02614</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE3_AIN0      0x00000000  // AIN0 on PE3</span>
<a name="l02615"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ceb906b393ff2e7d44d173d222a8afe">02615</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE2_M         0x00000F00  // PE2 Mask</span>
<a name="l02616"></a><a class="code" href="tm4c123gh6pm_8h.html#a67e0468bf48dd35df4061704012e3c95">02616</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE2_AIN1      0x00000000  // AIN1 on PE2</span>
<a name="l02617"></a><a class="code" href="tm4c123gh6pm_8h.html#af84fe1c5dad25a850dec9c6813a90070">02617</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE1_M         0x000000F0  // PE1 Mask</span>
<a name="l02618"></a><a class="code" href="tm4c123gh6pm_8h.html#a89958fb1ba068ec0fc485f4b94e6b046">02618</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE1_AIN2      0x00000000  // AIN2 on PE1</span>
<a name="l02619"></a><a class="code" href="tm4c123gh6pm_8h.html#ac08f65a6d6ee1937bd03f45b5e16870c">02619</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE1_U7TX      0x00000010  // U7TX on PE1</span>
<a name="l02620"></a><a class="code" href="tm4c123gh6pm_8h.html#a87471b1447d54cf0a725d1f21b085807">02620</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE0_M         0x0000000F  // PE0 Mask</span>
<a name="l02621"></a><a class="code" href="tm4c123gh6pm_8h.html#aed7846e23b7ce4878a4af4f3d071ccae">02621</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE0_AIN3      0x00000000  // AIN3 on PE0</span>
<a name="l02622"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c79c9781ae7964c7ac99d20208b54e0">02622</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PE0_U7RX      0x00000001  // U7RX on PE0</span>
<a name="l02623"></a>02623 <span class="preprocessor"></span>
<a name="l02624"></a>02624 <span class="comment">//*****************************************************************************</span>
<a name="l02625"></a>02625 <span class="comment">//</span>
<a name="l02626"></a>02626 <span class="comment">// The following are defines for the bit fields in the GPIO_PCTL register for</span>
<a name="l02627"></a>02627 <span class="comment">// port F.</span>
<a name="l02628"></a>02628 <span class="comment">//</span>
<a name="l02629"></a>02629 <span class="comment">//*****************************************************************************</span>
<a name="l02630"></a><a class="code" href="tm4c123gh6pm_8h.html#a9eb4e7eb9e294006b3562c79fed55756">02630</a> <span class="preprocessor">#define GPIO_PCTL_PF4_M         0x000F0000  // PF4 Mask</span>
<a name="l02631"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ea201ab3835111056c4b1bab55086b5">02631</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF4_M1FAULT0  0x00050000  // M1FAULT0 on PF4</span>
<a name="l02632"></a><a class="code" href="tm4c123gh6pm_8h.html#a7eed875c515e829b69044423df16f478">02632</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF4_IDX0      0x00060000  // IDX0 on PF4</span>
<a name="l02633"></a><a class="code" href="tm4c123gh6pm_8h.html#a919a91d8af3119b39fa93f67e9906b90">02633</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF4_T2CCP0    0x00070000  // T2CCP0 on PF4</span>
<a name="l02634"></a><a class="code" href="tm4c123gh6pm_8h.html#afc636db18332c8bef409ecf7f64c219d">02634</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF4_USB0EPEN  0x00080000  // USB0EPEN on PF4</span>
<a name="l02635"></a><a class="code" href="tm4c123gh6pm_8h.html#a819e52600da17f52220615724f3364d8">02635</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF3_M         0x0000F000  // PF3 Mask</span>
<a name="l02636"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e8c2e7e26d2224eeaf432125b5fb804">02636</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF3_SSI1FSS   0x00002000  // SSI1FSS on PF3</span>
<a name="l02637"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c1250589c53463e8cbfbfb71f177c64">02637</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF3_CAN0TX    0x00003000  // CAN0TX on PF3</span>
<a name="l02638"></a><a class="code" href="tm4c123gh6pm_8h.html#a79c9f8975bad3c8691c8e2bfc0c5cdac">02638</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF3_M1PWM7    0x00005000  // M1PWM7 on PF3</span>
<a name="l02639"></a><a class="code" href="tm4c123gh6pm_8h.html#adbbb77e82f006ab5cb5a2d2189347158">02639</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF3_T1CCP1    0x00007000  // T1CCP1 on PF3</span>
<a name="l02640"></a><a class="code" href="tm4c123gh6pm_8h.html#ae12c315c1c697c04ef9f3524a2960091">02640</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF3_TRCLK     0x0000E000  // TRCLK on PF3</span>
<a name="l02641"></a><a class="code" href="tm4c123gh6pm_8h.html#ae23eaf94888d7ad24932c3802b7025cf">02641</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF2_M         0x00000F00  // PF2 Mask</span>
<a name="l02642"></a><a class="code" href="tm4c123gh6pm_8h.html#afcb83b1ba058a1a73638eabba39ef334">02642</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF2_SSI1CLK   0x00000200  // SSI1CLK on PF2</span>
<a name="l02643"></a><a class="code" href="tm4c123gh6pm_8h.html#a5476753cef19a587fcdbe8e5d07a3853">02643</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF2_M0FAULT0  0x00000400  // M0FAULT0 on PF2</span>
<a name="l02644"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d1047221b7c3adb986d6ca7aa8a7b5b">02644</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF2_M1PWM6    0x00000500  // M1PWM6 on PF2</span>
<a name="l02645"></a><a class="code" href="tm4c123gh6pm_8h.html#a8dd05ca9813b3afeac7e34f84c0fec2e">02645</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF2_T1CCP0    0x00000700  // T1CCP0 on PF2</span>
<a name="l02646"></a><a class="code" href="tm4c123gh6pm_8h.html#a94cfd6e958c4f48d77153664815a3b04">02646</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF2_TRD0      0x00000E00  // TRD0 on PF2</span>
<a name="l02647"></a><a class="code" href="tm4c123gh6pm_8h.html#affe138e99d86ef06f1a3fc6b10796128">02647</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_M         0x000000F0  // PF1 Mask</span>
<a name="l02648"></a><a class="code" href="tm4c123gh6pm_8h.html#a38011e8ccfd594abda855878b5c6ca96">02648</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_U1CTS     0x00000010  // U1CTS on PF1</span>
<a name="l02649"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ee70a8512745a6c6826425fbfe53755">02649</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_SSI1TX    0x00000020  // SSI1TX on PF1</span>
<a name="l02650"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d7984336a6954eb100cd4de3119064d">02650</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_M1PWM5    0x00000050  // M1PWM5 on PF1</span>
<a name="l02651"></a><a class="code" href="tm4c123gh6pm_8h.html#a575ea4c27dd88f3c506fcd7c0a979b7b">02651</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_PHB0      0x00000060  // PHB0 on PF1</span>
<a name="l02652"></a><a class="code" href="tm4c123gh6pm_8h.html#a367d9a09358de869762a5b648e450996">02652</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_T0CCP1    0x00000070  // T0CCP1 on PF1</span>
<a name="l02653"></a><a class="code" href="tm4c123gh6pm_8h.html#ab58546931bcd8f913e85b8d9278e7830">02653</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_C1O       0x00000090  // C1O on PF1</span>
<a name="l02654"></a><a class="code" href="tm4c123gh6pm_8h.html#a4bf321b6d0b4a0d10ede5a5cf5f91340">02654</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF1_TRD1      0x000000E0  // TRD1 on PF1</span>
<a name="l02655"></a><a class="code" href="tm4c123gh6pm_8h.html#a9627e24e10ff88de254cbfa24c77310d">02655</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_M         0x0000000F  // PF0 Mask</span>
<a name="l02656"></a><a class="code" href="tm4c123gh6pm_8h.html#adc65ee5d07fd062d6c61d90db79f8ff6">02656</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_U1RTS     0x00000001  // U1RTS on PF0</span>
<a name="l02657"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2f5cac75eb4d2b29c073a1ba163fa70">02657</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_SSI1RX    0x00000002  // SSI1RX on PF0</span>
<a name="l02658"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3cbe6bd479d0bb3b42f4c908e5aa20d">02658</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_CAN0RX    0x00000003  // CAN0RX on PF0</span>
<a name="l02659"></a><a class="code" href="tm4c123gh6pm_8h.html#a412aeed2bf6d9b1fe7983db9aaa2ac7c">02659</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_M1PWM4    0x00000005  // M1PWM4 on PF0</span>
<a name="l02660"></a><a class="code" href="tm4c123gh6pm_8h.html#a427e8afeddb89badd7379d7775cdf63b">02660</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_PHA0      0x00000006  // PHA0 on PF0</span>
<a name="l02661"></a><a class="code" href="tm4c123gh6pm_8h.html#aa68050dc1a278049e6d00bf097ea830e">02661</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_T0CCP0    0x00000007  // T0CCP0 on PF0</span>
<a name="l02662"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c2f6e4efdff01ee2df091bc71eb6f9f">02662</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_NMI       0x00000008  // NMI on PF0</span>
<a name="l02663"></a><a class="code" href="tm4c123gh6pm_8h.html#a22ffc9d60f49fc2d439c8035e2e33eb1">02663</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PCTL_PF0_C0O       0x00000009  // C0O on PF0</span>
<a name="l02664"></a>02664 <span class="preprocessor"></span>
<a name="l02665"></a>02665 <span class="comment">//*****************************************************************************</span>
<a name="l02666"></a>02666 <span class="comment">//</span>
<a name="l02667"></a>02667 <span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span>
<a name="l02668"></a>02668 <span class="comment">//</span>
<a name="l02669"></a>02669 <span class="comment">//*****************************************************************************</span>
<a name="l02670"></a><a class="code" href="tm4c123gh6pm_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">02670</a> <span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  // SSI Serial Clock Rate</span>
<a name="l02671"></a><a class="code" href="tm4c123gh6pm_8h.html#ad448b8bdd1611b78b945036b2c85c362">02671</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SPH             0x00000080  // SSI Serial Clock Phase</span>
<a name="l02672"></a><a class="code" href="tm4c123gh6pm_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">02672</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SPO             0x00000040  // SSI Serial Clock Polarity</span>
<a name="l02673"></a><a class="code" href="tm4c123gh6pm_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">02673</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  // SSI Frame Format Select</span>
<a name="l02674"></a><a class="code" href="tm4c123gh6pm_8h.html#ad61aa990a415319ec805d9c4f9585c3a">02674</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  // Freescale SPI Frame Format</span>
<a name="l02675"></a><a class="code" href="tm4c123gh6pm_8h.html#a091d7d03efbe28af12064e586701a700">02675</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  // Synchronous Serial Frame Format</span>
<a name="l02676"></a><a class="code" href="tm4c123gh6pm_8h.html#a052be4efc05ce89a2c2837f50c3529f2">02676</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_FRF_NMW         0x00000020  // MICROWIRE Frame Format</span>
<a name="l02677"></a><a class="code" href="tm4c123gh6pm_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">02677</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  // SSI Data Size Select</span>
<a name="l02678"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ce8e80906f1116426e8dedd13160c96">02678</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  // 4-bit data</span>
<a name="l02679"></a><a class="code" href="tm4c123gh6pm_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">02679</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  // 5-bit data</span>
<a name="l02680"></a><a class="code" href="tm4c123gh6pm_8h.html#abe085d02bd760bfeec712d7cd1cc546e">02680</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  // 6-bit data</span>
<a name="l02681"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3de269898287c5d1e549857ac9f56d2">02681</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  // 7-bit data</span>
<a name="l02682"></a><a class="code" href="tm4c123gh6pm_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">02682</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  // 8-bit data</span>
<a name="l02683"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">02683</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  // 9-bit data</span>
<a name="l02684"></a><a class="code" href="tm4c123gh6pm_8h.html#a4dbebab23a0608236477c19d21af13db">02684</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  // 10-bit data</span>
<a name="l02685"></a><a class="code" href="tm4c123gh6pm_8h.html#aa88bf75f82912b131722b5493ab74823">02685</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  // 11-bit data</span>
<a name="l02686"></a><a class="code" href="tm4c123gh6pm_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">02686</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  // 12-bit data</span>
<a name="l02687"></a><a class="code" href="tm4c123gh6pm_8h.html#afe9499318c857d377b65c3e66d064995">02687</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  // 13-bit data</span>
<a name="l02688"></a><a class="code" href="tm4c123gh6pm_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">02688</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  // 14-bit data</span>
<a name="l02689"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">02689</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  // 15-bit data</span>
<a name="l02690"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">02690</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  // 16-bit data</span>
<a name="l02691"></a><a class="code" href="tm4c123gh6pm_8h.html#abd0cd7047845f6a52ed9cb60b0796000">02691</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR0_SCR_S           8</span>
<a name="l02692"></a>02692 <span class="preprocessor"></span>
<a name="l02693"></a>02693 <span class="comment">//*****************************************************************************</span>
<a name="l02694"></a>02694 <span class="comment">//</span>
<a name="l02695"></a>02695 <span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span>
<a name="l02696"></a>02696 <span class="comment">//</span>
<a name="l02697"></a>02697 <span class="comment">//*****************************************************************************</span>
<a name="l02698"></a><a class="code" href="tm4c123gh6pm_8h.html#acb5e643b2ef5146c259fa512331bf88a">02698</a> <span class="preprocessor">#define SSI_CR1_EOT             0x00000010  // End of Transmission</span>
<a name="l02699"></a><a class="code" href="tm4c123gh6pm_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">02699</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_MS              0x00000004  // SSI Master/Slave Select</span>
<a name="l02700"></a><a class="code" href="tm4c123gh6pm_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">02700</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CR1_SSE             0x00000002  // SSI Synchronous Serial Port</span>
<a name="l02701"></a>02701 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l02702"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4f8c02fe160be0f57fe89043e75f441">02702</a> <span class="preprocessor">#define SSI_CR1_LBM             0x00000001  // SSI Loopback Mode</span>
<a name="l02703"></a>02703 <span class="preprocessor"></span>
<a name="l02704"></a>02704 <span class="comment">//*****************************************************************************</span>
<a name="l02705"></a>02705 <span class="comment">//</span>
<a name="l02706"></a>02706 <span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span>
<a name="l02707"></a>02707 <span class="comment">//</span>
<a name="l02708"></a>02708 <span class="comment">//*****************************************************************************</span>
<a name="l02709"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">02709</a> <span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  // SSI Receive/Transmit Data</span>
<a name="l02710"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b1a44baadd6213589ee861721ac0a0c">02710</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_DR_DATA_S           0</span>
<a name="l02711"></a>02711 <span class="preprocessor"></span>
<a name="l02712"></a>02712 <span class="comment">//*****************************************************************************</span>
<a name="l02713"></a>02713 <span class="comment">//</span>
<a name="l02714"></a>02714 <span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span>
<a name="l02715"></a>02715 <span class="comment">//</span>
<a name="l02716"></a>02716 <span class="comment">//*****************************************************************************</span>
<a name="l02717"></a><a class="code" href="tm4c123gh6pm_8h.html#a2001ab9e16bea9e0368913d175166305">02717</a> <span class="preprocessor">#define SSI_SR_BSY              0x00000010  // SSI Busy Bit</span>
<a name="l02718"></a><a class="code" href="tm4c123gh6pm_8h.html#a92a38ea113ddadfe34512396ca7c9a46">02718</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_RFF              0x00000008  // SSI Receive FIFO Full</span>
<a name="l02719"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0653371c86992b7f364d3909b10fd7b">02719</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_RNE              0x00000004  // SSI Receive FIFO Not Empty</span>
<a name="l02720"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">02720</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_TNF              0x00000002  // SSI Transmit FIFO Not Full</span>
<a name="l02721"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b3277b0a04d62e7674155c89881b86c">02721</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_SR_TFE              0x00000001  // SSI Transmit FIFO Empty</span>
<a name="l02722"></a>02722 <span class="preprocessor"></span>
<a name="l02723"></a>02723 <span class="comment">//*****************************************************************************</span>
<a name="l02724"></a>02724 <span class="comment">//</span>
<a name="l02725"></a>02725 <span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span>
<a name="l02726"></a>02726 <span class="comment">//</span>
<a name="l02727"></a>02727 <span class="comment">//*****************************************************************************</span>
<a name="l02728"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ccb03d587b0533504201b1224cb6710">02728</a> <span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  // SSI Clock Prescale Divisor</span>
<a name="l02729"></a><a class="code" href="tm4c123gh6pm_8h.html#ab24c55bea4eb7168928b903681f0ceed">02729</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span>
<a name="l02730"></a>02730 <span class="preprocessor"></span>
<a name="l02731"></a>02731 <span class="comment">//*****************************************************************************</span>
<a name="l02732"></a>02732 <span class="comment">//</span>
<a name="l02733"></a>02733 <span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span>
<a name="l02734"></a>02734 <span class="comment">//</span>
<a name="l02735"></a>02735 <span class="comment">//*****************************************************************************</span>
<a name="l02736"></a><a class="code" href="tm4c123gh6pm_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">02736</a> <span class="preprocessor">#define SSI_IM_TXIM             0x00000008  // SSI Transmit FIFO Interrupt Mask</span>
<a name="l02737"></a><a class="code" href="tm4c123gh6pm_8h.html#a991109b454b7f2a294ce9dd2b523f378">02737</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_RXIM             0x00000004  // SSI Receive FIFO Interrupt Mask</span>
<a name="l02738"></a><a class="code" href="tm4c123gh6pm_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">02738</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_IM_RTIM             0x00000002  // SSI Receive Time-Out Interrupt</span>
<a name="l02739"></a>02739 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l02740"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">02740</a> <span class="preprocessor">#define SSI_IM_RORIM            0x00000001  // SSI Receive Overrun Interrupt</span>
<a name="l02741"></a>02741 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l02742"></a>02742 
<a name="l02743"></a>02743 <span class="comment">//*****************************************************************************</span>
<a name="l02744"></a>02744 <span class="comment">//</span>
<a name="l02745"></a>02745 <span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span>
<a name="l02746"></a>02746 <span class="comment">//</span>
<a name="l02747"></a>02747 <span class="comment">//*****************************************************************************</span>
<a name="l02748"></a><a class="code" href="tm4c123gh6pm_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">02748</a> <span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  // SSI Transmit FIFO Raw Interrupt</span>
<a name="l02749"></a>02749 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02750"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b1c5d9972afeda4f50dda2690835731">02750</a> <span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  // SSI Receive FIFO Raw Interrupt</span>
<a name="l02751"></a>02751 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02752"></a><a class="code" href="tm4c123gh6pm_8h.html#aa886afa014f07c99a181ab319dc28080">02752</a> <span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  // SSI Receive Time-Out Raw</span>
<a name="l02753"></a>02753 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02754"></a><a class="code" href="tm4c123gh6pm_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">02754</a> <span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  // SSI Receive Overrun Raw</span>
<a name="l02755"></a>02755 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02756"></a>02756 
<a name="l02757"></a>02757 <span class="comment">//*****************************************************************************</span>
<a name="l02758"></a>02758 <span class="comment">//</span>
<a name="l02759"></a>02759 <span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span>
<a name="l02760"></a>02760 <span class="comment">//</span>
<a name="l02761"></a>02761 <span class="comment">//*****************************************************************************</span>
<a name="l02762"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">02762</a> <span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  // SSI Transmit FIFO Masked</span>
<a name="l02763"></a>02763 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02764"></a><a class="code" href="tm4c123gh6pm_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">02764</a> <span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  // SSI Receive FIFO Masked</span>
<a name="l02765"></a>02765 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02766"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cc503e0fe07bef97ba821a1770c7682">02766</a> <span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  // SSI Receive Time-Out Masked</span>
<a name="l02767"></a>02767 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02768"></a><a class="code" href="tm4c123gh6pm_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">02768</a> <span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  // SSI Receive Overrun Masked</span>
<a name="l02769"></a>02769 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02770"></a>02770 
<a name="l02771"></a>02771 <span class="comment">//*****************************************************************************</span>
<a name="l02772"></a>02772 <span class="comment">//</span>
<a name="l02773"></a>02773 <span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span>
<a name="l02774"></a>02774 <span class="comment">//</span>
<a name="l02775"></a>02775 <span class="comment">//*****************************************************************************</span>
<a name="l02776"></a><a class="code" href="tm4c123gh6pm_8h.html#ab08a821d41f3c5491b33d81e51389db2">02776</a> <span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  // SSI Receive Time-Out Interrupt</span>
<a name="l02777"></a>02777 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l02778"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">02778</a> <span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  // SSI Receive Overrun Interrupt</span>
<a name="l02779"></a>02779 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l02780"></a>02780 
<a name="l02781"></a>02781 <span class="comment">//*****************************************************************************</span>
<a name="l02782"></a>02782 <span class="comment">//</span>
<a name="l02783"></a>02783 <span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span>
<a name="l02784"></a>02784 <span class="comment">//</span>
<a name="l02785"></a>02785 <span class="comment">//*****************************************************************************</span>
<a name="l02786"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8b200e1fd3933a38e600075b6016fac">02786</a> <span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  // Transmit DMA Enable</span>
<a name="l02787"></a><a class="code" href="tm4c123gh6pm_8h.html#a8220a9b5a0cddf55cf93a685989b1161">02787</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  // Receive DMA Enable</span>
<a name="l02788"></a>02788 <span class="preprocessor"></span>
<a name="l02789"></a>02789 <span class="comment">//*****************************************************************************</span>
<a name="l02790"></a>02790 <span class="comment">//</span>
<a name="l02791"></a>02791 <span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span>
<a name="l02792"></a>02792 <span class="comment">//</span>
<a name="l02793"></a>02793 <span class="comment">//*****************************************************************************</span>
<a name="l02794"></a><a class="code" href="tm4c123gh6pm_8h.html#a10648d28f9051b78571d9a3716559a52">02794</a> <span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  // SSI Baud Clock Source</span>
<a name="l02795"></a><a class="code" href="tm4c123gh6pm_8h.html#adb0a8a2406b1bdfba538f2ece794b606">02795</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  // System clock (based on clock</span>
<a name="l02796"></a>02796 <span class="preprocessor"></span>                                            <span class="comment">// source and divisor factor)</span>
<a name="l02797"></a><a class="code" href="tm4c123gh6pm_8h.html#afceeabc207fd2cf6f280acdd4c787fba">02797</a> <span class="preprocessor">#define SSI_CC_CS_PIOSC         0x00000005  // PIOSC</span>
<a name="l02798"></a>02798 <span class="preprocessor"></span>
<a name="l02799"></a>02799 <span class="comment">//*****************************************************************************</span>
<a name="l02800"></a>02800 <span class="comment">//</span>
<a name="l02801"></a>02801 <span class="comment">// The following are defines for the bit fields in the UART_O_DR register.</span>
<a name="l02802"></a>02802 <span class="comment">//</span>
<a name="l02803"></a>02803 <span class="comment">//*****************************************************************************</span>
<a name="l02804"></a><a class="code" href="tm4c123gh6pm_8h.html#addc33d9ca903b5498498845fedcc2406">02804</a> <span class="preprocessor">#define UART_DR_OE              0x00000800  // UART Overrun Error</span>
<a name="l02805"></a><a class="code" href="tm4c123gh6pm_8h.html#a8abd67385293e64f5736e5faddc68909">02805</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DR_BE              0x00000400  // UART Break Error</span>
<a name="l02806"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ce57f5f6c7670322e73a4156223a03c">02806</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DR_PE              0x00000200  // UART Parity Error</span>
<a name="l02807"></a><a class="code" href="tm4c123gh6pm_8h.html#a759524d95ccfeb42ae6973ef1e727e92">02807</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DR_FE              0x00000100  // UART Framing Error</span>
<a name="l02808"></a><a class="code" href="tm4c123gh6pm_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee">02808</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DR_DATA_M          0x000000FF  // Data Transmitted or Received</span>
<a name="l02809"></a><a class="code" href="tm4c123gh6pm_8h.html#a1238f002497a06f1f8b9647e02d905f8">02809</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DR_DATA_S          0</span>
<a name="l02810"></a>02810 <span class="preprocessor"></span>
<a name="l02811"></a>02811 <span class="comment">//*****************************************************************************</span>
<a name="l02812"></a>02812 <span class="comment">//</span>
<a name="l02813"></a>02813 <span class="comment">// The following are defines for the bit fields in the UART_O_RSR register.</span>
<a name="l02814"></a>02814 <span class="comment">//</span>
<a name="l02815"></a>02815 <span class="comment">//*****************************************************************************</span>
<a name="l02816"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d66e764b50faba0d5327e912b6d85a3">02816</a> <span class="preprocessor">#define UART_RSR_OE             0x00000008  // UART Overrun Error</span>
<a name="l02817"></a><a class="code" href="tm4c123gh6pm_8h.html#a59aa21bf1e8bbec3739106f17e956188">02817</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RSR_BE             0x00000004  // UART Break Error</span>
<a name="l02818"></a><a class="code" href="tm4c123gh6pm_8h.html#ae017de851d1d1433b4b968b74ed4446b">02818</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RSR_PE             0x00000002  // UART Parity Error</span>
<a name="l02819"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf">02819</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RSR_FE             0x00000001  // UART Framing Error</span>
<a name="l02820"></a>02820 <span class="preprocessor"></span>
<a name="l02821"></a>02821 <span class="comment">//*****************************************************************************</span>
<a name="l02822"></a>02822 <span class="comment">//</span>
<a name="l02823"></a>02823 <span class="comment">// The following are defines for the bit fields in the UART_O_ECR register.</span>
<a name="l02824"></a>02824 <span class="comment">//</span>
<a name="l02825"></a>02825 <span class="comment">//*****************************************************************************</span>
<a name="l02826"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e2fd728c428647e0dd5e4d89b45f28c">02826</a> <span class="preprocessor">#define UART_ECR_DATA_M         0x000000FF  // Error Clear</span>
<a name="l02827"></a><a class="code" href="tm4c123gh6pm_8h.html#a15305879106cb8097452efa867da3361">02827</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ECR_DATA_S         0</span>
<a name="l02828"></a>02828 <span class="preprocessor"></span>
<a name="l02829"></a>02829 <span class="comment">//*****************************************************************************</span>
<a name="l02830"></a>02830 <span class="comment">//</span>
<a name="l02831"></a>02831 <span class="comment">// The following are defines for the bit fields in the UART_O_FR register.</span>
<a name="l02832"></a>02832 <span class="comment">//</span>
<a name="l02833"></a>02833 <span class="comment">//*****************************************************************************</span>
<a name="l02834"></a><a class="code" href="tm4c123gh6pm_8h.html#a08ea2055746abf83b7336ae08dd1c92d">02834</a> <span class="preprocessor">#define UART_FR_TXFE            0x00000080  // UART Transmit FIFO Empty</span>
<a name="l02835"></a><a class="code" href="tm4c123gh6pm_8h.html#a842ff6a0449123ede0b5b93425ce902c">02835</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_FR_RXFF            0x00000040  // UART Receive FIFO Full</span>
<a name="l02836"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f6a08ae8a3005e737005cbd607081b1">02836</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_FR_TXFF            0x00000020  // UART Transmit FIFO Full</span>
<a name="l02837"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ba067e6425a6c5b5aca79874c549364">02837</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_FR_RXFE            0x00000010  // UART Receive FIFO Empty</span>
<a name="l02838"></a><a class="code" href="tm4c123gh6pm_8h.html#a39a3e9403d1914dba75ca838fdc73364">02838</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_FR_BUSY            0x00000008  // UART Busy</span>
<a name="l02839"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f708d80e15117726f4faf915fc8c349">02839</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_FR_CTS             0x00000001  // Clear To Send</span>
<a name="l02840"></a>02840 <span class="preprocessor"></span>
<a name="l02841"></a>02841 <span class="comment">//*****************************************************************************</span>
<a name="l02842"></a>02842 <span class="comment">//</span>
<a name="l02843"></a>02843 <span class="comment">// The following are defines for the bit fields in the UART_O_ILPR register.</span>
<a name="l02844"></a>02844 <span class="comment">//</span>
<a name="l02845"></a>02845 <span class="comment">//*****************************************************************************</span>
<a name="l02846"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b31bca37f095f00620628f598a53e7b">02846</a> <span class="preprocessor">#define UART_ILPR_ILPDVSR_M     0x000000FF  // IrDA Low-Power Divisor</span>
<a name="l02847"></a><a class="code" href="tm4c123gh6pm_8h.html#a366b9600de152cf525a34e1a53af0116">02847</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ILPR_ILPDVSR_S     0</span>
<a name="l02848"></a>02848 <span class="preprocessor"></span>
<a name="l02849"></a>02849 <span class="comment">//*****************************************************************************</span>
<a name="l02850"></a>02850 <span class="comment">//</span>
<a name="l02851"></a>02851 <span class="comment">// The following are defines for the bit fields in the UART_O_IBRD register.</span>
<a name="l02852"></a>02852 <span class="comment">//</span>
<a name="l02853"></a>02853 <span class="comment">//*****************************************************************************</span>
<a name="l02854"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ace3260bf95c7829602c4912aa6eda9">02854</a> <span class="preprocessor">#define UART_IBRD_DIVINT_M      0x0000FFFF  // Integer Baud-Rate Divisor</span>
<a name="l02855"></a><a class="code" href="tm4c123gh6pm_8h.html#ae448b4ac43adabad43d706c24ff963cc">02855</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IBRD_DIVINT_S      0</span>
<a name="l02856"></a>02856 <span class="preprocessor"></span>
<a name="l02857"></a>02857 <span class="comment">//*****************************************************************************</span>
<a name="l02858"></a>02858 <span class="comment">//</span>
<a name="l02859"></a>02859 <span class="comment">// The following are defines for the bit fields in the UART_O_FBRD register.</span>
<a name="l02860"></a>02860 <span class="comment">//</span>
<a name="l02861"></a>02861 <span class="comment">//*****************************************************************************</span>
<a name="l02862"></a><a class="code" href="tm4c123gh6pm_8h.html#ada8c12af23a427c4e085543c1f06a6cb">02862</a> <span class="preprocessor">#define UART_FBRD_DIVFRAC_M     0x0000003F  // Fractional Baud-Rate Divisor</span>
<a name="l02863"></a><a class="code" href="tm4c123gh6pm_8h.html#a7084e060e2194b060761767eacfdf7ca">02863</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_FBRD_DIVFRAC_S     0</span>
<a name="l02864"></a>02864 <span class="preprocessor"></span>
<a name="l02865"></a>02865 <span class="comment">//*****************************************************************************</span>
<a name="l02866"></a>02866 <span class="comment">//</span>
<a name="l02867"></a>02867 <span class="comment">// The following are defines for the bit fields in the UART_O_LCRH register.</span>
<a name="l02868"></a>02868 <span class="comment">//</span>
<a name="l02869"></a>02869 <span class="comment">//*****************************************************************************</span>
<a name="l02870"></a><a class="code" href="tm4c123gh6pm_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10">02870</a> <span class="preprocessor">#define UART_LCRH_SPS           0x00000080  // UART Stick Parity Select</span>
<a name="l02871"></a><a class="code" href="tm4c123gh6pm_8h.html#a56360a8705e6e82d4937a20972b82d69">02871</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_WLEN_M        0x00000060  // UART Word Length</span>
<a name="l02872"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b26de9efce73ee468f7060ef685bf85">02872</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_WLEN_5        0x00000000  // 5 bits (default)</span>
<a name="l02873"></a><a class="code" href="tm4c123gh6pm_8h.html#a6458da85c7d1c15e3f1b6a70893ab906">02873</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_WLEN_6        0x00000020  // 6 bits</span>
<a name="l02874"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c312edc8c30df376cbb7a702d799c12">02874</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_WLEN_7        0x00000040  // 7 bits</span>
<a name="l02875"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0e27af519dfbffe6d6a50942bdf30f7">02875</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_WLEN_8        0x00000060  // 8 bits</span>
<a name="l02876"></a><a class="code" href="tm4c123gh6pm_8h.html#ac63fc7bdadb98a24125de76e1468510e">02876</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_FEN           0x00000010  // UART Enable FIFOs</span>
<a name="l02877"></a><a class="code" href="tm4c123gh6pm_8h.html#a3aa637fc03bb39a175932d19c48e2e5b">02877</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_STP2          0x00000008  // UART Two Stop Bits Select</span>
<a name="l02878"></a><a class="code" href="tm4c123gh6pm_8h.html#aff1a8a6c54483dbf84d1902397d47b7b">02878</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_EPS           0x00000004  // UART Even Parity Select</span>
<a name="l02879"></a><a class="code" href="tm4c123gh6pm_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b">02879</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_PEN           0x00000002  // UART Parity Enable</span>
<a name="l02880"></a><a class="code" href="tm4c123gh6pm_8h.html#a80da31de1b31f9d4cd25906e43a9a919">02880</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_LCRH_BRK           0x00000001  // UART Send Break</span>
<a name="l02881"></a>02881 <span class="preprocessor"></span>
<a name="l02882"></a>02882 <span class="comment">//*****************************************************************************</span>
<a name="l02883"></a>02883 <span class="comment">//</span>
<a name="l02884"></a>02884 <span class="comment">// The following are defines for the bit fields in the UART_O_CTL register.</span>
<a name="l02885"></a>02885 <span class="comment">//</span>
<a name="l02886"></a>02886 <span class="comment">//*****************************************************************************</span>
<a name="l02887"></a><a class="code" href="tm4c123gh6pm_8h.html#a25c8b58bfb4a36de3f897c2863888856">02887</a> <span class="preprocessor">#define UART_CTL_CTSEN          0x00008000  // Enable Clear To Send</span>
<a name="l02888"></a><a class="code" href="tm4c123gh6pm_8h.html#a75a515e952135c324c71b86c1c39991c">02888</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_RTSEN          0x00004000  // Enable Request to Send</span>
<a name="l02889"></a><a class="code" href="tm4c123gh6pm_8h.html#abfa4cdce464b8d60caafc85a577cc2d4">02889</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_RTS            0x00000800  // Request to Send</span>
<a name="l02890"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d522022557e403572e518db25b3cf5c">02890</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_RXE            0x00000200  // UART Receive Enable</span>
<a name="l02891"></a><a class="code" href="tm4c123gh6pm_8h.html#ac81859db681e3918f88e0f7aea596a06">02891</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_TXE            0x00000100  // UART Transmit Enable</span>
<a name="l02892"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710">02892</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_LBE            0x00000080  // UART Loop Back Enable</span>
<a name="l02893"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e25d885a9f3a9afed6cae6cbda20273">02893</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_HSE            0x00000020  // High-Speed Enable</span>
<a name="l02894"></a><a class="code" href="tm4c123gh6pm_8h.html#a94ba876fdc237d15d664750dc8035264">02894</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_EOT            0x00000010  // End of Transmission</span>
<a name="l02895"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1df1c7e40e3fb26b09e99f3a15105f6">02895</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_SMART          0x00000008  // ISO 7816 Smart Card Support</span>
<a name="l02896"></a><a class="code" href="tm4c123gh6pm_8h.html#aabde3e1386574ce4f971c731fe5cd478">02896</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_SIRLP          0x00000004  // UART SIR Low-Power Mode</span>
<a name="l02897"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b9bcd2c0a0180f3a61c1aa0afa36697">02897</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_SIREN          0x00000002  // UART SIR Enable</span>
<a name="l02898"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde">02898</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CTL_UARTEN         0x00000001  // UART Enable</span>
<a name="l02899"></a>02899 <span class="preprocessor"></span>
<a name="l02900"></a>02900 <span class="comment">//*****************************************************************************</span>
<a name="l02901"></a>02901 <span class="comment">//</span>
<a name="l02902"></a>02902 <span class="comment">// The following are defines for the bit fields in the UART_O_IFLS register.</span>
<a name="l02903"></a>02903 <span class="comment">//</span>
<a name="l02904"></a>02904 <span class="comment">//*****************************************************************************</span>
<a name="l02905"></a><a class="code" href="tm4c123gh6pm_8h.html#ab59634e01aae08d0f8e4dfc07d3e4f2a">02905</a> <span class="preprocessor">#define UART_IFLS_RX_M          0x00000038  // UART Receive Interrupt FIFO</span>
<a name="l02906"></a>02906 <span class="preprocessor"></span>                                            <span class="comment">// Level Select</span>
<a name="l02907"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4900202b2ff31ed0a12b5742dbc24bf">02907</a> <span class="preprocessor">#define UART_IFLS_RX1_8         0x00000000  // RX FIFO &gt;= 1/8 full</span>
<a name="l02908"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e52819e38918fe902ea64e3c3eaaa24">02908</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_RX2_8         0x00000008  // RX FIFO &gt;= 1/4 full</span>
<a name="l02909"></a><a class="code" href="tm4c123gh6pm_8h.html#a1daffda1d572d2e0ab26a61e1a7586a6">02909</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_RX4_8         0x00000010  // RX FIFO &gt;= 1/2 full (default)</span>
<a name="l02910"></a><a class="code" href="tm4c123gh6pm_8h.html#abb827d5cbe37db0d49df5c2a1ff10c52">02910</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_RX6_8         0x00000018  // RX FIFO &gt;= 3/4 full</span>
<a name="l02911"></a><a class="code" href="tm4c123gh6pm_8h.html#a130ca29814118526aed223296348e951">02911</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_RX7_8         0x00000020  // RX FIFO &gt;= 7/8 full</span>
<a name="l02912"></a><a class="code" href="tm4c123gh6pm_8h.html#a34d7f62cc93dc2490604bcf4e6afcb1f">02912</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_TX_M          0x00000007  // UART Transmit Interrupt FIFO</span>
<a name="l02913"></a>02913 <span class="preprocessor"></span>                                            <span class="comment">// Level Select</span>
<a name="l02914"></a><a class="code" href="tm4c123gh6pm_8h.html#af5b9a2117068af5a87a9897487100b18">02914</a> <span class="preprocessor">#define UART_IFLS_TX1_8         0x00000000  // TX FIFO &lt;= 1/8 full</span>
<a name="l02915"></a><a class="code" href="tm4c123gh6pm_8h.html#a047badc38e4a7f3cd80fd8f8d652080f">02915</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_TX2_8         0x00000001  // TX FIFO &lt;= 1/4 full</span>
<a name="l02916"></a><a class="code" href="tm4c123gh6pm_8h.html#ac74dc6ca9e964467043b0a884e2cc497">02916</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_TX4_8         0x00000002  // TX FIFO &lt;= 1/2 full (default)</span>
<a name="l02917"></a><a class="code" href="tm4c123gh6pm_8h.html#a436bb4f6fc96c00ab01eedb2e70cf271">02917</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_TX6_8         0x00000003  // TX FIFO &lt;= 3/4 full</span>
<a name="l02918"></a><a class="code" href="tm4c123gh6pm_8h.html#a29245e96e6204fa081642971ee65e103">02918</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IFLS_TX7_8         0x00000004  // TX FIFO &lt;= 7/8 full</span>
<a name="l02919"></a>02919 <span class="preprocessor"></span>
<a name="l02920"></a>02920 <span class="comment">//*****************************************************************************</span>
<a name="l02921"></a>02921 <span class="comment">//</span>
<a name="l02922"></a>02922 <span class="comment">// The following are defines for the bit fields in the UART_O_IM register.</span>
<a name="l02923"></a>02923 <span class="comment">//</span>
<a name="l02924"></a>02924 <span class="comment">//*****************************************************************************</span>
<a name="l02925"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7a05ad05d5e3ba626aa112f6572a83c">02925</a> <span class="preprocessor">#define UART_IM_9BITIM          0x00001000  // 9-Bit Mode Interrupt Mask</span>
<a name="l02926"></a><a class="code" href="tm4c123gh6pm_8h.html#a31eb54dcaa6a8b8f0cfa9b2546ecf90a">02926</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IM_OEIM            0x00000400  // UART Overrun Error Interrupt</span>
<a name="l02927"></a>02927 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l02928"></a><a class="code" href="tm4c123gh6pm_8h.html#a46f192668edb0a97e140d59d561f8018">02928</a> <span class="preprocessor">#define UART_IM_BEIM            0x00000200  // UART Break Error Interrupt Mask</span>
<a name="l02929"></a><a class="code" href="tm4c123gh6pm_8h.html#a82fb24baaca8bb73091c345efce113ba">02929</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IM_PEIM            0x00000100  // UART Parity Error Interrupt Mask</span>
<a name="l02930"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1bc63532f94fa71e77b820c211642e9">02930</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IM_FEIM            0x00000080  // UART Framing Error Interrupt</span>
<a name="l02931"></a>02931 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l02932"></a><a class="code" href="tm4c123gh6pm_8h.html#a527c259858bfb707366288c0469c38e2">02932</a> <span class="preprocessor">#define UART_IM_RTIM            0x00000040  // UART Receive Time-Out Interrupt</span>
<a name="l02933"></a>02933 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l02934"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a390d47a4075123384c44717159d4bd">02934</a> <span class="preprocessor">#define UART_IM_TXIM            0x00000020  // UART Transmit Interrupt Mask</span>
<a name="l02935"></a><a class="code" href="tm4c123gh6pm_8h.html#abad98dd5a214f571cb0dca49383fed17">02935</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IM_RXIM            0x00000010  // UART Receive Interrupt Mask</span>
<a name="l02936"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6074fe2122c83eea06b72ba0e201cf3">02936</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IM_CTSMIM          0x00000002  // UART Clear to Send Modem</span>
<a name="l02937"></a>02937 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l02938"></a>02938 
<a name="l02939"></a>02939 <span class="comment">//*****************************************************************************</span>
<a name="l02940"></a>02940 <span class="comment">//</span>
<a name="l02941"></a>02941 <span class="comment">// The following are defines for the bit fields in the UART_O_RIS register.</span>
<a name="l02942"></a>02942 <span class="comment">//</span>
<a name="l02943"></a>02943 <span class="comment">//*****************************************************************************</span>
<a name="l02944"></a><a class="code" href="tm4c123gh6pm_8h.html#ac993291b0a49a03a48d1c3c284aee533">02944</a> <span class="preprocessor">#define UART_RIS_9BITRIS        0x00001000  // 9-Bit Mode Raw Interrupt Status</span>
<a name="l02945"></a><a class="code" href="tm4c123gh6pm_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca">02945</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RIS_OERIS          0x00000400  // UART Overrun Error Raw Interrupt</span>
<a name="l02946"></a>02946 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02947"></a><a class="code" href="tm4c123gh6pm_8h.html#a303312aa60ec145d3c5d780a75a05f40">02947</a> <span class="preprocessor">#define UART_RIS_BERIS          0x00000200  // UART Break Error Raw Interrupt</span>
<a name="l02948"></a>02948 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02949"></a><a class="code" href="tm4c123gh6pm_8h.html#a2246a028ff7429bcddfdc9735a9a7481">02949</a> <span class="preprocessor">#define UART_RIS_PERIS          0x00000100  // UART Parity Error Raw Interrupt</span>
<a name="l02950"></a>02950 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02951"></a><a class="code" href="tm4c123gh6pm_8h.html#afe6a00b730c17b146b148fdc5013a786">02951</a> <span class="preprocessor">#define UART_RIS_FERIS          0x00000080  // UART Framing Error Raw Interrupt</span>
<a name="l02952"></a>02952 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02953"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b0800b96f3dba1a382944049fe752de">02953</a> <span class="preprocessor">#define UART_RIS_RTRIS          0x00000040  // UART Receive Time-Out Raw</span>
<a name="l02954"></a>02954 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02955"></a><a class="code" href="tm4c123gh6pm_8h.html#a015712c3da86b67df5d3476b916c7d5a">02955</a> <span class="preprocessor">#define UART_RIS_TXRIS          0x00000020  // UART Transmit Raw Interrupt</span>
<a name="l02956"></a>02956 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02957"></a><a class="code" href="tm4c123gh6pm_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c">02957</a> <span class="preprocessor">#define UART_RIS_RXRIS          0x00000010  // UART Receive Raw Interrupt</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02959"></a><a class="code" href="tm4c123gh6pm_8h.html#ae69f897d7b1b83d511226c5220a69e6e">02959</a> <span class="preprocessor">#define UART_RIS_CTSRIS         0x00000002  // UART Clear to Send Modem Raw</span>
<a name="l02960"></a>02960 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02961"></a>02961 
<a name="l02962"></a>02962 <span class="comment">//*****************************************************************************</span>
<a name="l02963"></a>02963 <span class="comment">//</span>
<a name="l02964"></a>02964 <span class="comment">// The following are defines for the bit fields in the UART_O_MIS register.</span>
<a name="l02965"></a>02965 <span class="comment">//</span>
<a name="l02966"></a>02966 <span class="comment">//*****************************************************************************</span>
<a name="l02967"></a><a class="code" href="tm4c123gh6pm_8h.html#aecab4cb8f156356b50b738ab7c7ebeb7">02967</a> <span class="preprocessor">#define UART_MIS_9BITMIS        0x00001000  // 9-Bit Mode Masked Interrupt</span>
<a name="l02968"></a>02968 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02969"></a><a class="code" href="tm4c123gh6pm_8h.html#aedbd4da61074ef1d9dca18fab28e759a">02969</a> <span class="preprocessor">#define UART_MIS_OEMIS          0x00000400  // UART Overrun Error Masked</span>
<a name="l02970"></a>02970 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02971"></a><a class="code" href="tm4c123gh6pm_8h.html#aa556f30b086326cae5664fcd21828f89">02971</a> <span class="preprocessor">#define UART_MIS_BEMIS          0x00000200  // UART Break Error Masked</span>
<a name="l02972"></a>02972 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02973"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a673bd27ed474a3a027a064f7e085c3">02973</a> <span class="preprocessor">#define UART_MIS_PEMIS          0x00000100  // UART Parity Error Masked</span>
<a name="l02974"></a>02974 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02975"></a><a class="code" href="tm4c123gh6pm_8h.html#a78e27e0733dcfe5b63508668d8f16003">02975</a> <span class="preprocessor">#define UART_MIS_FEMIS          0x00000080  // UART Framing Error Masked</span>
<a name="l02976"></a>02976 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02977"></a><a class="code" href="tm4c123gh6pm_8h.html#a204c9da24bd07516220e8d42604e0fbc">02977</a> <span class="preprocessor">#define UART_MIS_RTMIS          0x00000040  // UART Receive Time-Out Masked</span>
<a name="l02978"></a>02978 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02979"></a><a class="code" href="tm4c123gh6pm_8h.html#a60d34063d4ba4c39b7068b4211a5fb65">02979</a> <span class="preprocessor">#define UART_MIS_TXMIS          0x00000020  // UART Transmit Masked Interrupt</span>
<a name="l02980"></a>02980 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02981"></a><a class="code" href="tm4c123gh6pm_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49">02981</a> <span class="preprocessor">#define UART_MIS_RXMIS          0x00000010  // UART Receive Masked Interrupt</span>
<a name="l02982"></a>02982 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l02983"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e08cdd4220d37ffaf4fbc8ca6fe007a">02983</a> <span class="preprocessor">#define UART_MIS_CTSMIS         0x00000002  // UART Clear to Send Modem Masked</span>
<a name="l02984"></a>02984 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l02985"></a>02985 
<a name="l02986"></a>02986 <span class="comment">//*****************************************************************************</span>
<a name="l02987"></a>02987 <span class="comment">//</span>
<a name="l02988"></a>02988 <span class="comment">// The following are defines for the bit fields in the UART_O_ICR register.</span>
<a name="l02989"></a>02989 <span class="comment">//</span>
<a name="l02990"></a>02990 <span class="comment">//*****************************************************************************</span>
<a name="l02991"></a><a class="code" href="tm4c123gh6pm_8h.html#ae190da998a2ce08bda3268bd74d05625">02991</a> <span class="preprocessor">#define UART_ICR_9BITIC         0x00001000  // 9-Bit Mode Interrupt Clear</span>
<a name="l02992"></a><a class="code" href="tm4c123gh6pm_8h.html#a2702ef112b66762428860496a17d5ac7">02992</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_OEIC           0x00000400  // Overrun Error Interrupt Clear</span>
<a name="l02993"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7871455810b637d6dabd49f93e9f938">02993</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_BEIC           0x00000200  // Break Error Interrupt Clear</span>
<a name="l02994"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cab3fec193ca085929fb647fb172a51">02994</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_PEIC           0x00000100  // Parity Error Interrupt Clear</span>
<a name="l02995"></a><a class="code" href="tm4c123gh6pm_8h.html#acfd4c00cc220a03cf93ea650992ac74c">02995</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_FEIC           0x00000080  // Framing Error Interrupt Clear</span>
<a name="l02996"></a><a class="code" href="tm4c123gh6pm_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93">02996</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_RTIC           0x00000040  // Receive Time-Out Interrupt Clear</span>
<a name="l02997"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3da8a34e068343959956f8bb62be16b">02997</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_TXIC           0x00000020  // Transmit Interrupt Clear</span>
<a name="l02998"></a><a class="code" href="tm4c123gh6pm_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed">02998</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_RXIC           0x00000010  // Receive Interrupt Clear</span>
<a name="l02999"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a19b6e05f231db89b0bcb70b63f812c">02999</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_ICR_CTSMIC         0x00000002  // UART Clear to Send Modem</span>
<a name="l03000"></a>03000 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l03001"></a>03001 
<a name="l03002"></a>03002 <span class="comment">//*****************************************************************************</span>
<a name="l03003"></a>03003 <span class="comment">//</span>
<a name="l03004"></a>03004 <span class="comment">// The following are defines for the bit fields in the UART_O_DMACTL register.</span>
<a name="l03005"></a>03005 <span class="comment">//</span>
<a name="l03006"></a>03006 <span class="comment">//*****************************************************************************</span>
<a name="l03007"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1fd3871951b17e306c5e616f0c131a0">03007</a> <span class="preprocessor">#define UART_DMACTL_DMAERR      0x00000004  // DMA on Error</span>
<a name="l03008"></a><a class="code" href="tm4c123gh6pm_8h.html#a237d4a08c2819e668fb7d7fb5ad308cd">03008</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DMACTL_TXDMAE      0x00000002  // Transmit DMA Enable</span>
<a name="l03009"></a><a class="code" href="tm4c123gh6pm_8h.html#ad01fa53a8abced4fbc821b3c34289d1a">03009</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_DMACTL_RXDMAE      0x00000001  // Receive DMA Enable</span>
<a name="l03010"></a>03010 <span class="preprocessor"></span>
<a name="l03011"></a>03011 <span class="comment">//*****************************************************************************</span>
<a name="l03012"></a>03012 <span class="comment">//</span>
<a name="l03013"></a>03013 <span class="comment">// The following are defines for the bit fields in the UART_O_9BITADDR</span>
<a name="l03014"></a>03014 <span class="comment">// register.</span>
<a name="l03015"></a>03015 <span class="comment">//</span>
<a name="l03016"></a>03016 <span class="comment">//*****************************************************************************</span>
<a name="l03017"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ae21303cb490bce801c9984dd81f379">03017</a> <span class="preprocessor">#define UART_9BITADDR_9BITEN    0x00008000  // Enable 9-Bit Mode</span>
<a name="l03018"></a><a class="code" href="tm4c123gh6pm_8h.html#a920261f1340cb7390a55cd84a4dc7f4f">03018</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_9BITADDR_ADDR_M    0x000000FF  // Self Address for 9-Bit Mode</span>
<a name="l03019"></a><a class="code" href="tm4c123gh6pm_8h.html#aad428090a39dab5b15e65f8ae96b1aaa">03019</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_9BITADDR_ADDR_S    0</span>
<a name="l03020"></a>03020 <span class="preprocessor"></span>
<a name="l03021"></a>03021 <span class="comment">//*****************************************************************************</span>
<a name="l03022"></a>03022 <span class="comment">//</span>
<a name="l03023"></a>03023 <span class="comment">// The following are defines for the bit fields in the UART_O_9BITAMASK</span>
<a name="l03024"></a>03024 <span class="comment">// register.</span>
<a name="l03025"></a>03025 <span class="comment">//</span>
<a name="l03026"></a>03026 <span class="comment">//*****************************************************************************</span>
<a name="l03027"></a><a class="code" href="tm4c123gh6pm_8h.html#abd0637e9bd87f2215ac7adf83c019f58">03027</a> <span class="preprocessor">#define UART_9BITAMASK_MASK_M   0x000000FF  // Self Address Mask for 9-Bit Mode</span>
<a name="l03028"></a><a class="code" href="tm4c123gh6pm_8h.html#acad9f4cdd94a76e581d4a1927a5e82af">03028</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_9BITAMASK_MASK_S   0</span>
<a name="l03029"></a>03029 <span class="preprocessor"></span>
<a name="l03030"></a>03030 <span class="comment">//*****************************************************************************</span>
<a name="l03031"></a>03031 <span class="comment">//</span>
<a name="l03032"></a>03032 <span class="comment">// The following are defines for the bit fields in the UART_O_PP register.</span>
<a name="l03033"></a>03033 <span class="comment">//</span>
<a name="l03034"></a>03034 <span class="comment">//*****************************************************************************</span>
<a name="l03035"></a><a class="code" href="tm4c123gh6pm_8h.html#a56d8821cb62200c45b7c450d896a5ef9">03035</a> <span class="preprocessor">#define UART_PP_NB              0x00000002  // 9-Bit Support</span>
<a name="l03036"></a><a class="code" href="tm4c123gh6pm_8h.html#aeac341bb950b53fb14abbb801c2c5010">03036</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PP_SC              0x00000001  // Smart Card Support</span>
<a name="l03037"></a>03037 <span class="preprocessor"></span>
<a name="l03038"></a>03038 <span class="comment">//*****************************************************************************</span>
<a name="l03039"></a>03039 <span class="comment">//</span>
<a name="l03040"></a>03040 <span class="comment">// The following are defines for the bit fields in the UART_O_CC register.</span>
<a name="l03041"></a>03041 <span class="comment">//</span>
<a name="l03042"></a>03042 <span class="comment">//*****************************************************************************</span>
<a name="l03043"></a><a class="code" href="tm4c123gh6pm_8h.html#a30096f2db053f12bb193052db9331546">03043</a> <span class="preprocessor">#define UART_CC_CS_M            0x0000000F  // UART Baud Clock Source</span>
<a name="l03044"></a><a class="code" href="tm4c123gh6pm_8h.html#afc8eff880490901a538ee6ea23364d18">03044</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CC_CS_SYSCLK       0x00000000  // System clock (based on clock</span>
<a name="l03045"></a>03045 <span class="preprocessor"></span>                                            <span class="comment">// source and divisor factor)</span>
<a name="l03046"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7e2d80dd63bb6eb2dd73ffae92fa6bc">03046</a> <span class="preprocessor">#define UART_CC_CS_PIOSC        0x00000005  // PIOSC</span>
<a name="l03047"></a>03047 <span class="preprocessor"></span>
<a name="l03048"></a>03048 <span class="comment">//*****************************************************************************</span>
<a name="l03049"></a>03049 <span class="comment">//</span>
<a name="l03050"></a>03050 <span class="comment">// The following are defines for the bit fields in the I2C_O_MSA register.</span>
<a name="l03051"></a>03051 <span class="comment">//</span>
<a name="l03052"></a>03052 <span class="comment">//*****************************************************************************</span>
<a name="l03053"></a><a class="code" href="tm4c123gh6pm_8h.html#a38438d5cab5618d1a973f045410916be">03053</a> <span class="preprocessor">#define I2C_MSA_SA_M            0x000000FE  // I2C Slave Address</span>
<a name="l03054"></a><a class="code" href="tm4c123gh6pm_8h.html#acb09f7cb84b10e77c9adc97b359b558b">03054</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MSA_RS              0x00000001  // Receive not send</span>
<a name="l03055"></a><a class="code" href="tm4c123gh6pm_8h.html#aec1240e2353cb8761fe683c1062ea19e">03055</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MSA_SA_S            1</span>
<a name="l03056"></a>03056 <span class="preprocessor"></span>
<a name="l03057"></a>03057 <span class="comment">//*****************************************************************************</span>
<a name="l03058"></a>03058 <span class="comment">//</span>
<a name="l03059"></a>03059 <span class="comment">// The following are defines for the bit fields in the I2C_O_MCS register.</span>
<a name="l03060"></a>03060 <span class="comment">//</span>
<a name="l03061"></a>03061 <span class="comment">//*****************************************************************************</span>
<a name="l03062"></a><a class="code" href="tm4c123gh6pm_8h.html#af4a44f8cd06fcc1107c55e5f4e228c52">03062</a> <span class="preprocessor">#define I2C_MCS_CLKTO           0x00000080  // Clock Timeout Error</span>
<a name="l03063"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b8adb0fc36ae5adb02982df1071e878">03063</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_BUSBSY          0x00000040  // Bus Busy</span>
<a name="l03064"></a><a class="code" href="tm4c123gh6pm_8h.html#a496b0e020fe6450d9a25834382db932e">03064</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_IDLE            0x00000020  // I2C Idle</span>
<a name="l03065"></a><a class="code" href="tm4c123gh6pm_8h.html#a12f64e16e9462ffedae297bf68566dec">03065</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ARBLST          0x00000010  // Arbitration Lost</span>
<a name="l03066"></a><a class="code" href="tm4c123gh6pm_8h.html#a928d6ec75c3043792bc5c6740c3cb020">03066</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_HS              0x00000010  // High-Speed Enable</span>
<a name="l03067"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3cafd26f982b8c69702f08b0f6592b7">03067</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ACK             0x00000008  // Data Acknowledge Enable</span>
<a name="l03068"></a><a class="code" href="tm4c123gh6pm_8h.html#a981d18e43fcb5a2ef0d0ac0765f3d632">03068</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_DATACK          0x00000008  // Acknowledge Data</span>
<a name="l03069"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d470fff9860efdc717e0ff2b8f003fa">03069</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ADRACK          0x00000004  // Acknowledge Address</span>
<a name="l03070"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2a9845789ca7401e680db6540cee7f3">03070</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_STOP            0x00000004  // Generate STOP</span>
<a name="l03071"></a><a class="code" href="tm4c123gh6pm_8h.html#a24cbbb7eff03142f278ad2429baababf">03071</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_ERROR           0x00000002  // Error</span>
<a name="l03072"></a><a class="code" href="tm4c123gh6pm_8h.html#add129ac811e354151bd37e6978692db8">03072</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_START           0x00000002  // Generate START</span>
<a name="l03073"></a><a class="code" href="tm4c123gh6pm_8h.html#a470a4ad0e4deb6ca24bdc32b32a26ef0">03073</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_RUN             0x00000001  // I2C Master Enable</span>
<a name="l03074"></a><a class="code" href="tm4c123gh6pm_8h.html#a381c92be97c10c3c9725db74832c46f6">03074</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCS_BUSY            0x00000001  // I2C Busy</span>
<a name="l03075"></a>03075 <span class="preprocessor"></span>
<a name="l03076"></a>03076 <span class="comment">//*****************************************************************************</span>
<a name="l03077"></a>03077 <span class="comment">//</span>
<a name="l03078"></a>03078 <span class="comment">// The following are defines for the bit fields in the I2C_O_MDR register.</span>
<a name="l03079"></a>03079 <span class="comment">//</span>
<a name="l03080"></a>03080 <span class="comment">//*****************************************************************************</span>
<a name="l03081"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bfa23e6ed33d58b2e1867396c255fae">03081</a> <span class="preprocessor">#define I2C_MDR_DATA_M          0x000000FF  // This byte contains the data</span>
<a name="l03082"></a>03082 <span class="preprocessor"></span>                                            <span class="comment">// transferred during a transaction</span>
<a name="l03083"></a><a class="code" href="tm4c123gh6pm_8h.html#ab717b0dee7d858f8a5ca705eede279fd">03083</a> <span class="preprocessor">#define I2C_MDR_DATA_S          0</span>
<a name="l03084"></a>03084 <span class="preprocessor"></span>
<a name="l03085"></a>03085 <span class="comment">//*****************************************************************************</span>
<a name="l03086"></a>03086 <span class="comment">//</span>
<a name="l03087"></a>03087 <span class="comment">// The following are defines for the bit fields in the I2C_O_MTPR register.</span>
<a name="l03088"></a>03088 <span class="comment">//</span>
<a name="l03089"></a>03089 <span class="comment">//*****************************************************************************</span>
<a name="l03090"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ea78b77b3cc45456dba5456eb8a3ad6">03090</a> <span class="preprocessor">#define I2C_MTPR_HS             0x00000080  // High-Speed Enable</span>
<a name="l03091"></a><a class="code" href="tm4c123gh6pm_8h.html#aab3c4b80a2b83c6a405254cf14832910">03091</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MTPR_TPR_M          0x0000007F  // Timer Period</span>
<a name="l03092"></a><a class="code" href="tm4c123gh6pm_8h.html#a87e6edbf7828625e0efb72ec82289b75">03092</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MTPR_TPR_S          0</span>
<a name="l03093"></a>03093 <span class="preprocessor"></span>
<a name="l03094"></a>03094 <span class="comment">//*****************************************************************************</span>
<a name="l03095"></a>03095 <span class="comment">//</span>
<a name="l03096"></a>03096 <span class="comment">// The following are defines for the bit fields in the I2C_O_MIMR register.</span>
<a name="l03097"></a>03097 <span class="comment">//</span>
<a name="l03098"></a>03098 <span class="comment">//*****************************************************************************</span>
<a name="l03099"></a><a class="code" href="tm4c123gh6pm_8h.html#ae41c30b33497295d38054f9575f701e4">03099</a> <span class="preprocessor">#define I2C_MIMR_CLKIM          0x00000002  // Clock Timeout Interrupt Mask</span>
<a name="l03100"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf88904c64bf1608f954299b820b79c2">03100</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MIMR_IM             0x00000001  // Master Interrupt Mask</span>
<a name="l03101"></a>03101 <span class="preprocessor"></span>
<a name="l03102"></a>03102 <span class="comment">//*****************************************************************************</span>
<a name="l03103"></a>03103 <span class="comment">//</span>
<a name="l03104"></a>03104 <span class="comment">// The following are defines for the bit fields in the I2C_O_MRIS register.</span>
<a name="l03105"></a>03105 <span class="comment">//</span>
<a name="l03106"></a>03106 <span class="comment">//*****************************************************************************</span>
<a name="l03107"></a><a class="code" href="tm4c123gh6pm_8h.html#a78152229f648be74034e9907fbeac0ec">03107</a> <span class="preprocessor">#define I2C_MRIS_CLKRIS         0x00000002  // Clock Timeout Raw Interrupt</span>
<a name="l03108"></a>03108 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03109"></a><a class="code" href="tm4c123gh6pm_8h.html#a015371a2988c3489343ca626d0a7af27">03109</a> <span class="preprocessor">#define I2C_MRIS_RIS            0x00000001  // Master Raw Interrupt Status</span>
<a name="l03110"></a>03110 <span class="preprocessor"></span>
<a name="l03111"></a>03111 <span class="comment">//*****************************************************************************</span>
<a name="l03112"></a>03112 <span class="comment">//</span>
<a name="l03113"></a>03113 <span class="comment">// The following are defines for the bit fields in the I2C_O_MMIS register.</span>
<a name="l03114"></a>03114 <span class="comment">//</span>
<a name="l03115"></a>03115 <span class="comment">//*****************************************************************************</span>
<a name="l03116"></a><a class="code" href="tm4c123gh6pm_8h.html#a7174d4dd13f29209d1191da5fa04bf4e">03116</a> <span class="preprocessor">#define I2C_MMIS_CLKMIS         0x00000002  // Clock Timeout Masked Interrupt</span>
<a name="l03117"></a>03117 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03118"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ad61c536a592c71d2ee4e9d76ef4ef5">03118</a> <span class="preprocessor">#define I2C_MMIS_MIS            0x00000001  // Masked Interrupt Status</span>
<a name="l03119"></a>03119 <span class="preprocessor"></span>
<a name="l03120"></a>03120 <span class="comment">//*****************************************************************************</span>
<a name="l03121"></a>03121 <span class="comment">//</span>
<a name="l03122"></a>03122 <span class="comment">// The following are defines for the bit fields in the I2C_O_MICR register.</span>
<a name="l03123"></a>03123 <span class="comment">//</span>
<a name="l03124"></a>03124 <span class="comment">//*****************************************************************************</span>
<a name="l03125"></a><a class="code" href="tm4c123gh6pm_8h.html#a59639a99c0b7a572d89b54ba39ee9d3d">03125</a> <span class="preprocessor">#define I2C_MICR_CLKIC          0x00000002  // Clock Timeout Interrupt Clear</span>
<a name="l03126"></a><a class="code" href="tm4c123gh6pm_8h.html#a4710a62314041659d2dc6e7bd8f8ad92">03126</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MICR_IC             0x00000001  // Master Interrupt Clear</span>
<a name="l03127"></a>03127 <span class="preprocessor"></span>
<a name="l03128"></a>03128 <span class="comment">//*****************************************************************************</span>
<a name="l03129"></a>03129 <span class="comment">//</span>
<a name="l03130"></a>03130 <span class="comment">// The following are defines for the bit fields in the I2C_O_MCR register.</span>
<a name="l03131"></a>03131 <span class="comment">//</span>
<a name="l03132"></a>03132 <span class="comment">//*****************************************************************************</span>
<a name="l03133"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e26664e90f15b3d0f44a861d9beacda">03133</a> <span class="preprocessor">#define I2C_MCR_GFE             0x00000040  // I2C Glitch Filter Enable</span>
<a name="l03134"></a><a class="code" href="tm4c123gh6pm_8h.html#afb4062b6e1079cfa7f9e1d1ddf445c26">03134</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR_SFE             0x00000020  // I2C Slave Function Enable</span>
<a name="l03135"></a><a class="code" href="tm4c123gh6pm_8h.html#a41a8a2195430a009df931da5ed05e39c">03135</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR_MFE             0x00000010  // I2C Master Function Enable</span>
<a name="l03136"></a><a class="code" href="tm4c123gh6pm_8h.html#a81152c209cb668619b2860ab9fc58076">03136</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR_LPBK            0x00000001  // I2C Loopback</span>
<a name="l03137"></a>03137 <span class="preprocessor"></span>
<a name="l03138"></a>03138 <span class="comment">//*****************************************************************************</span>
<a name="l03139"></a>03139 <span class="comment">//</span>
<a name="l03140"></a>03140 <span class="comment">// The following are defines for the bit fields in the I2C_O_MCLKOCNT register.</span>
<a name="l03141"></a>03141 <span class="comment">//</span>
<a name="l03142"></a>03142 <span class="comment">//*****************************************************************************</span>
<a name="l03143"></a><a class="code" href="tm4c123gh6pm_8h.html#a2452d20ed86d2a0867dfd509e395b476">03143</a> <span class="preprocessor">#define I2C_MCLKOCNT_CNTL_M     0x000000FF  // I2C Master Count</span>
<a name="l03144"></a><a class="code" href="tm4c123gh6pm_8h.html#abad34d4757b57274fb8cfd871d54c7a1">03144</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCLKOCNT_CNTL_S     0</span>
<a name="l03145"></a>03145 <span class="preprocessor"></span>
<a name="l03146"></a>03146 <span class="comment">//*****************************************************************************</span>
<a name="l03147"></a>03147 <span class="comment">//</span>
<a name="l03148"></a>03148 <span class="comment">// The following are defines for the bit fields in the I2C_O_MBMON register.</span>
<a name="l03149"></a>03149 <span class="comment">//</span>
<a name="l03150"></a>03150 <span class="comment">//*****************************************************************************</span>
<a name="l03151"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e62331c8be6c11b739d090b34cf2bcc">03151</a> <span class="preprocessor">#define I2C_MBMON_SDA           0x00000002  // I2C SDA Status</span>
<a name="l03152"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f338404a731c8a28bbb120460fb2983">03152</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MBMON_SCL           0x00000001  // I2C SCL Status</span>
<a name="l03153"></a>03153 <span class="preprocessor"></span>
<a name="l03154"></a>03154 <span class="comment">//*****************************************************************************</span>
<a name="l03155"></a>03155 <span class="comment">//</span>
<a name="l03156"></a>03156 <span class="comment">// The following are defines for the bit fields in the I2C_O_MCR2 register.</span>
<a name="l03157"></a>03157 <span class="comment">//</span>
<a name="l03158"></a>03158 <span class="comment">//*****************************************************************************</span>
<a name="l03159"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0da327d8f19badf63f6c95f1a6c832d">03159</a> <span class="preprocessor">#define I2C_MCR2_GFPW_M         0x00000070  // I2C Glitch Filter Pulse Width</span>
<a name="l03160"></a><a class="code" href="tm4c123gh6pm_8h.html#a47a74a082192825b0453b183ec417619">03160</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_BYPASS    0x00000000  // Bypass</span>
<a name="l03161"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d18551adbe6ab453ea1c368e5ee9474">03161</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_1         0x00000010  // 1 clock</span>
<a name="l03162"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ee70ecbbdec0140f3232f68594712d7">03162</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_2         0x00000020  // 2 clocks</span>
<a name="l03163"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c73834634df01ede74fefeef45c0b90">03163</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_3         0x00000030  // 3 clocks</span>
<a name="l03164"></a><a class="code" href="tm4c123gh6pm_8h.html#ae404e98d8a841c1d1631f55aaa43472c">03164</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_4         0x00000040  // 4 clocks</span>
<a name="l03165"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6bc49d9d62857451f181ea6fd822cd8">03165</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_8         0x00000050  // 8 clocks</span>
<a name="l03166"></a><a class="code" href="tm4c123gh6pm_8h.html#a05d6710182fd1f030fc84292cc660d88">03166</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_16        0x00000060  // 16 clocks</span>
<a name="l03167"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0fda7912302eb5f0a731aa9b8e50f26">03167</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_MCR2_GFPW_31        0x00000070  // 31 clocks</span>
<a name="l03168"></a>03168 <span class="preprocessor"></span>
<a name="l03169"></a>03169 <span class="comment">//*****************************************************************************</span>
<a name="l03170"></a>03170 <span class="comment">//</span>
<a name="l03171"></a>03171 <span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR register.</span>
<a name="l03172"></a>03172 <span class="comment">//</span>
<a name="l03173"></a>03173 <span class="comment">//*****************************************************************************</span>
<a name="l03174"></a><a class="code" href="tm4c123gh6pm_8h.html#a936d25a2651630b37da12616c8040b18">03174</a> <span class="preprocessor">#define I2C_SOAR_OAR_M          0x0000007F  // I2C Slave Own Address</span>
<a name="l03175"></a><a class="code" href="tm4c123gh6pm_8h.html#a813a99af5d2a9dd6bda4ef9e351b883e">03175</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SOAR_OAR_S          0</span>
<a name="l03176"></a>03176 <span class="preprocessor"></span>
<a name="l03177"></a>03177 <span class="comment">//*****************************************************************************</span>
<a name="l03178"></a>03178 <span class="comment">//</span>
<a name="l03179"></a>03179 <span class="comment">// The following are defines for the bit fields in the I2C_O_SCSR register.</span>
<a name="l03180"></a>03180 <span class="comment">//</span>
<a name="l03181"></a>03181 <span class="comment">//*****************************************************************************</span>
<a name="l03182"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6fbd58e2735dd8eae8e80b61b3a029e">03182</a> <span class="preprocessor">#define I2C_SCSR_OAR2SEL        0x00000008  // OAR2 Address Matched</span>
<a name="l03183"></a><a class="code" href="tm4c123gh6pm_8h.html#a3483b0e46cf189ed1d386fa0f18cf328">03183</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_FBR            0x00000004  // First Byte Received</span>
<a name="l03184"></a><a class="code" href="tm4c123gh6pm_8h.html#a02ce9f87473f86549ce7ae25ed637979">03184</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_TREQ           0x00000002  // Transmit Request</span>
<a name="l03185"></a><a class="code" href="tm4c123gh6pm_8h.html#ac103568c30edd776e9242162496c36db">03185</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_DA             0x00000001  // Device Active</span>
<a name="l03186"></a><a class="code" href="tm4c123gh6pm_8h.html#ae84e6eeba8fabe8c31c1ba6fc6cf06b0">03186</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SCSR_RREQ           0x00000001  // Receive Request</span>
<a name="l03187"></a>03187 <span class="preprocessor"></span>
<a name="l03188"></a>03188 <span class="comment">//*****************************************************************************</span>
<a name="l03189"></a>03189 <span class="comment">//</span>
<a name="l03190"></a>03190 <span class="comment">// The following are defines for the bit fields in the I2C_O_SDR register.</span>
<a name="l03191"></a>03191 <span class="comment">//</span>
<a name="l03192"></a>03192 <span class="comment">//*****************************************************************************</span>
<a name="l03193"></a><a class="code" href="tm4c123gh6pm_8h.html#a01e09dc5962c06b1d84cbbcf5df1647e">03193</a> <span class="preprocessor">#define I2C_SDR_DATA_M          0x000000FF  // Data for Transfer</span>
<a name="l03194"></a><a class="code" href="tm4c123gh6pm_8h.html#ae555376a36ca733cdc4de95b23bc16f1">03194</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SDR_DATA_S          0</span>
<a name="l03195"></a>03195 <span class="preprocessor"></span>
<a name="l03196"></a>03196 <span class="comment">//*****************************************************************************</span>
<a name="l03197"></a>03197 <span class="comment">//</span>
<a name="l03198"></a>03198 <span class="comment">// The following are defines for the bit fields in the I2C_O_SIMR register.</span>
<a name="l03199"></a>03199 <span class="comment">//</span>
<a name="l03200"></a>03200 <span class="comment">//*****************************************************************************</span>
<a name="l03201"></a><a class="code" href="tm4c123gh6pm_8h.html#aed0e2767d9f837cd98097565be0159e8">03201</a> <span class="preprocessor">#define I2C_SIMR_STOPIM         0x00000004  // Stop Condition Interrupt Mask</span>
<a name="l03202"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b282d20b831b0d7603ddc5638e541cb">03202</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SIMR_STARTIM        0x00000002  // Start Condition Interrupt Mask</span>
<a name="l03203"></a><a class="code" href="tm4c123gh6pm_8h.html#a69b55d528b7d32738bf36b7abcc33cb7">03203</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SIMR_DATAIM         0x00000001  // Data Interrupt Mask</span>
<a name="l03204"></a>03204 <span class="preprocessor"></span>
<a name="l03205"></a>03205 <span class="comment">//*****************************************************************************</span>
<a name="l03206"></a>03206 <span class="comment">//</span>
<a name="l03207"></a>03207 <span class="comment">// The following are defines for the bit fields in the I2C_O_SRIS register.</span>
<a name="l03208"></a>03208 <span class="comment">//</span>
<a name="l03209"></a>03209 <span class="comment">//*****************************************************************************</span>
<a name="l03210"></a><a class="code" href="tm4c123gh6pm_8h.html#ac240d9a73d4216817c1599acd7a83af9">03210</a> <span class="preprocessor">#define I2C_SRIS_STOPRIS        0x00000004  // Stop Condition Raw Interrupt</span>
<a name="l03211"></a>03211 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03212"></a><a class="code" href="tm4c123gh6pm_8h.html#a494d796589ef88013b8a9288d8e18fb3">03212</a> <span class="preprocessor">#define I2C_SRIS_STARTRIS       0x00000002  // Start Condition Raw Interrupt</span>
<a name="l03213"></a>03213 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03214"></a><a class="code" href="tm4c123gh6pm_8h.html#a494bc007fd396e59cd9336cd726f7736">03214</a> <span class="preprocessor">#define I2C_SRIS_DATARIS        0x00000001  // Data Raw Interrupt Status</span>
<a name="l03215"></a>03215 <span class="preprocessor"></span>
<a name="l03216"></a>03216 <span class="comment">//*****************************************************************************</span>
<a name="l03217"></a>03217 <span class="comment">//</span>
<a name="l03218"></a>03218 <span class="comment">// The following are defines for the bit fields in the I2C_O_SMIS register.</span>
<a name="l03219"></a>03219 <span class="comment">//</span>
<a name="l03220"></a>03220 <span class="comment">//*****************************************************************************</span>
<a name="l03221"></a><a class="code" href="tm4c123gh6pm_8h.html#a701bf1fe6b81cabd5320fe345d9fa913">03221</a> <span class="preprocessor">#define I2C_SMIS_STOPMIS        0x00000004  // Stop Condition Masked Interrupt</span>
<a name="l03222"></a>03222 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03223"></a><a class="code" href="tm4c123gh6pm_8h.html#ad98abf0ff0cfecd7198823b4262bb212">03223</a> <span class="preprocessor">#define I2C_SMIS_STARTMIS       0x00000002  // Start Condition Masked Interrupt</span>
<a name="l03224"></a>03224 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03225"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4bdc3a701becc9d04ce76daa83fb2b6">03225</a> <span class="preprocessor">#define I2C_SMIS_DATAMIS        0x00000001  // Data Masked Interrupt Status</span>
<a name="l03226"></a>03226 <span class="preprocessor"></span>
<a name="l03227"></a>03227 <span class="comment">//*****************************************************************************</span>
<a name="l03228"></a>03228 <span class="comment">//</span>
<a name="l03229"></a>03229 <span class="comment">// The following are defines for the bit fields in the I2C_O_SICR register.</span>
<a name="l03230"></a>03230 <span class="comment">//</span>
<a name="l03231"></a>03231 <span class="comment">//*****************************************************************************</span>
<a name="l03232"></a><a class="code" href="tm4c123gh6pm_8h.html#adce824b93b9630b2ff536ab71da61e32">03232</a> <span class="preprocessor">#define I2C_SICR_STOPIC         0x00000004  // Stop Condition Interrupt Clear</span>
<a name="l03233"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d699ff03ddfe9f991a448d853b89b7c">03233</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SICR_STARTIC        0x00000002  // Start Condition Interrupt Clear</span>
<a name="l03234"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0de1e1d5485525469027f9e7e5c0949">03234</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SICR_DATAIC         0x00000001  // Data Interrupt Clear</span>
<a name="l03235"></a>03235 <span class="preprocessor"></span>
<a name="l03236"></a>03236 <span class="comment">//*****************************************************************************</span>
<a name="l03237"></a>03237 <span class="comment">//</span>
<a name="l03238"></a>03238 <span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR2 register.</span>
<a name="l03239"></a>03239 <span class="comment">//</span>
<a name="l03240"></a>03240 <span class="comment">//*****************************************************************************</span>
<a name="l03241"></a><a class="code" href="tm4c123gh6pm_8h.html#a9992f884086c8e6c59002f1306be485a">03241</a> <span class="preprocessor">#define I2C_SOAR2_OAR2EN        0x00000080  // I2C Slave Own Address 2 Enable</span>
<a name="l03242"></a><a class="code" href="tm4c123gh6pm_8h.html#ad553e941734e3790a34360f3e22784b8">03242</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SOAR2_OAR2_M        0x0000007F  // I2C Slave Own Address 2</span>
<a name="l03243"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9744803c09033fbb981dc6d23178d75">03243</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SOAR2_OAR2_S        0</span>
<a name="l03244"></a>03244 <span class="preprocessor"></span>
<a name="l03245"></a>03245 <span class="comment">//*****************************************************************************</span>
<a name="l03246"></a>03246 <span class="comment">//</span>
<a name="l03247"></a>03247 <span class="comment">// The following are defines for the bit fields in the I2C_O_SACKCTL register.</span>
<a name="l03248"></a>03248 <span class="comment">//</span>
<a name="l03249"></a>03249 <span class="comment">//*****************************************************************************</span>
<a name="l03250"></a><a class="code" href="tm4c123gh6pm_8h.html#afa7f2af43db45f256651cf1ff0d46659">03250</a> <span class="preprocessor">#define I2C_SACKCTL_ACKOVAL     0x00000002  // I2C Slave ACK Override Value</span>
<a name="l03251"></a><a class="code" href="tm4c123gh6pm_8h.html#a117ada97604ca6a0ec46c3cb461db5e1">03251</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_SACKCTL_ACKOEN      0x00000001  // I2C Slave ACK Override Enable</span>
<a name="l03252"></a>03252 <span class="preprocessor"></span>
<a name="l03253"></a>03253 <span class="comment">//*****************************************************************************</span>
<a name="l03254"></a>03254 <span class="comment">//</span>
<a name="l03255"></a>03255 <span class="comment">// The following are defines for the bit fields in the I2C_O_PP register.</span>
<a name="l03256"></a>03256 <span class="comment">//</span>
<a name="l03257"></a>03257 <span class="comment">//*****************************************************************************</span>
<a name="l03258"></a><a class="code" href="tm4c123gh6pm_8h.html#afeacbbf81695cb523764839b7f68427d">03258</a> <span class="preprocessor">#define I2C_PP_HS               0x00000001  // High-Speed Capable</span>
<a name="l03259"></a>03259 <span class="preprocessor"></span>
<a name="l03260"></a>03260 <span class="comment">//*****************************************************************************</span>
<a name="l03261"></a>03261 <span class="comment">//</span>
<a name="l03262"></a>03262 <span class="comment">// The following are defines for the bit fields in the I2C_O_PC register.</span>
<a name="l03263"></a>03263 <span class="comment">//</span>
<a name="l03264"></a>03264 <span class="comment">//*****************************************************************************</span>
<a name="l03265"></a><a class="code" href="tm4c123gh6pm_8h.html#af0124d548759a1d19161d275679f2f38">03265</a> <span class="preprocessor">#define I2C_PC_HS               0x00000001  // High-Speed Capable</span>
<a name="l03266"></a>03266 <span class="preprocessor"></span>
<a name="l03267"></a>03267 <span class="comment">//*****************************************************************************</span>
<a name="l03268"></a>03268 <span class="comment">//</span>
<a name="l03269"></a>03269 <span class="comment">// The following are defines for the bit fields in the PWM_O_CTL register.</span>
<a name="l03270"></a>03270 <span class="comment">//</span>
<a name="l03271"></a>03271 <span class="comment">//*****************************************************************************</span>
<a name="l03272"></a><a class="code" href="tm4c123gh6pm_8h.html#abecab8c64092a4b17fdd433db6f56510">03272</a> <span class="preprocessor">#define PWM_CTL_GLOBALSYNC3     0x00000008  // Update PWM Generator 3</span>
<a name="l03273"></a><a class="code" href="tm4c123gh6pm_8h.html#afd552489fa90d6d2a6c9bcd8c847657f">03273</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC2     0x00000004  // Update PWM Generator 2</span>
<a name="l03274"></a><a class="code" href="tm4c123gh6pm_8h.html#a14b4f17dceadc47c444b421af11b2f07">03274</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC1     0x00000002  // Update PWM Generator 1</span>
<a name="l03275"></a><a class="code" href="tm4c123gh6pm_8h.html#a9efd64dfa960ca766d1a02f577443e6f">03275</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC0     0x00000001  // Update PWM Generator 0</span>
<a name="l03276"></a>03276 <span class="preprocessor"></span>
<a name="l03277"></a>03277 <span class="comment">//*****************************************************************************</span>
<a name="l03278"></a>03278 <span class="comment">//</span>
<a name="l03279"></a>03279 <span class="comment">// The following are defines for the bit fields in the PWM_O_SYNC register.</span>
<a name="l03280"></a>03280 <span class="comment">//</span>
<a name="l03281"></a>03281 <span class="comment">//*****************************************************************************</span>
<a name="l03282"></a><a class="code" href="tm4c123gh6pm_8h.html#a547aa44810c0ab1d778173b923376b80">03282</a> <span class="preprocessor">#define PWM_SYNC_SYNC3          0x00000008  // Reset Generator 3 Counter</span>
<a name="l03283"></a><a class="code" href="tm4c123gh6pm_8h.html#a5dac600c989d7a3f2fb558697bd98aa3">03283</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SYNC_SYNC2          0x00000004  // Reset Generator 2 Counter</span>
<a name="l03284"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a49d12f649b07fc528c54a2dfccfc8d">03284</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SYNC_SYNC1          0x00000002  // Reset Generator 1 Counter</span>
<a name="l03285"></a><a class="code" href="tm4c123gh6pm_8h.html#a2982c1a4e7360c55c824319ac9efbd71">03285</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_SYNC_SYNC0          0x00000001  // Reset Generator 0 Counter</span>
<a name="l03286"></a>03286 <span class="preprocessor"></span>
<a name="l03287"></a>03287 <span class="comment">//*****************************************************************************</span>
<a name="l03288"></a>03288 <span class="comment">//</span>
<a name="l03289"></a>03289 <span class="comment">// The following are defines for the bit fields in the PWM_O_ENABLE register.</span>
<a name="l03290"></a>03290 <span class="comment">//</span>
<a name="l03291"></a>03291 <span class="comment">//*****************************************************************************</span>
<a name="l03292"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ce19300526527320f790dc9639415fa">03292</a> <span class="preprocessor">#define PWM_ENABLE_PWM7EN       0x00000080  // MnPWM7 Output Enable</span>
<a name="l03293"></a><a class="code" href="tm4c123gh6pm_8h.html#a502239759d7530d919c28e1f6afe66bd">03293</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM6EN       0x00000040  // MnPWM6 Output Enable</span>
<a name="l03294"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6098cd10dc189827f88cb6a7aad9060">03294</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM5EN       0x00000020  // MnPWM5 Output Enable</span>
<a name="l03295"></a><a class="code" href="tm4c123gh6pm_8h.html#a46c8baa000c36261cbb3605deb371428">03295</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM4EN       0x00000010  // MnPWM4 Output Enable</span>
<a name="l03296"></a><a class="code" href="tm4c123gh6pm_8h.html#a22216a88742c6399ac6a77b85a68aa11">03296</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM3EN       0x00000008  // MnPWM3 Output Enable</span>
<a name="l03297"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b9c1e1eeba53b279bc3a05519e75e18">03297</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM2EN       0x00000004  // MnPWM2 Output Enable</span>
<a name="l03298"></a><a class="code" href="tm4c123gh6pm_8h.html#ab41e76d4d3977270166f8cdba1aaf194">03298</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM1EN       0x00000002  // MnPWM1 Output Enable</span>
<a name="l03299"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa6f52ba610d144dd4dec5dda8c2918c">03299</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENABLE_PWM0EN       0x00000001  // MnPWM0 Output Enable</span>
<a name="l03300"></a>03300 <span class="preprocessor"></span>
<a name="l03301"></a>03301 <span class="comment">//*****************************************************************************</span>
<a name="l03302"></a>03302 <span class="comment">//</span>
<a name="l03303"></a>03303 <span class="comment">// The following are defines for the bit fields in the PWM_O_INVERT register.</span>
<a name="l03304"></a>03304 <span class="comment">//</span>
<a name="l03305"></a>03305 <span class="comment">//*****************************************************************************</span>
<a name="l03306"></a><a class="code" href="tm4c123gh6pm_8h.html#a6273063908c289411b50dd6cca813ac5">03306</a> <span class="preprocessor">#define PWM_INVERT_PWM7INV      0x00000080  // Invert MnPWM7 Signal</span>
<a name="l03307"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bbf705e24992775ed083b24ad6c516f">03307</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM6INV      0x00000040  // Invert MnPWM6 Signal</span>
<a name="l03308"></a><a class="code" href="tm4c123gh6pm_8h.html#a500e3ffcde1f0768d3780657878aa2ef">03308</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM5INV      0x00000020  // Invert MnPWM5 Signal</span>
<a name="l03309"></a><a class="code" href="tm4c123gh6pm_8h.html#a39e60de92dc92c4e711b9a8423312bf3">03309</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM4INV      0x00000010  // Invert MnPWM4 Signal</span>
<a name="l03310"></a><a class="code" href="tm4c123gh6pm_8h.html#a73be3d62b23a38b1adbabd1ac7f76a37">03310</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM3INV      0x00000008  // Invert MnPWM3 Signal</span>
<a name="l03311"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b539f5d8cf2d1b735f9b398553c3a3a">03311</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM2INV      0x00000004  // Invert MnPWM2 Signal</span>
<a name="l03312"></a><a class="code" href="tm4c123gh6pm_8h.html#a0be381a388bff022c258422ab7c5887e">03312</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM1INV      0x00000002  // Invert MnPWM1 Signal</span>
<a name="l03313"></a><a class="code" href="tm4c123gh6pm_8h.html#a70e4ee6df0d1701a66b1ca1e8d0e7016">03313</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INVERT_PWM0INV      0x00000001  // Invert MnPWM0 Signal</span>
<a name="l03314"></a>03314 <span class="preprocessor"></span>
<a name="l03315"></a>03315 <span class="comment">//*****************************************************************************</span>
<a name="l03316"></a>03316 <span class="comment">//</span>
<a name="l03317"></a>03317 <span class="comment">// The following are defines for the bit fields in the PWM_O_FAULT register.</span>
<a name="l03318"></a>03318 <span class="comment">//</span>
<a name="l03319"></a>03319 <span class="comment">//*****************************************************************************</span>
<a name="l03320"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b35ad1661d441cfd6b76e720de35900">03320</a> <span class="preprocessor">#define PWM_FAULT_FAULT7        0x00000080  // MnPWM7 Fault</span>
<a name="l03321"></a><a class="code" href="tm4c123gh6pm_8h.html#af115ecfbdd1ed787a4ef8d29812778d0">03321</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT6        0x00000040  // MnPWM6 Fault</span>
<a name="l03322"></a><a class="code" href="tm4c123gh6pm_8h.html#a92ea4c7be5095e6e816d7021eb809787">03322</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT5        0x00000020  // MnPWM5 Fault</span>
<a name="l03323"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c97215af34df8783d622d653a1e978a">03323</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT4        0x00000010  // MnPWM4 Fault</span>
<a name="l03324"></a><a class="code" href="tm4c123gh6pm_8h.html#ad338d635d6054bb91167fd1643abc224">03324</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT3        0x00000008  // MnPWM3 Fault</span>
<a name="l03325"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4561423d7ed5dc2cae3327bb044108e">03325</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT2        0x00000004  // MnPWM2 Fault</span>
<a name="l03326"></a><a class="code" href="tm4c123gh6pm_8h.html#a2de219e7c64d0a82f07acb1ce363212b">03326</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT1        0x00000002  // MnPWM1 Fault</span>
<a name="l03327"></a><a class="code" href="tm4c123gh6pm_8h.html#a37b2ef6bfc0511a75bfc221acfb2f282">03327</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULT_FAULT0        0x00000001  // MnPWM0 Fault</span>
<a name="l03328"></a>03328 <span class="preprocessor"></span>
<a name="l03329"></a>03329 <span class="comment">//*****************************************************************************</span>
<a name="l03330"></a>03330 <span class="comment">//</span>
<a name="l03331"></a>03331 <span class="comment">// The following are defines for the bit fields in the PWM_O_INTEN register.</span>
<a name="l03332"></a>03332 <span class="comment">//</span>
<a name="l03333"></a>03333 <span class="comment">//*****************************************************************************</span>
<a name="l03334"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b5b4d26b92815df80b7259bb5e8e857">03334</a> <span class="preprocessor">#define PWM_INTEN_INTFAULT1     0x00020000  // Interrupt Fault 1</span>
<a name="l03335"></a><a class="code" href="tm4c123gh6pm_8h.html#a99aef1e12ca626d6444e2eddc21c76eb">03335</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INTEN_INTFAULT0     0x00010000  // Interrupt Fault 0</span>
<a name="l03336"></a><a class="code" href="tm4c123gh6pm_8h.html#a5179853c89135ad36c28743263059b57">03336</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INTEN_INTPWM3       0x00000008  // PWM3 Interrupt Enable</span>
<a name="l03337"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9249ce5cbab10a641bca612b9ce0fab">03337</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INTEN_INTPWM2       0x00000004  // PWM2 Interrupt Enable</span>
<a name="l03338"></a><a class="code" href="tm4c123gh6pm_8h.html#a000ae65243b8425503dbd4fdb7776eae">03338</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INTEN_INTPWM1       0x00000002  // PWM1 Interrupt Enable</span>
<a name="l03339"></a><a class="code" href="tm4c123gh6pm_8h.html#adeaecbd51b576cd9e5f25d7912b2c1db">03339</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_INTEN_INTPWM0       0x00000001  // PWM0 Interrupt Enable</span>
<a name="l03340"></a>03340 <span class="preprocessor"></span>
<a name="l03341"></a>03341 <span class="comment">//*****************************************************************************</span>
<a name="l03342"></a>03342 <span class="comment">//</span>
<a name="l03343"></a>03343 <span class="comment">// The following are defines for the bit fields in the PWM_O_RIS register.</span>
<a name="l03344"></a>03344 <span class="comment">//</span>
<a name="l03345"></a>03345 <span class="comment">//*****************************************************************************</span>
<a name="l03346"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2c41ebb7aeceaa846d1de026b29ddd0">03346</a> <span class="preprocessor">#define PWM_RIS_INTFAULT1       0x00020000  // Interrupt Fault PWM 1</span>
<a name="l03347"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f95b186993195c8c0410fa5726cfd58">03347</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RIS_INTFAULT0       0x00010000  // Interrupt Fault PWM 0</span>
<a name="l03348"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aa3174ad226a1c9f2314c2e8c2633ff">03348</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RIS_INTPWM3         0x00000008  // PWM3 Interrupt Asserted</span>
<a name="l03349"></a><a class="code" href="tm4c123gh6pm_8h.html#ace342e68e282aab5d00d6ba4c048a0d3">03349</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RIS_INTPWM2         0x00000004  // PWM2 Interrupt Asserted</span>
<a name="l03350"></a><a class="code" href="tm4c123gh6pm_8h.html#a01e3059cb8044453b064119163dc31da">03350</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RIS_INTPWM1         0x00000002  // PWM1 Interrupt Asserted</span>
<a name="l03351"></a><a class="code" href="tm4c123gh6pm_8h.html#a3dc356cf7893c8e5068966555795167b">03351</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_RIS_INTPWM0         0x00000001  // PWM0 Interrupt Asserted</span>
<a name="l03352"></a>03352 <span class="preprocessor"></span>
<a name="l03353"></a>03353 <span class="comment">//*****************************************************************************</span>
<a name="l03354"></a>03354 <span class="comment">//</span>
<a name="l03355"></a>03355 <span class="comment">// The following are defines for the bit fields in the PWM_O_ISC register.</span>
<a name="l03356"></a>03356 <span class="comment">//</span>
<a name="l03357"></a>03357 <span class="comment">//*****************************************************************************</span>
<a name="l03358"></a><a class="code" href="tm4c123gh6pm_8h.html#a31cca0bee621c4e4480e56b012c38364">03358</a> <span class="preprocessor">#define PWM_ISC_INTFAULT1       0x00020000  // FAULT1 Interrupt Asserted</span>
<a name="l03359"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6582d448a6f9fbf8553ab27622aadb7">03359</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ISC_INTFAULT0       0x00010000  // FAULT0 Interrupt Asserted</span>
<a name="l03360"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d68f4eea8710669f6e48b479b2fc870">03360</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ISC_INTPWM3         0x00000008  // PWM3 Interrupt Status</span>
<a name="l03361"></a><a class="code" href="tm4c123gh6pm_8h.html#a7058bcd9256db84237d93177ea48c725">03361</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ISC_INTPWM2         0x00000004  // PWM2 Interrupt Status</span>
<a name="l03362"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a0bf1e553fb4b85a79465f200f37fba">03362</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ISC_INTPWM1         0x00000002  // PWM1 Interrupt Status</span>
<a name="l03363"></a><a class="code" href="tm4c123gh6pm_8h.html#ac839419444ce358c2ec471334bf904a9">03363</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ISC_INTPWM0         0x00000001  // PWM0 Interrupt Status</span>
<a name="l03364"></a>03364 <span class="preprocessor"></span>
<a name="l03365"></a>03365 <span class="comment">//*****************************************************************************</span>
<a name="l03366"></a>03366 <span class="comment">//</span>
<a name="l03367"></a>03367 <span class="comment">// The following are defines for the bit fields in the PWM_O_STATUS register.</span>
<a name="l03368"></a>03368 <span class="comment">//</span>
<a name="l03369"></a>03369 <span class="comment">//*****************************************************************************</span>
<a name="l03370"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6c495f4a0e0df1537ca0e973debbf96">03370</a> <span class="preprocessor">#define PWM_STATUS_FAULT1       0x00000002  // Generator 1 Fault Status</span>
<a name="l03371"></a><a class="code" href="tm4c123gh6pm_8h.html#ade4fc42f26b5ee6a4ae728d843327c0d">03371</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_STATUS_FAULT0       0x00000001  // Generator 0 Fault Status</span>
<a name="l03372"></a>03372 <span class="preprocessor"></span>
<a name="l03373"></a>03373 <span class="comment">//*****************************************************************************</span>
<a name="l03374"></a>03374 <span class="comment">//</span>
<a name="l03375"></a>03375 <span class="comment">// The following are defines for the bit fields in the PWM_O_FAULTVAL register.</span>
<a name="l03376"></a>03376 <span class="comment">//</span>
<a name="l03377"></a>03377 <span class="comment">//*****************************************************************************</span>
<a name="l03378"></a><a class="code" href="tm4c123gh6pm_8h.html#afb5095bf7edd35c532c322efdeb395c0">03378</a> <span class="preprocessor">#define PWM_FAULTVAL_PWM7       0x00000080  // MnPWM7 Fault Value</span>
<a name="l03379"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f085027cb3cbf78d69b82739dda050c">03379</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM6       0x00000040  // MnPWM6 Fault Value</span>
<a name="l03380"></a><a class="code" href="tm4c123gh6pm_8h.html#ac485929a744fe3136d3558fa23e63167">03380</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM5       0x00000020  // MnPWM5 Fault Value</span>
<a name="l03381"></a><a class="code" href="tm4c123gh6pm_8h.html#a5325190f8d591de4c18531b2cf709f2e">03381</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM4       0x00000010  // MnPWM4 Fault Value</span>
<a name="l03382"></a><a class="code" href="tm4c123gh6pm_8h.html#abbabbbf51695387c7e3401dfb3e9bc3c">03382</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM3       0x00000008  // MnPWM3 Fault Value</span>
<a name="l03383"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c3aad1dec9821761afbaa9c90c15dc1">03383</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM2       0x00000004  // MnPWM2 Fault Value</span>
<a name="l03384"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ac82bf94ccdf55b52ba03b376d21843">03384</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM1       0x00000002  // MnPWM1 Fault Value</span>
<a name="l03385"></a><a class="code" href="tm4c123gh6pm_8h.html#af38b199c1de5f99cbc1fe75f9899d8c0">03385</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_FAULTVAL_PWM0       0x00000001  // MnPWM0 Fault Value</span>
<a name="l03386"></a>03386 <span class="preprocessor"></span>
<a name="l03387"></a>03387 <span class="comment">//*****************************************************************************</span>
<a name="l03388"></a>03388 <span class="comment">//</span>
<a name="l03389"></a>03389 <span class="comment">// The following are defines for the bit fields in the PWM_O_ENUPD register.</span>
<a name="l03390"></a>03390 <span class="comment">//</span>
<a name="l03391"></a>03391 <span class="comment">//*****************************************************************************</span>
<a name="l03392"></a><a class="code" href="tm4c123gh6pm_8h.html#a37b8c2e23f69d12a5370a564faba9859">03392</a> <span class="preprocessor">#define PWM_ENUPD_ENUPD7_M      0x0000C000  // MnPWM7 Enable Update Mode</span>
<a name="l03393"></a><a class="code" href="tm4c123gh6pm_8h.html#af37a464e8b8b8561c75b4f8dc23dcfa1">03393</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_IMM    0x00000000  // Immediate</span>
<a name="l03394"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f511dab52e95bdfaf84a486e0c81520">03394</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_LSYNC  0x00008000  // Locally Synchronized</span>
<a name="l03395"></a><a class="code" href="tm4c123gh6pm_8h.html#a06716f3044f6d4a9639655ac8299e83f">03395</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_GSYNC  0x0000C000  // Globally Synchronized</span>
<a name="l03396"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d4c096fdc9b14dca74dca4f44ae93b8">03396</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_M      0x00003000  // MnPWM6 Enable Update Mode</span>
<a name="l03397"></a><a class="code" href="tm4c123gh6pm_8h.html#a1fdd8afcd74f5f4087dbd0e3d763b6cd">03397</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_IMM    0x00000000  // Immediate</span>
<a name="l03398"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0cdb4359965a3a5d606c652660ae963">03398</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_LSYNC  0x00002000  // Locally Synchronized</span>
<a name="l03399"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8d93f324d241c5d6dcc70cdefe00087">03399</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_GSYNC  0x00003000  // Globally Synchronized</span>
<a name="l03400"></a><a class="code" href="tm4c123gh6pm_8h.html#a396abcf2d0a1734d348f1c7404bcdd97">03400</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_M      0x00000C00  // MnPWM5 Enable Update Mode</span>
<a name="l03401"></a><a class="code" href="tm4c123gh6pm_8h.html#aa28924cb72631ed6ad5be15dd9a490d4">03401</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_IMM    0x00000000  // Immediate</span>
<a name="l03402"></a><a class="code" href="tm4c123gh6pm_8h.html#a27992421c5155c5a8063becf6e890775">03402</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_LSYNC  0x00000800  // Locally Synchronized</span>
<a name="l03403"></a><a class="code" href="tm4c123gh6pm_8h.html#a606a561b53bd376d8d264dfc8ed1d9e1">03403</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_GSYNC  0x00000C00  // Globally Synchronized</span>
<a name="l03404"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d46d555c49de26cb2473d74e32bbc40">03404</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_M      0x00000300  // MnPWM4 Enable Update Mode</span>
<a name="l03405"></a><a class="code" href="tm4c123gh6pm_8h.html#a81f513eb67a3cbecb220b4bacc3b9fea">03405</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_IMM    0x00000000  // Immediate</span>
<a name="l03406"></a><a class="code" href="tm4c123gh6pm_8h.html#a415343dfbf2e43ca367f54b993aafddc">03406</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_LSYNC  0x00000200  // Locally Synchronized</span>
<a name="l03407"></a><a class="code" href="tm4c123gh6pm_8h.html#a59486e7ba4d2fc3782de399d5815e9b9">03407</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_GSYNC  0x00000300  // Globally Synchronized</span>
<a name="l03408"></a><a class="code" href="tm4c123gh6pm_8h.html#af231e81977173334acaba37d2ee859f8">03408</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_M      0x000000C0  // MnPWM3 Enable Update Mode</span>
<a name="l03409"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9106cb1f4201f99123d786ce7931880">03409</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_IMM    0x00000000  // Immediate</span>
<a name="l03410"></a><a class="code" href="tm4c123gh6pm_8h.html#a2458b84fdfbe1360c25cb26900d7388a">03410</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_LSYNC  0x00000080  // Locally Synchronized</span>
<a name="l03411"></a><a class="code" href="tm4c123gh6pm_8h.html#a52e49831bae5e7b5dc291e4fe0244ca2">03411</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_GSYNC  0x000000C0  // Globally Synchronized</span>
<a name="l03412"></a><a class="code" href="tm4c123gh6pm_8h.html#afa2332c4eff964009da4de2c9e17a994">03412</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_M      0x00000030  // MnPWM2 Enable Update Mode</span>
<a name="l03413"></a><a class="code" href="tm4c123gh6pm_8h.html#afae0f6475a8129c3c828c2429afe2098">03413</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_IMM    0x00000000  // Immediate</span>
<a name="l03414"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f8ccd33ba918cd120c41a8f4d911cd9">03414</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_LSYNC  0x00000020  // Locally Synchronized</span>
<a name="l03415"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fbf0895d9a21e08d8753042ead4be21">03415</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_GSYNC  0x00000030  // Globally Synchronized</span>
<a name="l03416"></a><a class="code" href="tm4c123gh6pm_8h.html#a214b6e0adc7842266fee155b93876814">03416</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_M      0x0000000C  // MnPWM1 Enable Update Mode</span>
<a name="l03417"></a><a class="code" href="tm4c123gh6pm_8h.html#ac51fc9621ea8658c4295f6f1beca36b8">03417</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_IMM    0x00000000  // Immediate</span>
<a name="l03418"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5ee2eb198f25f7d8270a76fd3be15a2">03418</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_LSYNC  0x00000008  // Locally Synchronized</span>
<a name="l03419"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fc50263cccf4bf5752ee90e330c3aae">03419</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_GSYNC  0x0000000C  // Globally Synchronized</span>
<a name="l03420"></a><a class="code" href="tm4c123gh6pm_8h.html#adcddd74a541a9c18ec3291a8157edf84">03420</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_M      0x00000003  // MnPWM0 Enable Update Mode</span>
<a name="l03421"></a><a class="code" href="tm4c123gh6pm_8h.html#ac47dd2a0c33998bb0a574252fa2ead76">03421</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_IMM    0x00000000  // Immediate</span>
<a name="l03422"></a><a class="code" href="tm4c123gh6pm_8h.html#a1032879fdb0a9f05c0236f9c22517824">03422</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_LSYNC  0x00000002  // Locally Synchronized</span>
<a name="l03423"></a><a class="code" href="tm4c123gh6pm_8h.html#a77aaaec0ae9d996752ad5acab7e165bc">03423</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_GSYNC  0x00000003  // Globally Synchronized</span>
<a name="l03424"></a>03424 <span class="preprocessor"></span>
<a name="l03425"></a>03425 <span class="comment">//*****************************************************************************</span>
<a name="l03426"></a>03426 <span class="comment">//</span>
<a name="l03427"></a>03427 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_CTL register.</span>
<a name="l03428"></a>03428 <span class="comment">//</span>
<a name="l03429"></a>03429 <span class="comment">//*****************************************************************************</span>
<a name="l03430"></a><a class="code" href="tm4c123gh6pm_8h.html#a269ad7f3207c543669214a3b5a962621">03430</a> <span class="preprocessor">#define PWM_0_CTL_LATCH         0x00040000  // Latch Fault Input</span>
<a name="l03431"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bbffe334a84385df6de51df987f899c">03431</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span>
<a name="l03432"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c2dd7ffe3934ee1ebc144fdff5c3419">03432</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_FLTSRC        0x00010000  // Fault Condition Source</span>
<a name="l03433"></a><a class="code" href="tm4c123gh6pm_8h.html#ab26b3f92c7f1edf6f16e040f97b84668">03433</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span>
<a name="l03434"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a615faf27f98b8d3b33c4b042d64188">03434</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_I   0x00000000  // Immediate</span>
<a name="l03435"></a><a class="code" href="tm4c123gh6pm_8h.html#a29735459b59a08ae5fdf41be1aea17be">03435</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span>
<a name="l03436"></a><a class="code" href="tm4c123gh6pm_8h.html#a8087cbd451705e5160c90cf06f410258">03436</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span>
<a name="l03437"></a><a class="code" href="tm4c123gh6pm_8h.html#aee9427b31e98de00c45bb1ebbd79ce83">03437</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span>
<a name="l03438"></a><a class="code" href="tm4c123gh6pm_8h.html#a5123034ddce2987e5c8376ddf83245c7">03438</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_I   0x00000000  // Immediate</span>
<a name="l03439"></a><a class="code" href="tm4c123gh6pm_8h.html#a53636b0fc6ead41702e67e8b817c8f0b">03439</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span>
<a name="l03440"></a><a class="code" href="tm4c123gh6pm_8h.html#a1659402349c767d4e23902839a631b7c">03440</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span>
<a name="l03441"></a><a class="code" href="tm4c123gh6pm_8h.html#a31b6807e2c8731c09534d84507fa852c">03441</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span>
<a name="l03442"></a><a class="code" href="tm4c123gh6pm_8h.html#aadf4a9a78c7aac1414dbaa1daf931522">03442</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_I    0x00000000  // Immediate</span>
<a name="l03443"></a><a class="code" href="tm4c123gh6pm_8h.html#a8cc124db8f4623ee2ff25377dfd76128">03443</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span>
<a name="l03444"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e3bf0aca975906838d11665d086ea2f">03444</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span>
<a name="l03445"></a><a class="code" href="tm4c123gh6pm_8h.html#a652deaa77a2f2c1418f6fb5a586109b2">03445</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span>
<a name="l03446"></a><a class="code" href="tm4c123gh6pm_8h.html#a25a28cddd75ce5c2a9904cd3d3697dc2">03446</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_I     0x00000000  // Immediate</span>
<a name="l03447"></a><a class="code" href="tm4c123gh6pm_8h.html#aaca6b359613c0964e6662ef993a961eb">03447</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span>
<a name="l03448"></a><a class="code" href="tm4c123gh6pm_8h.html#a7db0e0675d69c2769b623a65006eeda5">03448</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span>
<a name="l03449"></a><a class="code" href="tm4c123gh6pm_8h.html#abb1ba3d9343d79190857ef130e35b71a">03449</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span>
<a name="l03450"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d5377aafb2ee329cb011e34e2d04f94">03450</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_I     0x00000000  // Immediate</span>
<a name="l03451"></a><a class="code" href="tm4c123gh6pm_8h.html#a3275099ac8bd856488962333f8c878f2">03451</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span>
<a name="l03452"></a><a class="code" href="tm4c123gh6pm_8h.html#acf78dcebccb1089cc51ed9b07cea1963">03452</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span>
<a name="l03453"></a><a class="code" href="tm4c123gh6pm_8h.html#a1fbcfe19cb58521bb02365641f0eb465">03453</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span>
<a name="l03454"></a><a class="code" href="tm4c123gh6pm_8h.html#ab117be73a45b4e0dbf3712d1958829a5">03454</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span>
<a name="l03455"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d8fbe029177bf3155a3d106219f51e2">03455</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span>
<a name="l03456"></a><a class="code" href="tm4c123gh6pm_8h.html#a3eecfda1eb289cf9441cb86199267b52">03456</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_DEBUG         0x00000004  // Debug Mode</span>
<a name="l03457"></a><a class="code" href="tm4c123gh6pm_8h.html#aede105fa30f435a771d2a44968a046ef">03457</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_MODE          0x00000002  // Counter Mode</span>
<a name="l03458"></a><a class="code" href="tm4c123gh6pm_8h.html#ac21238cfaa1fbe301ff0a43b129950d2">03458</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CTL_ENABLE        0x00000001  // PWM Block Enable</span>
<a name="l03459"></a>03459 <span class="preprocessor"></span>
<a name="l03460"></a>03460 <span class="comment">//*****************************************************************************</span>
<a name="l03461"></a>03461 <span class="comment">//</span>
<a name="l03462"></a>03462 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_INTEN register.</span>
<a name="l03463"></a>03463 <span class="comment">//</span>
<a name="l03464"></a>03464 <span class="comment">//*****************************************************************************</span>
<a name="l03465"></a><a class="code" href="tm4c123gh6pm_8h.html#a610e5cbd38861dc23ddda2b15fe80389">03465</a> <span class="preprocessor">#define PWM_0_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span>
<a name="l03466"></a>03466 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03467"></a><a class="code" href="tm4c123gh6pm_8h.html#a28c044946a0ae94b776401440d749dab">03467</a> <span class="preprocessor">#define PWM_0_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span>
<a name="l03468"></a><a class="code" href="tm4c123gh6pm_8h.html#ad28742b5fc3a575e3ceb3d804c1ac648">03468</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span>
<a name="l03469"></a>03469 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03470"></a><a class="code" href="tm4c123gh6pm_8h.html#a87e62b158bba00bb8cb70e5898fbb70c">03470</a> <span class="preprocessor">#define PWM_0_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span>
<a name="l03471"></a><a class="code" href="tm4c123gh6pm_8h.html#a185482699494fd853bd922975c134573">03471</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span>
<a name="l03472"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e3c3ca39c74503b063b250b99ad0126">03472</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span>
<a name="l03473"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3743bbaa4895f46b0579e001c9771fe">03473</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span>
<a name="l03474"></a>03474 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03475"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b29f8b11fd65a0fe49d27b97854a84a">03475</a> <span class="preprocessor">#define PWM_0_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span>
<a name="l03476"></a>03476 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l03477"></a><a class="code" href="tm4c123gh6pm_8h.html#a93020224db4b4fd8638721a9cfe24542">03477</a> <span class="preprocessor">#define PWM_0_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span>
<a name="l03478"></a>03478 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03479"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f0030c69291cfdb007f0ed6f00b9096">03479</a> <span class="preprocessor">#define PWM_0_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span>
<a name="l03480"></a>03480 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l03481"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7f82bae0760aa14a013507c372b0b58">03481</a> <span class="preprocessor">#define PWM_0_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span>
<a name="l03482"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a98a8495144570b5076a91cfd0ae9f4">03482</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span>
<a name="l03483"></a>03483 <span class="preprocessor"></span>
<a name="l03484"></a>03484 <span class="comment">//*****************************************************************************</span>
<a name="l03485"></a>03485 <span class="comment">//</span>
<a name="l03486"></a>03486 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_RIS register.</span>
<a name="l03487"></a>03487 <span class="comment">//</span>
<a name="l03488"></a>03488 <span class="comment">//*****************************************************************************</span>
<a name="l03489"></a><a class="code" href="tm4c123gh6pm_8h.html#a756479c2fa5c407b3705e264d2d9b4e0">03489</a> <span class="preprocessor">#define PWM_0_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l03490"></a>03490 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03491"></a><a class="code" href="tm4c123gh6pm_8h.html#ac781b8a78c98e01a1a297181b40d8c22">03491</a> <span class="preprocessor">#define PWM_0_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span>
<a name="l03492"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cd27db60786c92815a37c5de3528987">03492</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l03493"></a>03493 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03494"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ca1fb77cedfaa03fbd5635b363ba80c">03494</a> <span class="preprocessor">#define PWM_0_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span>
<a name="l03495"></a><a class="code" href="tm4c123gh6pm_8h.html#a3719a862cb90e3e05f6444c907b2629f">03495</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span>
<a name="l03496"></a><a class="code" href="tm4c123gh6pm_8h.html#ae50b26fc9853b97c0a17e6f5b0735b33">03496</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span>
<a name="l03497"></a>03497 <span class="preprocessor"></span>
<a name="l03498"></a>03498 <span class="comment">//*****************************************************************************</span>
<a name="l03499"></a>03499 <span class="comment">//</span>
<a name="l03500"></a>03500 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_ISC register.</span>
<a name="l03501"></a>03501 <span class="comment">//</span>
<a name="l03502"></a>03502 <span class="comment">//*****************************************************************************</span>
<a name="l03503"></a><a class="code" href="tm4c123gh6pm_8h.html#abfa75ff1e4c82634163b36e2b305a43a">03503</a> <span class="preprocessor">#define PWM_0_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l03504"></a><a class="code" href="tm4c123gh6pm_8h.html#a887ae9f0d5a8abe13a67d47037eee77b">03504</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span>
<a name="l03505"></a><a class="code" href="tm4c123gh6pm_8h.html#a37a0daab2d3222a10b34dee86f0cdaf3">03505</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l03506"></a><a class="code" href="tm4c123gh6pm_8h.html#a5562de7584fdc233d2fc073121116f07">03506</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span>
<a name="l03507"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6f554ac166f9da91ef230ab7e98eb26">03507</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span>
<a name="l03508"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a9141612eb59ba01b9b3abdb35c14a9">03508</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span>
<a name="l03509"></a>03509 <span class="preprocessor"></span>
<a name="l03510"></a>03510 <span class="comment">//*****************************************************************************</span>
<a name="l03511"></a>03511 <span class="comment">//</span>
<a name="l03512"></a>03512 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_LOAD register.</span>
<a name="l03513"></a>03513 <span class="comment">//</span>
<a name="l03514"></a>03514 <span class="comment">//*****************************************************************************</span>
<a name="l03515"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cd1c0b613b609cfa524fa531781cb36">03515</a> <span class="preprocessor">#define PWM_0_LOAD_M            0x0000FFFF  // Counter Load Value</span>
<a name="l03516"></a><a class="code" href="tm4c123gh6pm_8h.html#aabfd55912763f036e65da2b9f24e9f70">03516</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_LOAD_S            0</span>
<a name="l03517"></a>03517 <span class="preprocessor"></span>
<a name="l03518"></a>03518 <span class="comment">//*****************************************************************************</span>
<a name="l03519"></a>03519 <span class="comment">//</span>
<a name="l03520"></a>03520 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_COUNT register.</span>
<a name="l03521"></a>03521 <span class="comment">//</span>
<a name="l03522"></a>03522 <span class="comment">//*****************************************************************************</span>
<a name="l03523"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d5367ed57c4bb00d2c2f322236eaed6">03523</a> <span class="preprocessor">#define PWM_0_COUNT_M           0x0000FFFF  // Counter Value</span>
<a name="l03524"></a><a class="code" href="tm4c123gh6pm_8h.html#ab746232377d74e21f85479a543a0aecf">03524</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_COUNT_S           0</span>
<a name="l03525"></a>03525 <span class="preprocessor"></span>
<a name="l03526"></a>03526 <span class="comment">//*****************************************************************************</span>
<a name="l03527"></a>03527 <span class="comment">//</span>
<a name="l03528"></a>03528 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_CMPA register.</span>
<a name="l03529"></a>03529 <span class="comment">//</span>
<a name="l03530"></a>03530 <span class="comment">//*****************************************************************************</span>
<a name="l03531"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f23d5ed394d2d97d0db4c74af7f316c">03531</a> <span class="preprocessor">#define PWM_0_CMPA_M            0x0000FFFF  // Comparator A Value</span>
<a name="l03532"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b8113f2e0e12ba42c25df1a19a69942">03532</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CMPA_S            0</span>
<a name="l03533"></a>03533 <span class="preprocessor"></span>
<a name="l03534"></a>03534 <span class="comment">//*****************************************************************************</span>
<a name="l03535"></a>03535 <span class="comment">//</span>
<a name="l03536"></a>03536 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_CMPB register.</span>
<a name="l03537"></a>03537 <span class="comment">//</span>
<a name="l03538"></a>03538 <span class="comment">//*****************************************************************************</span>
<a name="l03539"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ac0afa67149e3f5f343696a81d7d7ba">03539</a> <span class="preprocessor">#define PWM_0_CMPB_M            0x0000FFFF  // Comparator B Value</span>
<a name="l03540"></a><a class="code" href="tm4c123gh6pm_8h.html#afd861762289c2c2a8528702d2a000214">03540</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_CMPB_S            0</span>
<a name="l03541"></a>03541 <span class="preprocessor"></span>
<a name="l03542"></a>03542 <span class="comment">//*****************************************************************************</span>
<a name="l03543"></a>03543 <span class="comment">//</span>
<a name="l03544"></a>03544 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_GENA register.</span>
<a name="l03545"></a>03545 <span class="comment">//</span>
<a name="l03546"></a>03546 <span class="comment">//*****************************************************************************</span>
<a name="l03547"></a><a class="code" href="tm4c123gh6pm_8h.html#ada4ff9b07657b7c2e0721dcef8645af3">03547</a> <span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l03548"></a><a class="code" href="tm4c123gh6pm_8h.html#ad40c35755657dea5cae01260e3af5d09">03548</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_NONE                                              \</span>
<a name="l03549"></a>03549 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03550"></a><a class="code" href="tm4c123gh6pm_8h.html#a5024a9c3ab278dc766a8e6c8a4bca8cd">03550</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span>
<a name="l03551"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c2caf9011aa0ef88cefc536053af9b9">03551</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_ZERO                                              \</span>
<a name="l03552"></a>03552 <span class="preprocessor">                                0x00000800  // Drive pwmA Low</span>
<a name="l03553"></a><a class="code" href="tm4c123gh6pm_8h.html#a03965ae7b665093a3a4289198652c10b">03553</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span>
<a name="l03554"></a><a class="code" href="tm4c123gh6pm_8h.html#a56ef2b4aa8c7c49524fd1d9b22537070">03554</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l03555"></a><a class="code" href="tm4c123gh6pm_8h.html#af6f5933ccd6f967bfb7ac0bc0575fe52">03555</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_NONE                                              \</span>
<a name="l03556"></a>03556 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03557"></a><a class="code" href="tm4c123gh6pm_8h.html#aa213fce2c54fedd9f5f708ac87c2e7a7">03557</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span>
<a name="l03558"></a><a class="code" href="tm4c123gh6pm_8h.html#a73cf29b48c27d4845c610fa601b6bc8f">03558</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_ZERO                                              \</span>
<a name="l03559"></a>03559 <span class="preprocessor">                                0x00000200  // Drive pwmA Low</span>
<a name="l03560"></a><a class="code" href="tm4c123gh6pm_8h.html#a25c9c1a48edb74187f2b557da058cdb0">03560</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span>
<a name="l03561"></a><a class="code" href="tm4c123gh6pm_8h.html#ae05f16cec1f244d79d23e9eefd39ced5">03561</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l03562"></a><a class="code" href="tm4c123gh6pm_8h.html#abb467d2a2b1e54e2eefe021e7eaf3fc4">03562</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_NONE                                              \</span>
<a name="l03563"></a>03563 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03564"></a><a class="code" href="tm4c123gh6pm_8h.html#a68f94a20d4b91d1af09dd48589614961">03564</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span>
<a name="l03565"></a><a class="code" href="tm4c123gh6pm_8h.html#a21511c8b8e030a4e22e0dce33d922215">03565</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_ZERO                                              \</span>
<a name="l03566"></a>03566 <span class="preprocessor">                                0x00000080  // Drive pwmA Low</span>
<a name="l03567"></a><a class="code" href="tm4c123gh6pm_8h.html#a923fcc553541309ae81072facfd1afa3">03567</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span>
<a name="l03568"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3ef8f4a8ba3ca65d7784318c494bd45">03568</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l03569"></a><a class="code" href="tm4c123gh6pm_8h.html#a63a859e4f9162b2467c06acc072f12c2">03569</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_NONE                                              \</span>
<a name="l03570"></a>03570 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03571"></a><a class="code" href="tm4c123gh6pm_8h.html#a16dee2de83bfb02176c530ca04b42e10">03571</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span>
<a name="l03572"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5492282a8e765bfd609646409366385">03572</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_ZERO                                              \</span>
<a name="l03573"></a>03573 <span class="preprocessor">                                0x00000020  // Drive pwmA Low</span>
<a name="l03574"></a><a class="code" href="tm4c123gh6pm_8h.html#a2573a7cfb1820148772f77d7cfd9dd49">03574</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span>
<a name="l03575"></a><a class="code" href="tm4c123gh6pm_8h.html#a90de91c716fe8d2e39f0d1f2ec6180c9">03575</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l03576"></a><a class="code" href="tm4c123gh6pm_8h.html#a545b3aa769572b0559dedcaed5fde197">03576</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l03577"></a><a class="code" href="tm4c123gh6pm_8h.html#abd2fab87cffa4911ca4c9a26fb6cb94c">03577</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span>
<a name="l03578"></a><a class="code" href="tm4c123gh6pm_8h.html#a71493d0a3374cc61299be1b5fcca3a2e">03578</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span>
<a name="l03579"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf0920461db95e6b1299bf39afc20d91">03579</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span>
<a name="l03580"></a><a class="code" href="tm4c123gh6pm_8h.html#a48e5b5720dd2ddae85ac8eb757691da2">03580</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l03581"></a><a class="code" href="tm4c123gh6pm_8h.html#abe73326bca74954c61c8c28efab24850">03581</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l03582"></a><a class="code" href="tm4c123gh6pm_8h.html#a407304c034a3b9ab9bf07d06497ed443">03582</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span>
<a name="l03583"></a><a class="code" href="tm4c123gh6pm_8h.html#add07cae1f4a074595b10b3687af9b863">03583</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span>
<a name="l03584"></a><a class="code" href="tm4c123gh6pm_8h.html#a010adb17ae149159c41742a3eee362bd">03584</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span>
<a name="l03585"></a>03585 <span class="preprocessor"></span>
<a name="l03586"></a>03586 <span class="comment">//*****************************************************************************</span>
<a name="l03587"></a>03587 <span class="comment">//</span>
<a name="l03588"></a>03588 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_GENB register.</span>
<a name="l03589"></a>03589 <span class="comment">//</span>
<a name="l03590"></a>03590 <span class="comment">//*****************************************************************************</span>
<a name="l03591"></a><a class="code" href="tm4c123gh6pm_8h.html#adb705578344632aecc925515ee7b5b6b">03591</a> <span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l03592"></a><a class="code" href="tm4c123gh6pm_8h.html#a6651e132568ccafa7f8d57b39b424be8">03592</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_NONE                                              \</span>
<a name="l03593"></a>03593 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03594"></a><a class="code" href="tm4c123gh6pm_8h.html#a2337c2d3e8d4675d448e7d7f180fab20">03594</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span>
<a name="l03595"></a><a class="code" href="tm4c123gh6pm_8h.html#a42384a7e9001ca2f20866e6005c63f62">03595</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_ZERO                                              \</span>
<a name="l03596"></a>03596 <span class="preprocessor">                                0x00000800  // Drive pwmB Low</span>
<a name="l03597"></a><a class="code" href="tm4c123gh6pm_8h.html#a3757331c834e9cc17a21c1bb788c30e0">03597</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span>
<a name="l03598"></a><a class="code" href="tm4c123gh6pm_8h.html#a9df28fe84892a5c5ac57a3969da2e4d0">03598</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l03599"></a><a class="code" href="tm4c123gh6pm_8h.html#afe384060b2adcdf0f3a93b0ed2f55599">03599</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_NONE                                              \</span>
<a name="l03600"></a>03600 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03601"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3c48f40bbd97a242d9ac7ca5bdec725">03601</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span>
<a name="l03602"></a><a class="code" href="tm4c123gh6pm_8h.html#a3efba474c5b3834275612643c3ea329a">03602</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_ZERO                                              \</span>
<a name="l03603"></a>03603 <span class="preprocessor">                                0x00000200  // Drive pwmB Low</span>
<a name="l03604"></a><a class="code" href="tm4c123gh6pm_8h.html#a256f1898cd6732ed08807397edfd08fb">03604</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span>
<a name="l03605"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ed5550207c9ecde64aa697fde65a4f7">03605</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l03606"></a><a class="code" href="tm4c123gh6pm_8h.html#acfc9e6a697ce2990e9b8fc8ff78f875f">03606</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_NONE                                              \</span>
<a name="l03607"></a>03607 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03608"></a><a class="code" href="tm4c123gh6pm_8h.html#ae59cd2db075d4660da3d33dca5420310">03608</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span>
<a name="l03609"></a><a class="code" href="tm4c123gh6pm_8h.html#a74a7f569cf6aa77cff8f7c71c1492df4">03609</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_ZERO                                              \</span>
<a name="l03610"></a>03610 <span class="preprocessor">                                0x00000080  // Drive pwmB Low</span>
<a name="l03611"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4e7b6395bb5b0b61f7792db6998b275">03611</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span>
<a name="l03612"></a><a class="code" href="tm4c123gh6pm_8h.html#af0e8427f94c9fc9eb33ebc3568662a75">03612</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l03613"></a><a class="code" href="tm4c123gh6pm_8h.html#a58cf1f23cca1c3eca71c200ff050ca74">03613</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_NONE                                              \</span>
<a name="l03614"></a>03614 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03615"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e760dbe760eb65a0b35a49b68e7c039">03615</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span>
<a name="l03616"></a><a class="code" href="tm4c123gh6pm_8h.html#a838cdfddfa244da02a97479b8e1d517d">03616</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_ZERO                                              \</span>
<a name="l03617"></a>03617 <span class="preprocessor">                                0x00000020  // Drive pwmB Low</span>
<a name="l03618"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f8b0d4be6ed19651df430f8d0bddf78">03618</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span>
<a name="l03619"></a><a class="code" href="tm4c123gh6pm_8h.html#a00a309edffaaf5d747e878c07a2dc16a">03619</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l03620"></a><a class="code" href="tm4c123gh6pm_8h.html#afc67de124ac9734d40f8368a9fcbf5cd">03620</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l03621"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0f9f1465f2246c3e1515b64f90ab20e">03621</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span>
<a name="l03622"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a5fc4966cdbcba13764a4ababd13c2b">03622</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span>
<a name="l03623"></a><a class="code" href="tm4c123gh6pm_8h.html#a374688a9a59a1562f965daa7d2557a3a">03623</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span>
<a name="l03624"></a><a class="code" href="tm4c123gh6pm_8h.html#a84e372c27ebbee1f4a1ba2a1b8c70ca7">03624</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l03625"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ecfc87be370acfcbf74bd4b4b7d0c97">03625</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l03626"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ab437dee293852b1502a359084a4c25">03626</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span>
<a name="l03627"></a><a class="code" href="tm4c123gh6pm_8h.html#a89735306111c9019e330d20b59424996">03627</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span>
<a name="l03628"></a><a class="code" href="tm4c123gh6pm_8h.html#a228a3a86e73dace2b637fc9cb983253a">03628</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span>
<a name="l03629"></a>03629 <span class="preprocessor"></span>
<a name="l03630"></a>03630 <span class="comment">//*****************************************************************************</span>
<a name="l03631"></a>03631 <span class="comment">//</span>
<a name="l03632"></a>03632 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBCTL register.</span>
<a name="l03633"></a>03633 <span class="comment">//</span>
<a name="l03634"></a>03634 <span class="comment">//*****************************************************************************</span>
<a name="l03635"></a><a class="code" href="tm4c123gh6pm_8h.html#a9523ee92e81543feed929fc75bac9d70">03635</a> <span class="preprocessor">#define PWM_0_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span>
<a name="l03636"></a>03636 <span class="preprocessor"></span>
<a name="l03637"></a>03637 <span class="comment">//*****************************************************************************</span>
<a name="l03638"></a>03638 <span class="comment">//</span>
<a name="l03639"></a>03639 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBRISE register.</span>
<a name="l03640"></a>03640 <span class="comment">//</span>
<a name="l03641"></a>03641 <span class="comment">//*****************************************************************************</span>
<a name="l03642"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3891d725b08f8c6c270a990f1fde371">03642</a> <span class="preprocessor">#define PWM_0_DBRISE_DELAY_M    0x00000FFF  // Dead-Band Rise Delay</span>
<a name="l03643"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1509ffc624cc4354e21ff283cd2d053">03643</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_DBRISE_DELAY_S    0</span>
<a name="l03644"></a>03644 <span class="preprocessor"></span>
<a name="l03645"></a>03645 <span class="comment">//*****************************************************************************</span>
<a name="l03646"></a>03646 <span class="comment">//</span>
<a name="l03647"></a>03647 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBFALL register.</span>
<a name="l03648"></a>03648 <span class="comment">//</span>
<a name="l03649"></a>03649 <span class="comment">//*****************************************************************************</span>
<a name="l03650"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3f7f758c83dcac3e9dd469de0da57d6">03650</a> <span class="preprocessor">#define PWM_0_DBFALL_DELAY_M    0x00000FFF  // Dead-Band Fall Delay</span>
<a name="l03651"></a><a class="code" href="tm4c123gh6pm_8h.html#aca237b9cf5447d868f6dec499641f14e">03651</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_DBFALL_DELAY_S    0</span>
<a name="l03652"></a>03652 <span class="preprocessor"></span>
<a name="l03653"></a>03653 <span class="comment">//*****************************************************************************</span>
<a name="l03654"></a>03654 <span class="comment">//</span>
<a name="l03655"></a>03655 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSRC0</span>
<a name="l03656"></a>03656 <span class="comment">// register.</span>
<a name="l03657"></a>03657 <span class="comment">//</span>
<a name="l03658"></a>03658 <span class="comment">//*****************************************************************************</span>
<a name="l03659"></a><a class="code" href="tm4c123gh6pm_8h.html#ab653aee6850ed24ba7ed16eab3ce4ec6">03659</a> <span class="preprocessor">#define PWM_0_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span>
<a name="l03660"></a><a class="code" href="tm4c123gh6pm_8h.html#a8eb27a38070407ae970bbab1f1475177">03660</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span>
<a name="l03661"></a>03661 <span class="preprocessor"></span>
<a name="l03662"></a>03662 <span class="comment">//*****************************************************************************</span>
<a name="l03663"></a>03663 <span class="comment">//</span>
<a name="l03664"></a>03664 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSRC1</span>
<a name="l03665"></a>03665 <span class="comment">// register.</span>
<a name="l03666"></a>03666 <span class="comment">//</span>
<a name="l03667"></a>03667 <span class="comment">//*****************************************************************************</span>
<a name="l03668"></a><a class="code" href="tm4c123gh6pm_8h.html#a9bf4906bff6b1830ab4f885631c33187">03668</a> <span class="preprocessor">#define PWM_0_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span>
<a name="l03669"></a><a class="code" href="tm4c123gh6pm_8h.html#a37f20081822784120bed5405c6a5ee38">03669</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span>
<a name="l03670"></a><a class="code" href="tm4c123gh6pm_8h.html#a62157ff92695c0823143fa3fd7456eff">03670</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span>
<a name="l03671"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ef3042c0bae0b9ba0593e854a6551c3">03671</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span>
<a name="l03672"></a><a class="code" href="tm4c123gh6pm_8h.html#a050360e4085d406b073a7e7400f10048">03672</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span>
<a name="l03673"></a><a class="code" href="tm4c123gh6pm_8h.html#a2482f34e00dbad9d79e3e21f5178772a">03673</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span>
<a name="l03674"></a><a class="code" href="tm4c123gh6pm_8h.html#a193e67f804760429156b4c789547abc4">03674</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span>
<a name="l03675"></a><a class="code" href="tm4c123gh6pm_8h.html#a829762b55f25d9a3fbbd9200a69d3160">03675</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span>
<a name="l03676"></a>03676 <span class="preprocessor"></span>
<a name="l03677"></a>03677 <span class="comment">//*****************************************************************************</span>
<a name="l03678"></a>03678 <span class="comment">//</span>
<a name="l03679"></a>03679 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_MINFLTPER</span>
<a name="l03680"></a>03680 <span class="comment">// register.</span>
<a name="l03681"></a>03681 <span class="comment">//</span>
<a name="l03682"></a>03682 <span class="comment">//*****************************************************************************</span>
<a name="l03683"></a><a class="code" href="tm4c123gh6pm_8h.html#a137d253032a8dcdfee7b1b62d5dff1a1">03683</a> <span class="preprocessor">#define PWM_0_MINFLTPER_M       0x0000FFFF  // Minimum Fault Period</span>
<a name="l03684"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e378e61be2f2ffa4a6ccd0c43292262">03684</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_MINFLTPER_S       0</span>
<a name="l03685"></a>03685 <span class="preprocessor"></span>
<a name="l03686"></a>03686 <span class="comment">//*****************************************************************************</span>
<a name="l03687"></a>03687 <span class="comment">//</span>
<a name="l03688"></a>03688 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_CTL register.</span>
<a name="l03689"></a>03689 <span class="comment">//</span>
<a name="l03690"></a>03690 <span class="comment">//*****************************************************************************</span>
<a name="l03691"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf495ea5bb2b6d91a2d3e1a496aa014d">03691</a> <span class="preprocessor">#define PWM_1_CTL_LATCH         0x00040000  // Latch Fault Input</span>
<a name="l03692"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a9dd43d5deb7266b0824f373ad00459">03692</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span>
<a name="l03693"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6254f028816e24312c09df5aa75a22c">03693</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_FLTSRC        0x00010000  // Fault Condition Source</span>
<a name="l03694"></a><a class="code" href="tm4c123gh6pm_8h.html#a50b10eb752125d2e29bbfb1037403103">03694</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span>
<a name="l03695"></a><a class="code" href="tm4c123gh6pm_8h.html#ade9fcaf8d0a80b9a4363922c5163792c">03695</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_I   0x00000000  // Immediate</span>
<a name="l03696"></a><a class="code" href="tm4c123gh6pm_8h.html#ab64396529aa17826f432eff344fcfc0a">03696</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span>
<a name="l03697"></a><a class="code" href="tm4c123gh6pm_8h.html#a76f3a823a96354752614d193ba87a075">03697</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span>
<a name="l03698"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7d0292c9f207800660cc6dd7834dc80">03698</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span>
<a name="l03699"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3dcc066324bdae22087ebd8a391a918">03699</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_I   0x00000000  // Immediate</span>
<a name="l03700"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0e4942f04c34d6190895a73a8d68bcc">03700</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span>
<a name="l03701"></a><a class="code" href="tm4c123gh6pm_8h.html#a810e26e6c39b2ef286184a84badf6471">03701</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span>
<a name="l03702"></a><a class="code" href="tm4c123gh6pm_8h.html#a945f74362d8a239323c89b44febacc5d">03702</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span>
<a name="l03703"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a4a412035a63e76b05c7f132750fe21">03703</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_I    0x00000000  // Immediate</span>
<a name="l03704"></a><a class="code" href="tm4c123gh6pm_8h.html#a62725db4ad3c374b100d4ea38c65bbbc">03704</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span>
<a name="l03705"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a06795d194d180c74999f5fc40156f3">03705</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span>
<a name="l03706"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6d6ac3a7909ef518a903fe7a5df525e">03706</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span>
<a name="l03707"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4a30e007abe02e2149e2976f59870af">03707</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_I     0x00000000  // Immediate</span>
<a name="l03708"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ef1f67d8b2e6bff2b4f3965337398d2">03708</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span>
<a name="l03709"></a><a class="code" href="tm4c123gh6pm_8h.html#a99b6037a1b7c552629ac2a0229382d9b">03709</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span>
<a name="l03710"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fed9e34d76683fb24ee62eae5342fa9">03710</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span>
<a name="l03711"></a><a class="code" href="tm4c123gh6pm_8h.html#a35c2076ede008ef9dd18e3d691a2b1f9">03711</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_I     0x00000000  // Immediate</span>
<a name="l03712"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bae5184ab396604f9dc2f0ffc60fe5b">03712</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span>
<a name="l03713"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fde222ab32a7585c8dbc7682b86901b">03713</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span>
<a name="l03714"></a><a class="code" href="tm4c123gh6pm_8h.html#a166d0155dda0fe6eeca9abf90becf5d6">03714</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span>
<a name="l03715"></a><a class="code" href="tm4c123gh6pm_8h.html#a07e9ee9e06b4f01cabf2543bf63887fe">03715</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span>
<a name="l03716"></a><a class="code" href="tm4c123gh6pm_8h.html#a1adfefa7bf63af64176e384061734de3">03716</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span>
<a name="l03717"></a><a class="code" href="tm4c123gh6pm_8h.html#ad3d1df08a5bf8e625da6276a225e370f">03717</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_DEBUG         0x00000004  // Debug Mode</span>
<a name="l03718"></a><a class="code" href="tm4c123gh6pm_8h.html#a3859b56d97a79674270f9e2e693621de">03718</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_MODE          0x00000002  // Counter Mode</span>
<a name="l03719"></a><a class="code" href="tm4c123gh6pm_8h.html#aa22241238ecf4332c58cb6a2e03c6406">03719</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CTL_ENABLE        0x00000001  // PWM Block Enable</span>
<a name="l03720"></a>03720 <span class="preprocessor"></span>
<a name="l03721"></a>03721 <span class="comment">//*****************************************************************************</span>
<a name="l03722"></a>03722 <span class="comment">//</span>
<a name="l03723"></a>03723 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_INTEN register.</span>
<a name="l03724"></a>03724 <span class="comment">//</span>
<a name="l03725"></a>03725 <span class="comment">//*****************************************************************************</span>
<a name="l03726"></a><a class="code" href="tm4c123gh6pm_8h.html#a2487d737fe6c7f21d205a2f77373f809">03726</a> <span class="preprocessor">#define PWM_1_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span>
<a name="l03727"></a>03727 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03728"></a><a class="code" href="tm4c123gh6pm_8h.html#aac91ec2136b355c11cdd3dd9533c45e5">03728</a> <span class="preprocessor">#define PWM_1_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span>
<a name="l03729"></a><a class="code" href="tm4c123gh6pm_8h.html#a60d0fad6a644be76742be128cf863b37">03729</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span>
<a name="l03730"></a>03730 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03731"></a><a class="code" href="tm4c123gh6pm_8h.html#aacf98f2d5beae9cfde78fcf3056866c1">03731</a> <span class="preprocessor">#define PWM_1_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span>
<a name="l03732"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e3ba8150d3c1084eaa516e62bc49a57">03732</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span>
<a name="l03733"></a><a class="code" href="tm4c123gh6pm_8h.html#aaebc23c7d93290d6f61f5109a0c33a52">03733</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span>
<a name="l03734"></a><a class="code" href="tm4c123gh6pm_8h.html#a2eceda0cffdc2d2377fdd054debbcf29">03734</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span>
<a name="l03735"></a>03735 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03736"></a><a class="code" href="tm4c123gh6pm_8h.html#af3f95ef81399eda734eb44f93c0c3f41">03736</a> <span class="preprocessor">#define PWM_1_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span>
<a name="l03737"></a>03737 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l03738"></a><a class="code" href="tm4c123gh6pm_8h.html#a98fa2532e2a41be4884d7d04b5d15ccc">03738</a> <span class="preprocessor">#define PWM_1_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span>
<a name="l03739"></a>03739 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03740"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4cd008d0353cf8d27860e3855e6e137">03740</a> <span class="preprocessor">#define PWM_1_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span>
<a name="l03741"></a>03741 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l03742"></a><a class="code" href="tm4c123gh6pm_8h.html#ae46cbaa1ead18023565e450e2e8a1bcc">03742</a> <span class="preprocessor">#define PWM_1_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span>
<a name="l03743"></a><a class="code" href="tm4c123gh6pm_8h.html#aa873f79c9c16a6954396ad753aa3cb72">03743</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span>
<a name="l03744"></a>03744 <span class="preprocessor"></span>
<a name="l03745"></a>03745 <span class="comment">//*****************************************************************************</span>
<a name="l03746"></a>03746 <span class="comment">//</span>
<a name="l03747"></a>03747 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_RIS register.</span>
<a name="l03748"></a>03748 <span class="comment">//</span>
<a name="l03749"></a>03749 <span class="comment">//*****************************************************************************</span>
<a name="l03750"></a><a class="code" href="tm4c123gh6pm_8h.html#a3889f5d974ea3378bc0ea3c4f0d481c1">03750</a> <span class="preprocessor">#define PWM_1_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l03751"></a>03751 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03752"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0b96ff8d1570c90d1b4f63da88cb427">03752</a> <span class="preprocessor">#define PWM_1_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span>
<a name="l03753"></a><a class="code" href="tm4c123gh6pm_8h.html#a382ae2ada807d6b3768fb5b5be8335c0">03753</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l03754"></a>03754 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l03755"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9d266a025b4d50da7f8fa7016f8ef7e">03755</a> <span class="preprocessor">#define PWM_1_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span>
<a name="l03756"></a><a class="code" href="tm4c123gh6pm_8h.html#add6c9bc8f41c0cc9e715caf5f4511db4">03756</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span>
<a name="l03757"></a><a class="code" href="tm4c123gh6pm_8h.html#aac6e918f52b0cba499869425a9cf88e7">03757</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span>
<a name="l03758"></a>03758 <span class="preprocessor"></span>
<a name="l03759"></a>03759 <span class="comment">//*****************************************************************************</span>
<a name="l03760"></a>03760 <span class="comment">//</span>
<a name="l03761"></a>03761 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_ISC register.</span>
<a name="l03762"></a>03762 <span class="comment">//</span>
<a name="l03763"></a>03763 <span class="comment">//*****************************************************************************</span>
<a name="l03764"></a><a class="code" href="tm4c123gh6pm_8h.html#ace96ea71a76efb064f20bdb2f21f79af">03764</a> <span class="preprocessor">#define PWM_1_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l03765"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d729e66db451515bd7f2d1131f9e4a0">03765</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span>
<a name="l03766"></a><a class="code" href="tm4c123gh6pm_8h.html#a34b2f9c7794060249dda5073ba98a219">03766</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l03767"></a><a class="code" href="tm4c123gh6pm_8h.html#ac03e8e6d798d052f1a827cb1296259dc">03767</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span>
<a name="l03768"></a><a class="code" href="tm4c123gh6pm_8h.html#a104e73925edbb85ca48879c15494c569">03768</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span>
<a name="l03769"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f08b0edf5dac491c1bdaad67bcf0a5b">03769</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span>
<a name="l03770"></a>03770 <span class="preprocessor"></span>
<a name="l03771"></a>03771 <span class="comment">//*****************************************************************************</span>
<a name="l03772"></a>03772 <span class="comment">//</span>
<a name="l03773"></a>03773 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_LOAD register.</span>
<a name="l03774"></a>03774 <span class="comment">//</span>
<a name="l03775"></a>03775 <span class="comment">//*****************************************************************************</span>
<a name="l03776"></a><a class="code" href="tm4c123gh6pm_8h.html#a65baa0fce0639caddc501397ff6c8c9e">03776</a> <span class="preprocessor">#define PWM_1_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value</span>
<a name="l03777"></a><a class="code" href="tm4c123gh6pm_8h.html#a160588650672a5cc6311378a7f07644d">03777</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_LOAD_LOAD_S       0</span>
<a name="l03778"></a>03778 <span class="preprocessor"></span>
<a name="l03779"></a>03779 <span class="comment">//*****************************************************************************</span>
<a name="l03780"></a>03780 <span class="comment">//</span>
<a name="l03781"></a>03781 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_COUNT register.</span>
<a name="l03782"></a>03782 <span class="comment">//</span>
<a name="l03783"></a>03783 <span class="comment">//*****************************************************************************</span>
<a name="l03784"></a><a class="code" href="tm4c123gh6pm_8h.html#a395cebefe817a8c97f9629422a9ce7c9">03784</a> <span class="preprocessor">#define PWM_1_COUNT_COUNT_M     0x0000FFFF  // Counter Value</span>
<a name="l03785"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c29d4cd2033572a5112f06ce7fa0390">03785</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_COUNT_COUNT_S     0</span>
<a name="l03786"></a>03786 <span class="preprocessor"></span>
<a name="l03787"></a>03787 <span class="comment">//*****************************************************************************</span>
<a name="l03788"></a>03788 <span class="comment">//</span>
<a name="l03789"></a>03789 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_CMPA register.</span>
<a name="l03790"></a>03790 <span class="comment">//</span>
<a name="l03791"></a>03791 <span class="comment">//*****************************************************************************</span>
<a name="l03792"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b51286fd17d6bf8e699ed1be6b581cd">03792</a> <span class="preprocessor">#define PWM_1_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value</span>
<a name="l03793"></a><a class="code" href="tm4c123gh6pm_8h.html#a535ce6e3dcc0ffba0e088a7548c0efac">03793</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CMPA_COMPA_S      0</span>
<a name="l03794"></a>03794 <span class="preprocessor"></span>
<a name="l03795"></a>03795 <span class="comment">//*****************************************************************************</span>
<a name="l03796"></a>03796 <span class="comment">//</span>
<a name="l03797"></a>03797 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_CMPB register.</span>
<a name="l03798"></a>03798 <span class="comment">//</span>
<a name="l03799"></a>03799 <span class="comment">//*****************************************************************************</span>
<a name="l03800"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3d1a241898a5dc7d39f474d57e252ab">03800</a> <span class="preprocessor">#define PWM_1_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value</span>
<a name="l03801"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a4758063adf3c3aac9cd59ceb4f6bc5">03801</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_CMPB_COMPB_S      0</span>
<a name="l03802"></a>03802 <span class="preprocessor"></span>
<a name="l03803"></a>03803 <span class="comment">//*****************************************************************************</span>
<a name="l03804"></a>03804 <span class="comment">//</span>
<a name="l03805"></a>03805 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_GENA register.</span>
<a name="l03806"></a>03806 <span class="comment">//</span>
<a name="l03807"></a>03807 <span class="comment">//*****************************************************************************</span>
<a name="l03808"></a><a class="code" href="tm4c123gh6pm_8h.html#af4ce6e3d03c8160ccb9baa1c5711464f">03808</a> <span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l03809"></a><a class="code" href="tm4c123gh6pm_8h.html#a669818f289738592f259774695125f56">03809</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_NONE                                              \</span>
<a name="l03810"></a>03810 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03811"></a><a class="code" href="tm4c123gh6pm_8h.html#ae95e82e7b2ef24e7fddd03a3ab3ff9d9">03811</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span>
<a name="l03812"></a><a class="code" href="tm4c123gh6pm_8h.html#aae4613e9a0225dbdc409791eb297c3f1">03812</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_ZERO                                              \</span>
<a name="l03813"></a>03813 <span class="preprocessor">                                0x00000800  // Drive pwmA Low</span>
<a name="l03814"></a><a class="code" href="tm4c123gh6pm_8h.html#afc693d5444c7e2ed7e67b79e7160e320">03814</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span>
<a name="l03815"></a><a class="code" href="tm4c123gh6pm_8h.html#a5be9d985bf4028f9ac212dde521c4e84">03815</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l03816"></a><a class="code" href="tm4c123gh6pm_8h.html#a50e477e166dd9518ea19c65dac3d4eb1">03816</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_NONE                                              \</span>
<a name="l03817"></a>03817 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03818"></a><a class="code" href="tm4c123gh6pm_8h.html#aa75ba57b126f7094a593cacf7961dd91">03818</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span>
<a name="l03819"></a><a class="code" href="tm4c123gh6pm_8h.html#a5144247bc8d86df3ad450f5f72768c18">03819</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_ZERO                                              \</span>
<a name="l03820"></a>03820 <span class="preprocessor">                                0x00000200  // Drive pwmA Low</span>
<a name="l03821"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bd304f3a879b0eac674d9ba97086ec7">03821</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span>
<a name="l03822"></a><a class="code" href="tm4c123gh6pm_8h.html#aefc5faa0640041e0c216e2770f6f8978">03822</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l03823"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e45539d73f62fb49e3e3d67c3b6d7c4">03823</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_NONE                                              \</span>
<a name="l03824"></a>03824 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03825"></a><a class="code" href="tm4c123gh6pm_8h.html#a087c334c0efba5826eaa69b494237b2e">03825</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span>
<a name="l03826"></a><a class="code" href="tm4c123gh6pm_8h.html#a0452aec8b9768172781cd5fded527278">03826</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_ZERO                                              \</span>
<a name="l03827"></a>03827 <span class="preprocessor">                                0x00000080  // Drive pwmA Low</span>
<a name="l03828"></a><a class="code" href="tm4c123gh6pm_8h.html#a555442a668768e8bd6c908562a571352">03828</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span>
<a name="l03829"></a><a class="code" href="tm4c123gh6pm_8h.html#a82b699aaa8c8f5f36b2d88ece4ae1738">03829</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l03830"></a><a class="code" href="tm4c123gh6pm_8h.html#a0da253652c28d5a4c5dc7b1e499e19d1">03830</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_NONE                                              \</span>
<a name="l03831"></a>03831 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03832"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fb28b719a5be3f4d514bf74626c5c91">03832</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span>
<a name="l03833"></a><a class="code" href="tm4c123gh6pm_8h.html#abf3d88797c03a8916dc86483c498805e">03833</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_ZERO                                              \</span>
<a name="l03834"></a>03834 <span class="preprocessor">                                0x00000020  // Drive pwmA Low</span>
<a name="l03835"></a><a class="code" href="tm4c123gh6pm_8h.html#a3913e3a97943888e69af987592ffd1c4">03835</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span>
<a name="l03836"></a><a class="code" href="tm4c123gh6pm_8h.html#af16631bfb24f56ce4e59ac3d1a2ac410">03836</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l03837"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f520e9082964eec7cfc388bf636f094">03837</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l03838"></a><a class="code" href="tm4c123gh6pm_8h.html#ad92da280dbfcdc84938d7e8c3cdc17c1">03838</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span>
<a name="l03839"></a><a class="code" href="tm4c123gh6pm_8h.html#ac209e34d3bcbca990958a2eea2ebb52b">03839</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span>
<a name="l03840"></a><a class="code" href="tm4c123gh6pm_8h.html#a9363db758753afc7ba504c18dcad7606">03840</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span>
<a name="l03841"></a><a class="code" href="tm4c123gh6pm_8h.html#a35e8daddc3110171b747465df58cc85e">03841</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l03842"></a><a class="code" href="tm4c123gh6pm_8h.html#a73ba00b7d2dd342a38396ed177a40077">03842</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l03843"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2d60481d68e9731e0da082c5de7ec57">03843</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span>
<a name="l03844"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c4950b9263802dc64007ab150e4965e">03844</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span>
<a name="l03845"></a><a class="code" href="tm4c123gh6pm_8h.html#a19aa1ed501de729d5417c7b8ff28ecb3">03845</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span>
<a name="l03846"></a>03846 <span class="preprocessor"></span>
<a name="l03847"></a>03847 <span class="comment">//*****************************************************************************</span>
<a name="l03848"></a>03848 <span class="comment">//</span>
<a name="l03849"></a>03849 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_GENB register.</span>
<a name="l03850"></a>03850 <span class="comment">//</span>
<a name="l03851"></a>03851 <span class="comment">//*****************************************************************************</span>
<a name="l03852"></a><a class="code" href="tm4c123gh6pm_8h.html#ae67d9a2250129d41c5a8402b201fe805">03852</a> <span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l03853"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2ae1489b9e2a58e39a63b7043b5294a">03853</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_NONE                                              \</span>
<a name="l03854"></a>03854 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03855"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a4e76192aa4d7a191edd0e4599a9e45">03855</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span>
<a name="l03856"></a><a class="code" href="tm4c123gh6pm_8h.html#a7108a0c8281bc5ae1b7b7050402b7749">03856</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_ZERO                                              \</span>
<a name="l03857"></a>03857 <span class="preprocessor">                                0x00000800  // Drive pwmB Low</span>
<a name="l03858"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2e409cbaa29a4ad19011678859b2170">03858</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span>
<a name="l03859"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2ba02e38f4f847f5653018c0698e058">03859</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l03860"></a><a class="code" href="tm4c123gh6pm_8h.html#ad61d8df5055386928c929c90879d822a">03860</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_NONE                                              \</span>
<a name="l03861"></a>03861 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03862"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f3272cc14cc2d8f50914abeb9de5d5d">03862</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span>
<a name="l03863"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a8b934abcd241ef80de314c33dea6b5">03863</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_ZERO                                              \</span>
<a name="l03864"></a>03864 <span class="preprocessor">                                0x00000200  // Drive pwmB Low</span>
<a name="l03865"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0933c8ef8d6c53e2ba2727e7258b48c">03865</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span>
<a name="l03866"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c7a8d6cf8aded818a8ac1a24b297695">03866</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l03867"></a><a class="code" href="tm4c123gh6pm_8h.html#ac006b2993d738e6c3e74c54c5b2e281d">03867</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_NONE                                              \</span>
<a name="l03868"></a>03868 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03869"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c3349f1a5ffe00ce185a65e347f1b5e">03869</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span>
<a name="l03870"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8e803499c33c3fa3ad04817a85c1dc5">03870</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_ZERO                                              \</span>
<a name="l03871"></a>03871 <span class="preprocessor">                                0x00000080  // Drive pwmB Low</span>
<a name="l03872"></a><a class="code" href="tm4c123gh6pm_8h.html#a253b268077b0ee7ee5530f7da6ccda20">03872</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span>
<a name="l03873"></a><a class="code" href="tm4c123gh6pm_8h.html#aae889d791d783bff863445d6318cb855">03873</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l03874"></a><a class="code" href="tm4c123gh6pm_8h.html#a55159cbea85f5582608210c3ca30099a">03874</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_NONE                                              \</span>
<a name="l03875"></a>03875 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l03876"></a><a class="code" href="tm4c123gh6pm_8h.html#a52c61fa69da343d5aff483edfc68a578">03876</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span>
<a name="l03877"></a><a class="code" href="tm4c123gh6pm_8h.html#a9afed5660c5c2383a382d37b728bf284">03877</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_ZERO                                              \</span>
<a name="l03878"></a>03878 <span class="preprocessor">                                0x00000020  // Drive pwmB Low</span>
<a name="l03879"></a><a class="code" href="tm4c123gh6pm_8h.html#abfa17cc94ad2040af0f56afbe89e1e95">03879</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span>
<a name="l03880"></a><a class="code" href="tm4c123gh6pm_8h.html#ae04b820bb0943cdf9e74a5fa11ad97c1">03880</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l03881"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d4a082207751b432df5c111a4076097">03881</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l03882"></a><a class="code" href="tm4c123gh6pm_8h.html#a8faf27e3175d620b262bf6583d5c20c2">03882</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span>
<a name="l03883"></a><a class="code" href="tm4c123gh6pm_8h.html#a613c747d913027a2a7d5f8bf5c722fe8">03883</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span>
<a name="l03884"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4748a35620df09434ee00f362ac0f1a">03884</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span>
<a name="l03885"></a><a class="code" href="tm4c123gh6pm_8h.html#a959f43b51e5ac5c27d9153c4a597bf0c">03885</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l03886"></a><a class="code" href="tm4c123gh6pm_8h.html#add587ba490175689d251480a17e1597b">03886</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l03887"></a><a class="code" href="tm4c123gh6pm_8h.html#a81589a35088236381d7d6cd8a3030ec1">03887</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span>
<a name="l03888"></a><a class="code" href="tm4c123gh6pm_8h.html#abc21fb5948a4306a2089356c76cf4a9a">03888</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span>
<a name="l03889"></a><a class="code" href="tm4c123gh6pm_8h.html#ad99c02f317f096956b31a52165634def">03889</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span>
<a name="l03890"></a>03890 <span class="preprocessor"></span>
<a name="l03891"></a>03891 <span class="comment">//*****************************************************************************</span>
<a name="l03892"></a>03892 <span class="comment">//</span>
<a name="l03893"></a>03893 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBCTL register.</span>
<a name="l03894"></a>03894 <span class="comment">//</span>
<a name="l03895"></a>03895 <span class="comment">//*****************************************************************************</span>
<a name="l03896"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5767a83b59b501b43e881af39000866">03896</a> <span class="preprocessor">#define PWM_1_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span>
<a name="l03897"></a>03897 <span class="preprocessor"></span>
<a name="l03898"></a>03898 <span class="comment">//*****************************************************************************</span>
<a name="l03899"></a>03899 <span class="comment">//</span>
<a name="l03900"></a>03900 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBRISE register.</span>
<a name="l03901"></a>03901 <span class="comment">//</span>
<a name="l03902"></a>03902 <span class="comment">//*****************************************************************************</span>
<a name="l03903"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4e979fc21dc6bd7ecd92df2b6233502">03903</a> <span class="preprocessor">#define PWM_1_DBRISE_RISEDELAY_M                                              \</span>
<a name="l03904"></a>03904 <span class="preprocessor">                                0x00000FFF  // Dead-Band Rise Delay</span>
<a name="l03905"></a><a class="code" href="tm4c123gh6pm_8h.html#a01cbcb21200b34dbadbbc052ab986939">03905</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_DBRISE_RISEDELAY_S                                              \</span>
<a name="l03906"></a>03906 <span class="preprocessor">                                0</span>
<a name="l03907"></a>03907 <span class="preprocessor"></span>
<a name="l03908"></a>03908 <span class="comment">//*****************************************************************************</span>
<a name="l03909"></a>03909 <span class="comment">//</span>
<a name="l03910"></a>03910 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBFALL register.</span>
<a name="l03911"></a>03911 <span class="comment">//</span>
<a name="l03912"></a>03912 <span class="comment">//*****************************************************************************</span>
<a name="l03913"></a><a class="code" href="tm4c123gh6pm_8h.html#a6875a74d34903c32d3a15989e946256a">03913</a> <span class="preprocessor">#define PWM_1_DBFALL_FALLDELAY_M                                              \</span>
<a name="l03914"></a>03914 <span class="preprocessor">                                0x00000FFF  // Dead-Band Fall Delay</span>
<a name="l03915"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d05ee38e8ac5b3b0834b8e4eeb4b230">03915</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_DBFALL_FALLDELAY_S                                              \</span>
<a name="l03916"></a>03916 <span class="preprocessor">                                0</span>
<a name="l03917"></a>03917 <span class="preprocessor"></span>
<a name="l03918"></a>03918 <span class="comment">//*****************************************************************************</span>
<a name="l03919"></a>03919 <span class="comment">//</span>
<a name="l03920"></a>03920 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSRC0</span>
<a name="l03921"></a>03921 <span class="comment">// register.</span>
<a name="l03922"></a>03922 <span class="comment">//</span>
<a name="l03923"></a>03923 <span class="comment">//*****************************************************************************</span>
<a name="l03924"></a><a class="code" href="tm4c123gh6pm_8h.html#aacb7d7d395293a4202d4f1f8382a9aff">03924</a> <span class="preprocessor">#define PWM_1_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span>
<a name="l03925"></a><a class="code" href="tm4c123gh6pm_8h.html#a86073c10f2cb890e88338dd1e8f76ad4">03925</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span>
<a name="l03926"></a>03926 <span class="preprocessor"></span>
<a name="l03927"></a>03927 <span class="comment">//*****************************************************************************</span>
<a name="l03928"></a>03928 <span class="comment">//</span>
<a name="l03929"></a>03929 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSRC1</span>
<a name="l03930"></a>03930 <span class="comment">// register.</span>
<a name="l03931"></a>03931 <span class="comment">//</span>
<a name="l03932"></a>03932 <span class="comment">//*****************************************************************************</span>
<a name="l03933"></a><a class="code" href="tm4c123gh6pm_8h.html#af049c9ade1472cf9d898de0642f992ff">03933</a> <span class="preprocessor">#define PWM_1_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span>
<a name="l03934"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e401053a11ddc9732cf773f6e9bb72d">03934</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span>
<a name="l03935"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bfdcd7a812f9d5860ae8e58c16a9295">03935</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span>
<a name="l03936"></a><a class="code" href="tm4c123gh6pm_8h.html#ac21c39f61c25d48f8dec3619313d7049">03936</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span>
<a name="l03937"></a><a class="code" href="tm4c123gh6pm_8h.html#af2156679128cc52d7e5743bcdcf3246c">03937</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span>
<a name="l03938"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6d1935d43a8ab8a4796348732b60964">03938</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span>
<a name="l03939"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d861142301a14bf3fd42233a488a398">03939</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span>
<a name="l03940"></a><a class="code" href="tm4c123gh6pm_8h.html#abc37fa1aacf6e26fbad668507a5fe67a">03940</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span>
<a name="l03941"></a>03941 <span class="preprocessor"></span>
<a name="l03942"></a>03942 <span class="comment">//*****************************************************************************</span>
<a name="l03943"></a>03943 <span class="comment">//</span>
<a name="l03944"></a>03944 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_MINFLTPER</span>
<a name="l03945"></a>03945 <span class="comment">// register.</span>
<a name="l03946"></a>03946 <span class="comment">//</span>
<a name="l03947"></a>03947 <span class="comment">//*****************************************************************************</span>
<a name="l03948"></a><a class="code" href="tm4c123gh6pm_8h.html#adad75e0e74b44ef62b178f2f5321af92">03948</a> <span class="preprocessor">#define PWM_1_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period</span>
<a name="l03949"></a><a class="code" href="tm4c123gh6pm_8h.html#a06374e3cb67e707321c97f1777488b9e">03949</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_MINFLTPER_MFP_S   0</span>
<a name="l03950"></a>03950 <span class="preprocessor"></span>
<a name="l03951"></a>03951 <span class="comment">//*****************************************************************************</span>
<a name="l03952"></a>03952 <span class="comment">//</span>
<a name="l03953"></a>03953 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_CTL register.</span>
<a name="l03954"></a>03954 <span class="comment">//</span>
<a name="l03955"></a>03955 <span class="comment">//*****************************************************************************</span>
<a name="l03956"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9218bfe9d265cdc3d04239b58033f5a">03956</a> <span class="preprocessor">#define PWM_2_CTL_LATCH         0x00040000  // Latch Fault Input</span>
<a name="l03957"></a><a class="code" href="tm4c123gh6pm_8h.html#a4bb639486f93bffd910f894a8e1a0408">03957</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span>
<a name="l03958"></a><a class="code" href="tm4c123gh6pm_8h.html#a88991cd0ababfe50b606442bc845895e">03958</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_FLTSRC        0x00010000  // Fault Condition Source</span>
<a name="l03959"></a><a class="code" href="tm4c123gh6pm_8h.html#a3887d85d5f855d319d822f461d3ceb9e">03959</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span>
<a name="l03960"></a><a class="code" href="tm4c123gh6pm_8h.html#a642a791a8746894cfea04bc09527d13a">03960</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_I   0x00000000  // Immediate</span>
<a name="l03961"></a><a class="code" href="tm4c123gh6pm_8h.html#aab53b8ce6f8ed93d1c502fbaf49bfa0a">03961</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span>
<a name="l03962"></a><a class="code" href="tm4c123gh6pm_8h.html#a72fc9b16e7e36d8d6918b3966455139f">03962</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span>
<a name="l03963"></a><a class="code" href="tm4c123gh6pm_8h.html#af63191872d6b281eaa27b221ce9440d6">03963</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span>
<a name="l03964"></a><a class="code" href="tm4c123gh6pm_8h.html#a02c204255c460e0fa33edbd45d42d96e">03964</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_I   0x00000000  // Immediate</span>
<a name="l03965"></a><a class="code" href="tm4c123gh6pm_8h.html#ab792f11e5cde93656045b42827b4fc5e">03965</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span>
<a name="l03966"></a><a class="code" href="tm4c123gh6pm_8h.html#a651419fe459ba22dd81001e9f7260cea">03966</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span>
<a name="l03967"></a><a class="code" href="tm4c123gh6pm_8h.html#afa7c4d568d9f2cb22cfb1a81fe16b0b7">03967</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span>
<a name="l03968"></a><a class="code" href="tm4c123gh6pm_8h.html#a48ea6bf603204799d54dc4f26366d5a1">03968</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_I    0x00000000  // Immediate</span>
<a name="l03969"></a><a class="code" href="tm4c123gh6pm_8h.html#a96ca810cc5604104d689df9d68186951">03969</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span>
<a name="l03970"></a><a class="code" href="tm4c123gh6pm_8h.html#aeda6138b6ff76ff0c0ed24805b7ba5d8">03970</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span>
<a name="l03971"></a><a class="code" href="tm4c123gh6pm_8h.html#a47499f8b8cf1aa8d12f6f0ff33a42b70">03971</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span>
<a name="l03972"></a><a class="code" href="tm4c123gh6pm_8h.html#a7af4011d0c50991de89f4a02fec8b092">03972</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_I     0x00000000  // Immediate</span>
<a name="l03973"></a><a class="code" href="tm4c123gh6pm_8h.html#a46b605127b6bfb57dc114036016284af">03973</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span>
<a name="l03974"></a><a class="code" href="tm4c123gh6pm_8h.html#ac91098bd0c8903c13a90975faf88235d">03974</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span>
<a name="l03975"></a><a class="code" href="tm4c123gh6pm_8h.html#a4baaccd8a0ea7650496a3bdca205649b">03975</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span>
<a name="l03976"></a><a class="code" href="tm4c123gh6pm_8h.html#a4104f5e08bd7fa059bb127dc1b1e5046">03976</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_I     0x00000000  // Immediate</span>
<a name="l03977"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2a878eb5bedd3e22ecb0da10bd9ccfe">03977</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span>
<a name="l03978"></a><a class="code" href="tm4c123gh6pm_8h.html#a51209a9cc50018bc31496a27a7f12571">03978</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span>
<a name="l03979"></a><a class="code" href="tm4c123gh6pm_8h.html#af85be257c7244c6d11148c3e5ca51e2d">03979</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span>
<a name="l03980"></a><a class="code" href="tm4c123gh6pm_8h.html#a52ef69bb9d57b34eb1c59bd752ed936f">03980</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span>
<a name="l03981"></a><a class="code" href="tm4c123gh6pm_8h.html#a72f4add0065c05d47f9246e77293c832">03981</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span>
<a name="l03982"></a><a class="code" href="tm4c123gh6pm_8h.html#afed3ce25ebf66bb9dade843abeb0a103">03982</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_DEBUG         0x00000004  // Debug Mode</span>
<a name="l03983"></a><a class="code" href="tm4c123gh6pm_8h.html#a267c2f9824f31182b19da133756f8b09">03983</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_MODE          0x00000002  // Counter Mode</span>
<a name="l03984"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fd8b3ba410ee7d322437d86697403c2">03984</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CTL_ENABLE        0x00000001  // PWM Block Enable</span>
<a name="l03985"></a>03985 <span class="preprocessor"></span>
<a name="l03986"></a>03986 <span class="comment">//*****************************************************************************</span>
<a name="l03987"></a>03987 <span class="comment">//</span>
<a name="l03988"></a>03988 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_INTEN register.</span>
<a name="l03989"></a>03989 <span class="comment">//</span>
<a name="l03990"></a>03990 <span class="comment">//*****************************************************************************</span>
<a name="l03991"></a><a class="code" href="tm4c123gh6pm_8h.html#a506c7d9892ec5febbcb5f31b8d8e412c">03991</a> <span class="preprocessor">#define PWM_2_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span>
<a name="l03992"></a>03992 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03993"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c15b0b90c4dd46d6c211ff59261af19">03993</a> <span class="preprocessor">#define PWM_2_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span>
<a name="l03994"></a><a class="code" href="tm4c123gh6pm_8h.html#a0470471ae81beb0a89be0cfc3fefead4">03994</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span>
<a name="l03995"></a>03995 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l03996"></a><a class="code" href="tm4c123gh6pm_8h.html#a168de6a27ef56af143b8890f57e2617e">03996</a> <span class="preprocessor">#define PWM_2_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span>
<a name="l03997"></a><a class="code" href="tm4c123gh6pm_8h.html#a57df4c9003331ead30ce4f20a21ee6ad">03997</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span>
<a name="l03998"></a><a class="code" href="tm4c123gh6pm_8h.html#adf051682022a5495fc9321f0a6115fdc">03998</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span>
<a name="l03999"></a><a class="code" href="tm4c123gh6pm_8h.html#a400994e50e2ee4f8b762fb1c0c3eed4a">03999</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span>
<a name="l04000"></a>04000 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l04001"></a><a class="code" href="tm4c123gh6pm_8h.html#a7832dff3eeb45c8e74a4b997dc16ceab">04001</a> <span class="preprocessor">#define PWM_2_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span>
<a name="l04002"></a>04002 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l04003"></a><a class="code" href="tm4c123gh6pm_8h.html#a268770cdc5630df6c1803aa5941770fd">04003</a> <span class="preprocessor">#define PWM_2_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span>
<a name="l04004"></a>04004 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l04005"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0e48090e58f4712a40414b0e1eea038">04005</a> <span class="preprocessor">#define PWM_2_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span>
<a name="l04006"></a>04006 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l04007"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c7ee01b378306dae689a73e300427e0">04007</a> <span class="preprocessor">#define PWM_2_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span>
<a name="l04008"></a><a class="code" href="tm4c123gh6pm_8h.html#af770c909535c8b3447e5900edff04b19">04008</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span>
<a name="l04009"></a>04009 <span class="preprocessor"></span>
<a name="l04010"></a>04010 <span class="comment">//*****************************************************************************</span>
<a name="l04011"></a>04011 <span class="comment">//</span>
<a name="l04012"></a>04012 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_RIS register.</span>
<a name="l04013"></a>04013 <span class="comment">//</span>
<a name="l04014"></a>04014 <span class="comment">//*****************************************************************************</span>
<a name="l04015"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d0bcf68b28f12746e50b6b4a5ca7d4a">04015</a> <span class="preprocessor">#define PWM_2_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l04016"></a>04016 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l04017"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1108e43d03eb31c0633b3ddbd0b1ba1">04017</a> <span class="preprocessor">#define PWM_2_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span>
<a name="l04018"></a><a class="code" href="tm4c123gh6pm_8h.html#afc4f1b501c861449e4694efbfc6c7a6e">04018</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l04019"></a>04019 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l04020"></a><a class="code" href="tm4c123gh6pm_8h.html#ab740cca6c5d5d81be4989bfbc44388ee">04020</a> <span class="preprocessor">#define PWM_2_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span>
<a name="l04021"></a><a class="code" href="tm4c123gh6pm_8h.html#afdbfdeeacccbd74ce958805d0c4122ff">04021</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span>
<a name="l04022"></a><a class="code" href="tm4c123gh6pm_8h.html#afd1bab4609528b7e75b784740295b44d">04022</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span>
<a name="l04023"></a>04023 <span class="preprocessor"></span>
<a name="l04024"></a>04024 <span class="comment">//*****************************************************************************</span>
<a name="l04025"></a>04025 <span class="comment">//</span>
<a name="l04026"></a>04026 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_ISC register.</span>
<a name="l04027"></a>04027 <span class="comment">//</span>
<a name="l04028"></a>04028 <span class="comment">//*****************************************************************************</span>
<a name="l04029"></a><a class="code" href="tm4c123gh6pm_8h.html#a3686c427a01608920b5b72fa93aea113">04029</a> <span class="preprocessor">#define PWM_2_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l04030"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9eab74a4cfb18becee7802913850390">04030</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span>
<a name="l04031"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f6febc1e5e7ce975e7861af3129a0bd">04031</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l04032"></a><a class="code" href="tm4c123gh6pm_8h.html#a7681ded5a0c4ad7368d1312cef257d10">04032</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span>
<a name="l04033"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9ff246cd474f4af6a34805b57994f3e">04033</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span>
<a name="l04034"></a><a class="code" href="tm4c123gh6pm_8h.html#a9785e38465b0030459464879a15dd20f">04034</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span>
<a name="l04035"></a>04035 <span class="preprocessor"></span>
<a name="l04036"></a>04036 <span class="comment">//*****************************************************************************</span>
<a name="l04037"></a>04037 <span class="comment">//</span>
<a name="l04038"></a>04038 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_LOAD register.</span>
<a name="l04039"></a>04039 <span class="comment">//</span>
<a name="l04040"></a>04040 <span class="comment">//*****************************************************************************</span>
<a name="l04041"></a><a class="code" href="tm4c123gh6pm_8h.html#a996468c69d64607f75c605e556275de8">04041</a> <span class="preprocessor">#define PWM_2_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value</span>
<a name="l04042"></a><a class="code" href="tm4c123gh6pm_8h.html#a98c7529a21d4e2a75ecaec2fd2e1e1ac">04042</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_LOAD_LOAD_S       0</span>
<a name="l04043"></a>04043 <span class="preprocessor"></span>
<a name="l04044"></a>04044 <span class="comment">//*****************************************************************************</span>
<a name="l04045"></a>04045 <span class="comment">//</span>
<a name="l04046"></a>04046 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_COUNT register.</span>
<a name="l04047"></a>04047 <span class="comment">//</span>
<a name="l04048"></a>04048 <span class="comment">//*****************************************************************************</span>
<a name="l04049"></a><a class="code" href="tm4c123gh6pm_8h.html#a38e2911b6198ce6d1c2488abc2d1b39d">04049</a> <span class="preprocessor">#define PWM_2_COUNT_COUNT_M     0x0000FFFF  // Counter Value</span>
<a name="l04050"></a><a class="code" href="tm4c123gh6pm_8h.html#a91b1540f80c1afb07746fa295d99c6bf">04050</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_COUNT_COUNT_S     0</span>
<a name="l04051"></a>04051 <span class="preprocessor"></span>
<a name="l04052"></a>04052 <span class="comment">//*****************************************************************************</span>
<a name="l04053"></a>04053 <span class="comment">//</span>
<a name="l04054"></a>04054 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_CMPA register.</span>
<a name="l04055"></a>04055 <span class="comment">//</span>
<a name="l04056"></a>04056 <span class="comment">//*****************************************************************************</span>
<a name="l04057"></a><a class="code" href="tm4c123gh6pm_8h.html#aaea8e483cb50ff28bbba80c43309643a">04057</a> <span class="preprocessor">#define PWM_2_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value</span>
<a name="l04058"></a><a class="code" href="tm4c123gh6pm_8h.html#a8041da4e29904d3fb15c52c96d8f9750">04058</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CMPA_COMPA_S      0</span>
<a name="l04059"></a>04059 <span class="preprocessor"></span>
<a name="l04060"></a>04060 <span class="comment">//*****************************************************************************</span>
<a name="l04061"></a>04061 <span class="comment">//</span>
<a name="l04062"></a>04062 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_CMPB register.</span>
<a name="l04063"></a>04063 <span class="comment">//</span>
<a name="l04064"></a>04064 <span class="comment">//*****************************************************************************</span>
<a name="l04065"></a><a class="code" href="tm4c123gh6pm_8h.html#a122928551005e7756a9b6ec6a52e41bd">04065</a> <span class="preprocessor">#define PWM_2_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value</span>
<a name="l04066"></a><a class="code" href="tm4c123gh6pm_8h.html#a42ee7975db1056022f485e9144629340">04066</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_CMPB_COMPB_S      0</span>
<a name="l04067"></a>04067 <span class="preprocessor"></span>
<a name="l04068"></a>04068 <span class="comment">//*****************************************************************************</span>
<a name="l04069"></a>04069 <span class="comment">//</span>
<a name="l04070"></a>04070 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_GENA register.</span>
<a name="l04071"></a>04071 <span class="comment">//</span>
<a name="l04072"></a>04072 <span class="comment">//*****************************************************************************</span>
<a name="l04073"></a><a class="code" href="tm4c123gh6pm_8h.html#a9daf2a576c7da6e187d2814c1d19805e">04073</a> <span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l04074"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a3f338ed84350e7316cdb247b123c8b">04074</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_NONE                                              \</span>
<a name="l04075"></a>04075 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04076"></a><a class="code" href="tm4c123gh6pm_8h.html#a648a2181ee29d95acb89fc1a9ad3b4fe">04076</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span>
<a name="l04077"></a><a class="code" href="tm4c123gh6pm_8h.html#a27ade02ce0dd6693ee794c5be490a1c8">04077</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_ZERO                                              \</span>
<a name="l04078"></a>04078 <span class="preprocessor">                                0x00000800  // Drive pwmA Low</span>
<a name="l04079"></a><a class="code" href="tm4c123gh6pm_8h.html#a11d15d5f88221fdaab55437e3654da17">04079</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span>
<a name="l04080"></a><a class="code" href="tm4c123gh6pm_8h.html#af62166b25edd913596ecddfc681b54e8">04080</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l04081"></a><a class="code" href="tm4c123gh6pm_8h.html#add76c4c032d3b3764c22f0f7ac98c16f">04081</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_NONE                                              \</span>
<a name="l04082"></a>04082 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04083"></a><a class="code" href="tm4c123gh6pm_8h.html#a363f1d75385a04e33866bddd2813e0a1">04083</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span>
<a name="l04084"></a><a class="code" href="tm4c123gh6pm_8h.html#a77d7f5e81ca386236f11dcd81405cfd6">04084</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_ZERO                                              \</span>
<a name="l04085"></a>04085 <span class="preprocessor">                                0x00000200  // Drive pwmA Low</span>
<a name="l04086"></a><a class="code" href="tm4c123gh6pm_8h.html#afda2722f75b384f00a299c57a2e14a63">04086</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span>
<a name="l04087"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2f3d39540d31f671e7d7cf023fb27f4">04087</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l04088"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a9381475c3664b4e94afe1257a23ec0">04088</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_NONE                                              \</span>
<a name="l04089"></a>04089 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04090"></a><a class="code" href="tm4c123gh6pm_8h.html#ab86c36c4be9d0682fab9352ed287ea80">04090</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span>
<a name="l04091"></a><a class="code" href="tm4c123gh6pm_8h.html#a2aa0233f5c6a092a6df3fbdc967515e4">04091</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_ZERO                                              \</span>
<a name="l04092"></a>04092 <span class="preprocessor">                                0x00000080  // Drive pwmA Low</span>
<a name="l04093"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e116a56d784a4500a593b9986eaa080">04093</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span>
<a name="l04094"></a><a class="code" href="tm4c123gh6pm_8h.html#aba41ca595204883591e4a25817c88dd6">04094</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l04095"></a><a class="code" href="tm4c123gh6pm_8h.html#a451824fe7287bb2bf682bb69ac85143f">04095</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_NONE                                              \</span>
<a name="l04096"></a>04096 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04097"></a><a class="code" href="tm4c123gh6pm_8h.html#a7105389c33740ca65dda16270b2800bb">04097</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span>
<a name="l04098"></a><a class="code" href="tm4c123gh6pm_8h.html#af0958c1ea3f46254b8526be95d3a4ba6">04098</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_ZERO                                              \</span>
<a name="l04099"></a>04099 <span class="preprocessor">                                0x00000020  // Drive pwmA Low</span>
<a name="l04100"></a><a class="code" href="tm4c123gh6pm_8h.html#af28934933cb5054c1f2536ac222fa1fd">04100</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span>
<a name="l04101"></a><a class="code" href="tm4c123gh6pm_8h.html#a89b4252280fc319942f9635535a6cc29">04101</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l04102"></a><a class="code" href="tm4c123gh6pm_8h.html#a328d486f861fd5dc8833b47287424ecf">04102</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l04103"></a><a class="code" href="tm4c123gh6pm_8h.html#a7278085cd145539dd7057fa7d5c9a244">04103</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span>
<a name="l04104"></a><a class="code" href="tm4c123gh6pm_8h.html#a46995a9fd28c40b6a93f218eb99a7a78">04104</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span>
<a name="l04105"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c782a09937731ddf7dee116b0acee23">04105</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span>
<a name="l04106"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f877917076a8de57e4a988a92e8a3d4">04106</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l04107"></a><a class="code" href="tm4c123gh6pm_8h.html#a08614b41af1f218c69c775ea08db3221">04107</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l04108"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ac04d24fd72f0c132d659be6e09760f">04108</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span>
<a name="l04109"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f36867bd3b8113c2bb621891b93583a">04109</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span>
<a name="l04110"></a><a class="code" href="tm4c123gh6pm_8h.html#a34b7f6b74143408bdd7c27373ffed3e1">04110</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span>
<a name="l04111"></a>04111 <span class="preprocessor"></span>
<a name="l04112"></a>04112 <span class="comment">//*****************************************************************************</span>
<a name="l04113"></a>04113 <span class="comment">//</span>
<a name="l04114"></a>04114 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_GENB register.</span>
<a name="l04115"></a>04115 <span class="comment">//</span>
<a name="l04116"></a>04116 <span class="comment">//*****************************************************************************</span>
<a name="l04117"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ba3ddb78e9f52a2dbb6a25cadd67fc8">04117</a> <span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l04118"></a><a class="code" href="tm4c123gh6pm_8h.html#af92da543baccb8de980504460b5a459a">04118</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_NONE                                              \</span>
<a name="l04119"></a>04119 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04120"></a><a class="code" href="tm4c123gh6pm_8h.html#abfb4a31c03440932f844da17af88a3b2">04120</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span>
<a name="l04121"></a><a class="code" href="tm4c123gh6pm_8h.html#a9afb7fced3b66ed61eee0e81c07e8e6a">04121</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_ZERO                                              \</span>
<a name="l04122"></a>04122 <span class="preprocessor">                                0x00000800  // Drive pwmB Low</span>
<a name="l04123"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b9d976222baceced480e201552c9169">04123</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span>
<a name="l04124"></a><a class="code" href="tm4c123gh6pm_8h.html#ab993fc00d5f0ab9055b3a685234f3f0c">04124</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l04125"></a><a class="code" href="tm4c123gh6pm_8h.html#aac218b3e5da3ea52653f9489bce72399">04125</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_NONE                                              \</span>
<a name="l04126"></a>04126 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04127"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f5f4ced0a3ac9abab46247f21193c17">04127</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span>
<a name="l04128"></a><a class="code" href="tm4c123gh6pm_8h.html#a62a446507e827be56b8be71cfd2a540d">04128</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_ZERO                                              \</span>
<a name="l04129"></a>04129 <span class="preprocessor">                                0x00000200  // Drive pwmB Low</span>
<a name="l04130"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7d06962d5ba5152685a38bfbeb4c8ea">04130</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span>
<a name="l04131"></a><a class="code" href="tm4c123gh6pm_8h.html#acf40c705780695a0cd0b3ef3108ef923">04131</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l04132"></a><a class="code" href="tm4c123gh6pm_8h.html#a108dceee7124bf418f96c0ca56b737e3">04132</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_NONE                                              \</span>
<a name="l04133"></a>04133 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04134"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cebd047ef65732fe74ca9c575b1ee1f">04134</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span>
<a name="l04135"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fd0ccc439e656ec123c96c14e474b45">04135</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_ZERO                                              \</span>
<a name="l04136"></a>04136 <span class="preprocessor">                                0x00000080  // Drive pwmB Low</span>
<a name="l04137"></a><a class="code" href="tm4c123gh6pm_8h.html#a17402325a3168d1d984cd111f9b6ac52">04137</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span>
<a name="l04138"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cba2e6adec0b03febc89ba1c4da29bf">04138</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l04139"></a><a class="code" href="tm4c123gh6pm_8h.html#a57ebd367b9d60c5019a5def948825c94">04139</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_NONE                                              \</span>
<a name="l04140"></a>04140 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04141"></a><a class="code" href="tm4c123gh6pm_8h.html#a163dfd56b76493e49b9a07aa2c6c8054">04141</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span>
<a name="l04142"></a><a class="code" href="tm4c123gh6pm_8h.html#abb930b74b0fa5a2001780bc79528f632">04142</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_ZERO                                              \</span>
<a name="l04143"></a>04143 <span class="preprocessor">                                0x00000020  // Drive pwmB Low</span>
<a name="l04144"></a><a class="code" href="tm4c123gh6pm_8h.html#added4445f7a9d1f7765703a66b7ce782">04144</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span>
<a name="l04145"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f4354a6d430159f76f6922750b9227c">04145</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l04146"></a><a class="code" href="tm4c123gh6pm_8h.html#ae61597ebd556e3ebaad4dbaaa686793d">04146</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l04147"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0a901485c1e80985371d368cb4cbfca">04147</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span>
<a name="l04148"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ad58a433a4c27dcdfb343ac7ae0301d">04148</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span>
<a name="l04149"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d82a7a4fb8596506e0df84518a87942">04149</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span>
<a name="l04150"></a><a class="code" href="tm4c123gh6pm_8h.html#a60e512175754042af5989184091fad7a">04150</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l04151"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2d063fd4c7635bafee1a485e013cada">04151</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l04152"></a><a class="code" href="tm4c123gh6pm_8h.html#a68c570571f6ab9f7c19a943ce6977549">04152</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span>
<a name="l04153"></a><a class="code" href="tm4c123gh6pm_8h.html#aa460fbea14f924ef22733315176e0b3b">04153</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span>
<a name="l04154"></a><a class="code" href="tm4c123gh6pm_8h.html#ad74c2c3a39af1f6e6ba33dba611f5050">04154</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span>
<a name="l04155"></a>04155 <span class="preprocessor"></span>
<a name="l04156"></a>04156 <span class="comment">//*****************************************************************************</span>
<a name="l04157"></a>04157 <span class="comment">//</span>
<a name="l04158"></a>04158 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBCTL register.</span>
<a name="l04159"></a>04159 <span class="comment">//</span>
<a name="l04160"></a>04160 <span class="comment">//*****************************************************************************</span>
<a name="l04161"></a><a class="code" href="tm4c123gh6pm_8h.html#afd04cf502363c0702acf01711f93b66e">04161</a> <span class="preprocessor">#define PWM_2_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span>
<a name="l04162"></a>04162 <span class="preprocessor"></span>
<a name="l04163"></a>04163 <span class="comment">//*****************************************************************************</span>
<a name="l04164"></a>04164 <span class="comment">//</span>
<a name="l04165"></a>04165 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBRISE register.</span>
<a name="l04166"></a>04166 <span class="comment">//</span>
<a name="l04167"></a>04167 <span class="comment">//*****************************************************************************</span>
<a name="l04168"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ee97df57ea6ef23280e058d766c48b2">04168</a> <span class="preprocessor">#define PWM_2_DBRISE_RISEDELAY_M                                              \</span>
<a name="l04169"></a>04169 <span class="preprocessor">                                0x00000FFF  // Dead-Band Rise Delay</span>
<a name="l04170"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ab2d4860a6db6aa4373045b7c61ed10">04170</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_DBRISE_RISEDELAY_S                                              \</span>
<a name="l04171"></a>04171 <span class="preprocessor">                                0</span>
<a name="l04172"></a>04172 <span class="preprocessor"></span>
<a name="l04173"></a>04173 <span class="comment">//*****************************************************************************</span>
<a name="l04174"></a>04174 <span class="comment">//</span>
<a name="l04175"></a>04175 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBFALL register.</span>
<a name="l04176"></a>04176 <span class="comment">//</span>
<a name="l04177"></a>04177 <span class="comment">//*****************************************************************************</span>
<a name="l04178"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a7389ac497e76e85aa15ebbbf4d9e9b">04178</a> <span class="preprocessor">#define PWM_2_DBFALL_FALLDELAY_M                                              \</span>
<a name="l04179"></a>04179 <span class="preprocessor">                                0x00000FFF  // Dead-Band Fall Delay</span>
<a name="l04180"></a><a class="code" href="tm4c123gh6pm_8h.html#abb5c83ae17cf7bcd67711f161ee929eb">04180</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_DBFALL_FALLDELAY_S                                              \</span>
<a name="l04181"></a>04181 <span class="preprocessor">                                0</span>
<a name="l04182"></a>04182 <span class="preprocessor"></span>
<a name="l04183"></a>04183 <span class="comment">//*****************************************************************************</span>
<a name="l04184"></a>04184 <span class="comment">//</span>
<a name="l04185"></a>04185 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSRC0</span>
<a name="l04186"></a>04186 <span class="comment">// register.</span>
<a name="l04187"></a>04187 <span class="comment">//</span>
<a name="l04188"></a>04188 <span class="comment">//*****************************************************************************</span>
<a name="l04189"></a><a class="code" href="tm4c123gh6pm_8h.html#adfd1f22a3224b79aa051cd8cb609e2eb">04189</a> <span class="preprocessor">#define PWM_2_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span>
<a name="l04190"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ad91a49d9f154a443277b550fe0a5e9">04190</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span>
<a name="l04191"></a>04191 <span class="preprocessor"></span>
<a name="l04192"></a>04192 <span class="comment">//*****************************************************************************</span>
<a name="l04193"></a>04193 <span class="comment">//</span>
<a name="l04194"></a>04194 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSRC1</span>
<a name="l04195"></a>04195 <span class="comment">// register.</span>
<a name="l04196"></a>04196 <span class="comment">//</span>
<a name="l04197"></a>04197 <span class="comment">//*****************************************************************************</span>
<a name="l04198"></a><a class="code" href="tm4c123gh6pm_8h.html#a60c99acc018319cd2e4dfa5f45113401">04198</a> <span class="preprocessor">#define PWM_2_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span>
<a name="l04199"></a><a class="code" href="tm4c123gh6pm_8h.html#a26418e29b5362a8095c08c8195195bb9">04199</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span>
<a name="l04200"></a><a class="code" href="tm4c123gh6pm_8h.html#a598593aa77f88c8254fc610e8ce9f980">04200</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span>
<a name="l04201"></a><a class="code" href="tm4c123gh6pm_8h.html#a11af2849fbba1b21faa3d9b2877c1f13">04201</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span>
<a name="l04202"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c74932982f702f3192ee492ad995ab2">04202</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span>
<a name="l04203"></a><a class="code" href="tm4c123gh6pm_8h.html#aee0c8877bf7569b70ecc88a80dccc0c1">04203</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span>
<a name="l04204"></a><a class="code" href="tm4c123gh6pm_8h.html#a373d535d69f3387ef6cdaaa37327a604">04204</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span>
<a name="l04205"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6329405f72d68c9251b87dac94883f4">04205</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span>
<a name="l04206"></a>04206 <span class="preprocessor"></span>
<a name="l04207"></a>04207 <span class="comment">//*****************************************************************************</span>
<a name="l04208"></a>04208 <span class="comment">//</span>
<a name="l04209"></a>04209 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_MINFLTPER</span>
<a name="l04210"></a>04210 <span class="comment">// register.</span>
<a name="l04211"></a>04211 <span class="comment">//</span>
<a name="l04212"></a>04212 <span class="comment">//*****************************************************************************</span>
<a name="l04213"></a><a class="code" href="tm4c123gh6pm_8h.html#a817673506663382f53b6beac0e1f676c">04213</a> <span class="preprocessor">#define PWM_2_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period</span>
<a name="l04214"></a><a class="code" href="tm4c123gh6pm_8h.html#aa242d16cc125ae6bd1648f6c8533b649">04214</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_MINFLTPER_MFP_S   0</span>
<a name="l04215"></a>04215 <span class="preprocessor"></span>
<a name="l04216"></a>04216 <span class="comment">//*****************************************************************************</span>
<a name="l04217"></a>04217 <span class="comment">//</span>
<a name="l04218"></a>04218 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_CTL register.</span>
<a name="l04219"></a>04219 <span class="comment">//</span>
<a name="l04220"></a>04220 <span class="comment">//*****************************************************************************</span>
<a name="l04221"></a><a class="code" href="tm4c123gh6pm_8h.html#ad30397c89b24e9632e3b886841300d95">04221</a> <span class="preprocessor">#define PWM_3_CTL_LATCH         0x00040000  // Latch Fault Input</span>
<a name="l04222"></a><a class="code" href="tm4c123gh6pm_8h.html#ab12f2def91a1a92ad3bb930887dab9b4">04222</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_MINFLTPER     0x00020000  // Minimum Fault Period</span>
<a name="l04223"></a><a class="code" href="tm4c123gh6pm_8h.html#a9aaec139b98e2bead06296f09f44e7ce">04223</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_FLTSRC        0x00010000  // Fault Condition Source</span>
<a name="l04224"></a><a class="code" href="tm4c123gh6pm_8h.html#aff95e4aafa5be099c613c4c6b8f38d59">04224</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_M   0x0000C000  // PWMnDBFALL Update Mode</span>
<a name="l04225"></a><a class="code" href="tm4c123gh6pm_8h.html#a86ca2b9b700ce706ef333ba79db9fca1">04225</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_I   0x00000000  // Immediate</span>
<a name="l04226"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fa846804eed60d88f08d046e351bc2b">04226</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_LS  0x00008000  // Locally Synchronized</span>
<a name="l04227"></a><a class="code" href="tm4c123gh6pm_8h.html#a003011e8f31009e83fa26f13845e212c">04227</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_GS  0x0000C000  // Globally Synchronized</span>
<a name="l04228"></a><a class="code" href="tm4c123gh6pm_8h.html#a4083d40b18001bc25d0f781572ad0448">04228</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_M   0x00003000  // PWMnDBRISE Update Mode</span>
<a name="l04229"></a><a class="code" href="tm4c123gh6pm_8h.html#acfdb9296628d1a88ce86ac4f9b733941">04229</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_I   0x00000000  // Immediate</span>
<a name="l04230"></a><a class="code" href="tm4c123gh6pm_8h.html#a35a5435ab81a2a1ddbaee38333393b72">04230</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_LS  0x00002000  // Locally Synchronized</span>
<a name="l04231"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fa85f7e296fcb1fa308b8c83a361aab">04231</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_GS  0x00003000  // Globally Synchronized</span>
<a name="l04232"></a><a class="code" href="tm4c123gh6pm_8h.html#a5884f2dd2414c577747009fc38842244">04232</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_M    0x00000C00  // PWMnDBCTL Update Mode</span>
<a name="l04233"></a><a class="code" href="tm4c123gh6pm_8h.html#a4505bf8aa399c365b4601a3a66bc8a35">04233</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_I    0x00000000  // Immediate</span>
<a name="l04234"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8f4357a30705dc4409b59fa53c311a8">04234</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_LS   0x00000800  // Locally Synchronized</span>
<a name="l04235"></a><a class="code" href="tm4c123gh6pm_8h.html#a4baaa1ad8f932dc0a5b4570663f93212">04235</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_GS   0x00000C00  // Globally Synchronized</span>
<a name="l04236"></a><a class="code" href="tm4c123gh6pm_8h.html#a83a252ae130ca632d2156121d3a74ca0">04236</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_M     0x00000300  // PWMnGENB Update Mode</span>
<a name="l04237"></a><a class="code" href="tm4c123gh6pm_8h.html#afd038369f86eb8367bba242be7d2e612">04237</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_I     0x00000000  // Immediate</span>
<a name="l04238"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c6c445e4d51c49329a12c606324c5c1">04238</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_LS    0x00000200  // Locally Synchronized</span>
<a name="l04239"></a><a class="code" href="tm4c123gh6pm_8h.html#aad284ba13ab8e1069bccb8d3fb491798">04239</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_GS    0x00000300  // Globally Synchronized</span>
<a name="l04240"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cf225d63338aed40415c9b1fe789d22">04240</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_M     0x000000C0  // PWMnGENA Update Mode</span>
<a name="l04241"></a><a class="code" href="tm4c123gh6pm_8h.html#af9c4bda641fc0e0ec9001177541bfe97">04241</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_I     0x00000000  // Immediate</span>
<a name="l04242"></a><a class="code" href="tm4c123gh6pm_8h.html#a8990d467793160995b592c556a6cb219">04242</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_LS    0x00000080  // Locally Synchronized</span>
<a name="l04243"></a><a class="code" href="tm4c123gh6pm_8h.html#a215fa68b5af276a0c2d5a609d69b0207">04243</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_GS    0x000000C0  // Globally Synchronized</span>
<a name="l04244"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c76fb8c68ee4c317b501f681bd1327d">04244</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_CMPBUPD       0x00000020  // Comparator B Update Mode</span>
<a name="l04245"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9d9b88d44c6b11a1ae130df7072e2db">04245</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_CMPAUPD       0x00000010  // Comparator A Update Mode</span>
<a name="l04246"></a><a class="code" href="tm4c123gh6pm_8h.html#aeec4945ac3e34de50b8efc5a25a76967">04246</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_LOADUPD       0x00000008  // Load Register Update Mode</span>
<a name="l04247"></a><a class="code" href="tm4c123gh6pm_8h.html#a859edcc074df32afefa9cbae0cd5ed86">04247</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_DEBUG         0x00000004  // Debug Mode</span>
<a name="l04248"></a><a class="code" href="tm4c123gh6pm_8h.html#ab78375a5febc5f60d276b8727f99ff96">04248</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_MODE          0x00000002  // Counter Mode</span>
<a name="l04249"></a><a class="code" href="tm4c123gh6pm_8h.html#a42162aeeabbb4655445ab8a20545d04d">04249</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CTL_ENABLE        0x00000001  // PWM Block Enable</span>
<a name="l04250"></a>04250 <span class="preprocessor"></span>
<a name="l04251"></a>04251 <span class="comment">//*****************************************************************************</span>
<a name="l04252"></a>04252 <span class="comment">//</span>
<a name="l04253"></a>04253 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_INTEN register.</span>
<a name="l04254"></a>04254 <span class="comment">//</span>
<a name="l04255"></a>04255 <span class="comment">//*****************************************************************************</span>
<a name="l04256"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4bea4183eac9a75b00cbb3b43a36585">04256</a> <span class="preprocessor">#define PWM_3_INTEN_TRCMPBD     0x00002000  // Trigger for Counter=PWMnCMPB</span>
<a name="l04257"></a>04257 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l04258"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7ee3a3388e3cc620b3602e777a80faa">04258</a> <span class="preprocessor">#define PWM_3_INTEN_TRCMPBU     0x00001000  // Trigger for Counter=PWMnCMPB Up</span>
<a name="l04259"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cd7e3d7d1fa65d58085b3a27c3f188d">04259</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_INTEN_TRCMPAD     0x00000800  // Trigger for Counter=PWMnCMPA</span>
<a name="l04260"></a>04260 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l04261"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7035b196073312ff26c8b247859639d">04261</a> <span class="preprocessor">#define PWM_3_INTEN_TRCMPAU     0x00000400  // Trigger for Counter=PWMnCMPA Up</span>
<a name="l04262"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3507c502fab437bfece1e7d36141288">04262</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_INTEN_TRCNTLOAD   0x00000200  // Trigger for Counter=PWMnLOAD</span>
<a name="l04263"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4b812319cce515b3f5fc26b65d9bb5b">04263</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_INTEN_TRCNTZERO   0x00000100  // Trigger for Counter=0</span>
<a name="l04264"></a><a class="code" href="tm4c123gh6pm_8h.html#a760b64294c64490cced091d3eaaaad6c">04264</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_INTEN_INTCMPBD    0x00000020  // Interrupt for Counter=PWMnCMPB</span>
<a name="l04265"></a>04265 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l04266"></a><a class="code" href="tm4c123gh6pm_8h.html#a75985d8eb9cbe781bced4a697fd72af1">04266</a> <span class="preprocessor">#define PWM_3_INTEN_INTCMPBU    0x00000010  // Interrupt for Counter=PWMnCMPB</span>
<a name="l04267"></a>04267 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l04268"></a><a class="code" href="tm4c123gh6pm_8h.html#a22ef2aae17577580716725b7c223e69f">04268</a> <span class="preprocessor">#define PWM_3_INTEN_INTCMPAD    0x00000008  // Interrupt for Counter=PWMnCMPA</span>
<a name="l04269"></a>04269 <span class="preprocessor"></span>                                            <span class="comment">// Down</span>
<a name="l04270"></a><a class="code" href="tm4c123gh6pm_8h.html#a38299e77f2a7ab8e88e0145d5748040d">04270</a> <span class="preprocessor">#define PWM_3_INTEN_INTCMPAU    0x00000004  // Interrupt for Counter=PWMnCMPA</span>
<a name="l04271"></a>04271 <span class="preprocessor"></span>                                            <span class="comment">// Up</span>
<a name="l04272"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c2d298ab37852acdf4555f77efa2772">04272</a> <span class="preprocessor">#define PWM_3_INTEN_INTCNTLOAD  0x00000002  // Interrupt for Counter=PWMnLOAD</span>
<a name="l04273"></a><a class="code" href="tm4c123gh6pm_8h.html#af06041773ef37aa4791119c163aa4ae6">04273</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_INTEN_INTCNTZERO  0x00000001  // Interrupt for Counter=0</span>
<a name="l04274"></a>04274 <span class="preprocessor"></span>
<a name="l04275"></a>04275 <span class="comment">//*****************************************************************************</span>
<a name="l04276"></a>04276 <span class="comment">//</span>
<a name="l04277"></a>04277 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_RIS register.</span>
<a name="l04278"></a>04278 <span class="comment">//</span>
<a name="l04279"></a>04279 <span class="comment">//*****************************************************************************</span>
<a name="l04280"></a><a class="code" href="tm4c123gh6pm_8h.html#aef95ef95ad43f23ca87a5cb4bf75c495">04280</a> <span class="preprocessor">#define PWM_3_RIS_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l04281"></a>04281 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l04282"></a><a class="code" href="tm4c123gh6pm_8h.html#aa76dc3addd660a13c20b857bc7ec743d">04282</a> <span class="preprocessor">#define PWM_3_RIS_INTCMPBU      0x00000010  // Comparator B Up Interrupt Status</span>
<a name="l04283"></a><a class="code" href="tm4c123gh6pm_8h.html#a4aaa3ea574bd004d54eba21c379e7297">04283</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_RIS_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l04284"></a>04284 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l04285"></a><a class="code" href="tm4c123gh6pm_8h.html#a8aa960a7d0ebac0df93498f68828d8c4">04285</a> <span class="preprocessor">#define PWM_3_RIS_INTCMPAU      0x00000004  // Comparator A Up Interrupt Status</span>
<a name="l04286"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d569ae75ac748235eabed476224610d">04286</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_RIS_INTCNTLOAD    0x00000002  // Counter=Load Interrupt Status</span>
<a name="l04287"></a><a class="code" href="tm4c123gh6pm_8h.html#ae64e7274481aa4034c4fc46f3dada898">04287</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_RIS_INTCNTZERO    0x00000001  // Counter=0 Interrupt Status</span>
<a name="l04288"></a>04288 <span class="preprocessor"></span>
<a name="l04289"></a>04289 <span class="comment">//*****************************************************************************</span>
<a name="l04290"></a>04290 <span class="comment">//</span>
<a name="l04291"></a>04291 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_ISC register.</span>
<a name="l04292"></a>04292 <span class="comment">//</span>
<a name="l04293"></a>04293 <span class="comment">//*****************************************************************************</span>
<a name="l04294"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5389c39a151e36f827530f26ccec323">04294</a> <span class="preprocessor">#define PWM_3_ISC_INTCMPBD      0x00000020  // Comparator B Down Interrupt</span>
<a name="l04295"></a><a class="code" href="tm4c123gh6pm_8h.html#a0462aa23c0fa4121c227157aab8fc6a9">04295</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_ISC_INTCMPBU      0x00000010  // Comparator B Up Interrupt</span>
<a name="l04296"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e8150d7bfe53ed1868dbc5cc6388dc8">04296</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_ISC_INTCMPAD      0x00000008  // Comparator A Down Interrupt</span>
<a name="l04297"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b17f491d99ee59c0c893f18ffb6bf5b">04297</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_ISC_INTCMPAU      0x00000004  // Comparator A Up Interrupt</span>
<a name="l04298"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0f0973c084639e146c61c4ff33380d4">04298</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_ISC_INTCNTLOAD    0x00000002  // Counter=Load Interrupt</span>
<a name="l04299"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f3b99a14eeb403d102d311e9b45e4ad">04299</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_ISC_INTCNTZERO    0x00000001  // Counter=0 Interrupt</span>
<a name="l04300"></a>04300 <span class="preprocessor"></span>
<a name="l04301"></a>04301 <span class="comment">//*****************************************************************************</span>
<a name="l04302"></a>04302 <span class="comment">//</span>
<a name="l04303"></a>04303 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_LOAD register.</span>
<a name="l04304"></a>04304 <span class="comment">//</span>
<a name="l04305"></a>04305 <span class="comment">//*****************************************************************************</span>
<a name="l04306"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0935118187f6def7d397767511aaef8">04306</a> <span class="preprocessor">#define PWM_3_LOAD_LOAD_M       0x0000FFFF  // Counter Load Value</span>
<a name="l04307"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c287d51e8e3ffbe2a103d69fc398572">04307</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_LOAD_LOAD_S       0</span>
<a name="l04308"></a>04308 <span class="preprocessor"></span>
<a name="l04309"></a>04309 <span class="comment">//*****************************************************************************</span>
<a name="l04310"></a>04310 <span class="comment">//</span>
<a name="l04311"></a>04311 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_COUNT register.</span>
<a name="l04312"></a>04312 <span class="comment">//</span>
<a name="l04313"></a>04313 <span class="comment">//*****************************************************************************</span>
<a name="l04314"></a><a class="code" href="tm4c123gh6pm_8h.html#a26dcc5c647c7a7cb61a909ed2b8bc011">04314</a> <span class="preprocessor">#define PWM_3_COUNT_COUNT_M     0x0000FFFF  // Counter Value</span>
<a name="l04315"></a><a class="code" href="tm4c123gh6pm_8h.html#a0789b8e9470eb9eb181b76be9f482a38">04315</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_COUNT_COUNT_S     0</span>
<a name="l04316"></a>04316 <span class="preprocessor"></span>
<a name="l04317"></a>04317 <span class="comment">//*****************************************************************************</span>
<a name="l04318"></a>04318 <span class="comment">//</span>
<a name="l04319"></a>04319 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_CMPA register.</span>
<a name="l04320"></a>04320 <span class="comment">//</span>
<a name="l04321"></a>04321 <span class="comment">//*****************************************************************************</span>
<a name="l04322"></a><a class="code" href="tm4c123gh6pm_8h.html#a394bee8a0cb2c1425002018a5b1e59fb">04322</a> <span class="preprocessor">#define PWM_3_CMPA_COMPA_M      0x0000FFFF  // Comparator A Value</span>
<a name="l04323"></a><a class="code" href="tm4c123gh6pm_8h.html#a8113dfd426d4ffa2ba0a6eeb825e128c">04323</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CMPA_COMPA_S      0</span>
<a name="l04324"></a>04324 <span class="preprocessor"></span>
<a name="l04325"></a>04325 <span class="comment">//*****************************************************************************</span>
<a name="l04326"></a>04326 <span class="comment">//</span>
<a name="l04327"></a>04327 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_CMPB register.</span>
<a name="l04328"></a>04328 <span class="comment">//</span>
<a name="l04329"></a>04329 <span class="comment">//*****************************************************************************</span>
<a name="l04330"></a><a class="code" href="tm4c123gh6pm_8h.html#a99ca475e6b7cb64ad6781520f48d685e">04330</a> <span class="preprocessor">#define PWM_3_CMPB_COMPB_M      0x0000FFFF  // Comparator B Value</span>
<a name="l04331"></a><a class="code" href="tm4c123gh6pm_8h.html#a58885ee819e9d87465c11bbd620bf50a">04331</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_CMPB_COMPB_S      0</span>
<a name="l04332"></a>04332 <span class="preprocessor"></span>
<a name="l04333"></a>04333 <span class="comment">//*****************************************************************************</span>
<a name="l04334"></a>04334 <span class="comment">//</span>
<a name="l04335"></a>04335 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_GENA register.</span>
<a name="l04336"></a>04336 <span class="comment">//</span>
<a name="l04337"></a>04337 <span class="comment">//*****************************************************************************</span>
<a name="l04338"></a><a class="code" href="tm4c123gh6pm_8h.html#a08b73aa9c4ba32e21620f84ff951c2ac">04338</a> <span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l04339"></a><a class="code" href="tm4c123gh6pm_8h.html#ab83b12ba6cf10466f83300ce25eac3eb">04339</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_NONE                                              \</span>
<a name="l04340"></a>04340 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04341"></a><a class="code" href="tm4c123gh6pm_8h.html#af8abd079fc38836314c755283e0e8fc6">04341</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_INV 0x00000400  // Invert pwmA</span>
<a name="l04342"></a><a class="code" href="tm4c123gh6pm_8h.html#a67e36f6a18922e6ecad72d8775e0d71c">04342</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_ZERO                                              \</span>
<a name="l04343"></a>04343 <span class="preprocessor">                                0x00000800  // Drive pwmA Low</span>
<a name="l04344"></a><a class="code" href="tm4c123gh6pm_8h.html#afe672a5faabb682017a7348cdd3cd159">04344</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_ONE 0x00000C00  // Drive pwmA High</span>
<a name="l04345"></a><a class="code" href="tm4c123gh6pm_8h.html#a54d96814a4acda0c09ed156b8d0229da">04345</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l04346"></a><a class="code" href="tm4c123gh6pm_8h.html#abab6888e07c8f0751b3c37abd80666d5">04346</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_NONE                                              \</span>
<a name="l04347"></a>04347 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04348"></a><a class="code" href="tm4c123gh6pm_8h.html#a6813c76b2b0aedf861c2d7d1bab7dcbe">04348</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_INV 0x00000100  // Invert pwmA</span>
<a name="l04349"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f59f5df173c13811ef165c2cc6cb99e">04349</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_ZERO                                              \</span>
<a name="l04350"></a>04350 <span class="preprocessor">                                0x00000200  // Drive pwmA Low</span>
<a name="l04351"></a><a class="code" href="tm4c123gh6pm_8h.html#a334cd38a6a8f43037ae57bfb2b6f8f06">04351</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_ONE 0x00000300  // Drive pwmA High</span>
<a name="l04352"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c8c109d010994ec62c75e662724c7ee">04352</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l04353"></a><a class="code" href="tm4c123gh6pm_8h.html#af62f59152e49337ae64339b7be9b546f">04353</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_NONE                                              \</span>
<a name="l04354"></a>04354 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04355"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b3eeb6f4b2403b0abc72cad0634cf32">04355</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_INV 0x00000040  // Invert pwmA</span>
<a name="l04356"></a><a class="code" href="tm4c123gh6pm_8h.html#a62cd45d3ad5548da561c142c7a6a31c0">04356</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_ZERO                                              \</span>
<a name="l04357"></a>04357 <span class="preprocessor">                                0x00000080  // Drive pwmA Low</span>
<a name="l04358"></a><a class="code" href="tm4c123gh6pm_8h.html#af4db8fff83caa6b4fb5aede313d0b9b6">04358</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_ONE 0x000000C0  // Drive pwmA High</span>
<a name="l04359"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bf1bc08f7c7727ea8c4407fa9a5f6b3">04359</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l04360"></a><a class="code" href="tm4c123gh6pm_8h.html#a1066dda717eaa8beb67f630f31a2429d">04360</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_NONE                                              \</span>
<a name="l04361"></a>04361 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04362"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5f306e3dedc215590ae0eb2c2c9fe2f">04362</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_INV 0x00000010  // Invert pwmA</span>
<a name="l04363"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8ac804e1b7a25faaace84152b093193">04363</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_ZERO                                              \</span>
<a name="l04364"></a>04364 <span class="preprocessor">                                0x00000020  // Drive pwmA Low</span>
<a name="l04365"></a><a class="code" href="tm4c123gh6pm_8h.html#a09d39943b2c1a457c2532022327d8d3b">04365</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_ONE 0x00000030  // Drive pwmA High</span>
<a name="l04366"></a><a class="code" href="tm4c123gh6pm_8h.html#adf68dd3ba34a3976fa647210c3be9f2d">04366</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l04367"></a><a class="code" href="tm4c123gh6pm_8h.html#a3815a4ae9c571f68b23b16f4d28eb110">04367</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l04368"></a><a class="code" href="tm4c123gh6pm_8h.html#af01492d4429bbd97ff434e38a35809b7">04368</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_INV  0x00000004  // Invert pwmA</span>
<a name="l04369"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c407eb56bed27efcf178967e3b2c65f">04369</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_ZERO 0x00000008  // Drive pwmA Low</span>
<a name="l04370"></a><a class="code" href="tm4c123gh6pm_8h.html#af056a3c661ce0242a5ecbbda6cb62038">04370</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_ONE  0x0000000C  // Drive pwmA High</span>
<a name="l04371"></a><a class="code" href="tm4c123gh6pm_8h.html#a76abad3176ba7b28c851df1d7e77351a">04371</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l04372"></a><a class="code" href="tm4c123gh6pm_8h.html#aec1eb8bea3ca68d3aea298008841f24f">04372</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l04373"></a><a class="code" href="tm4c123gh6pm_8h.html#ab34295ecd44d9e0dfb189f233a00e121">04373</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_INV  0x00000001  // Invert pwmA</span>
<a name="l04374"></a><a class="code" href="tm4c123gh6pm_8h.html#aac41114c5a0c06119495ec3cb6d97b38">04374</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_ZERO 0x00000002  // Drive pwmA Low</span>
<a name="l04375"></a><a class="code" href="tm4c123gh6pm_8h.html#a20aa1ee8856937d42da8371347bc06c9">04375</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_ONE  0x00000003  // Drive pwmA High</span>
<a name="l04376"></a>04376 <span class="preprocessor"></span>
<a name="l04377"></a>04377 <span class="comment">//*****************************************************************************</span>
<a name="l04378"></a>04378 <span class="comment">//</span>
<a name="l04379"></a>04379 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_GENB register.</span>
<a name="l04380"></a>04380 <span class="comment">//</span>
<a name="l04381"></a>04381 <span class="comment">//*****************************************************************************</span>
<a name="l04382"></a><a class="code" href="tm4c123gh6pm_8h.html#affedb55fa0cbc5eaae2eb58c39d0bb52">04382</a> <span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_M   0x00000C00  // Action for Comparator B Down</span>
<a name="l04383"></a><a class="code" href="tm4c123gh6pm_8h.html#ad70c4ddfeb51ca7460dae473eb883206">04383</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_NONE                                              \</span>
<a name="l04384"></a>04384 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04385"></a><a class="code" href="tm4c123gh6pm_8h.html#a0801cb0986a01c5db58c3ac727103379">04385</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_INV 0x00000400  // Invert pwmB</span>
<a name="l04386"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0ca580737e400569ca83c846fd8da5a">04386</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_ZERO                                              \</span>
<a name="l04387"></a>04387 <span class="preprocessor">                                0x00000800  // Drive pwmB Low</span>
<a name="l04388"></a><a class="code" href="tm4c123gh6pm_8h.html#a11677b5f0734db7dae908162380455c5">04388</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_ONE 0x00000C00  // Drive pwmB High</span>
<a name="l04389"></a><a class="code" href="tm4c123gh6pm_8h.html#a250363a105b6c59f3d589898c1dd5d1c">04389</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_M   0x00000300  // Action for Comparator B Up</span>
<a name="l04390"></a><a class="code" href="tm4c123gh6pm_8h.html#abdd2678e13605017e5df3d56e07c1d5e">04390</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_NONE                                              \</span>
<a name="l04391"></a>04391 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04392"></a><a class="code" href="tm4c123gh6pm_8h.html#a2536512ef9d853b54f7f2dd8fc62d59d">04392</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_INV 0x00000100  // Invert pwmB</span>
<a name="l04393"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f49897057e72bd16ab129774d5eccf3">04393</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_ZERO                                              \</span>
<a name="l04394"></a>04394 <span class="preprocessor">                                0x00000200  // Drive pwmB Low</span>
<a name="l04395"></a><a class="code" href="tm4c123gh6pm_8h.html#a3979e7f1ebff72036e3dd123b906beba">04395</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_ONE 0x00000300  // Drive pwmB High</span>
<a name="l04396"></a><a class="code" href="tm4c123gh6pm_8h.html#a27eaec9e19a4c4f6b474ffa07dff6595">04396</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_M   0x000000C0  // Action for Comparator A Down</span>
<a name="l04397"></a><a class="code" href="tm4c123gh6pm_8h.html#aea3ed522dbefe4657fb3aede30a88168">04397</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_NONE                                              \</span>
<a name="l04398"></a>04398 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04399"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d08c2523b81d0954588cc1ef4769ddd">04399</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_INV 0x00000040  // Invert pwmB</span>
<a name="l04400"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb7f8e94e15656d7332e5ee0d819f908">04400</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_ZERO                                              \</span>
<a name="l04401"></a>04401 <span class="preprocessor">                                0x00000080  // Drive pwmB Low</span>
<a name="l04402"></a><a class="code" href="tm4c123gh6pm_8h.html#add693b510d489d1f9a66cf14bfb59984">04402</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_ONE 0x000000C0  // Drive pwmB High</span>
<a name="l04403"></a><a class="code" href="tm4c123gh6pm_8h.html#a85083fac8c822b26e247c3421a746211">04403</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_M   0x00000030  // Action for Comparator A Up</span>
<a name="l04404"></a><a class="code" href="tm4c123gh6pm_8h.html#af8afd6258df4be6a1741281f57c0a823">04404</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_NONE                                              \</span>
<a name="l04405"></a>04405 <span class="preprocessor">                                0x00000000  // Do nothing</span>
<a name="l04406"></a><a class="code" href="tm4c123gh6pm_8h.html#aa755ca432f6000e3ab4d392da9c87687">04406</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_INV 0x00000010  // Invert pwmB</span>
<a name="l04407"></a><a class="code" href="tm4c123gh6pm_8h.html#af621e622801863dc289649a0676b7497">04407</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_ZERO                                              \</span>
<a name="l04408"></a>04408 <span class="preprocessor">                                0x00000020  // Drive pwmB Low</span>
<a name="l04409"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e8a06dc6470cae74032e810af24a306">04409</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_ONE 0x00000030  // Drive pwmB High</span>
<a name="l04410"></a><a class="code" href="tm4c123gh6pm_8h.html#a350de5b0bf16f50b46535225ff2fe108">04410</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_M    0x0000000C  // Action for Counter=LOAD</span>
<a name="l04411"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a9d93cbe4eb589ed2b2044527e1b6c6">04411</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_NONE 0x00000000  // Do nothing</span>
<a name="l04412"></a><a class="code" href="tm4c123gh6pm_8h.html#a11b06ad2eeb6a7649c5b97e2d2e94d8e">04412</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_INV  0x00000004  // Invert pwmB</span>
<a name="l04413"></a><a class="code" href="tm4c123gh6pm_8h.html#a4deeb7867b6c99ccbd6d2e14ebf49c05">04413</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_ZERO 0x00000008  // Drive pwmB Low</span>
<a name="l04414"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0acf640cbf50278c9ddfbd44c743d04">04414</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_ONE  0x0000000C  // Drive pwmB High</span>
<a name="l04415"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f84f638d490bc6c3d0825f18f8ab7b7">04415</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_M    0x00000003  // Action for Counter=0</span>
<a name="l04416"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f1c0ad7e1682f11ccc62ad632ae465d">04416</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_NONE 0x00000000  // Do nothing</span>
<a name="l04417"></a><a class="code" href="tm4c123gh6pm_8h.html#a3605b0bc79695a3c93c2c0439066aaa2">04417</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_INV  0x00000001  // Invert pwmB</span>
<a name="l04418"></a><a class="code" href="tm4c123gh6pm_8h.html#aed59f855fa172746a5154e6d82c52fce">04418</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_ZERO 0x00000002  // Drive pwmB Low</span>
<a name="l04419"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b8e94e6d3fc712fce5637c4f1382c3e">04419</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_ONE  0x00000003  // Drive pwmB High</span>
<a name="l04420"></a>04420 <span class="preprocessor"></span>
<a name="l04421"></a>04421 <span class="comment">//*****************************************************************************</span>
<a name="l04422"></a>04422 <span class="comment">//</span>
<a name="l04423"></a>04423 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBCTL register.</span>
<a name="l04424"></a>04424 <span class="comment">//</span>
<a name="l04425"></a>04425 <span class="comment">//*****************************************************************************</span>
<a name="l04426"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c83fd5defda9d179e5f3cb782672b6c">04426</a> <span class="preprocessor">#define PWM_3_DBCTL_ENABLE      0x00000001  // Dead-Band Generator Enable</span>
<a name="l04427"></a>04427 <span class="preprocessor"></span>
<a name="l04428"></a>04428 <span class="comment">//*****************************************************************************</span>
<a name="l04429"></a>04429 <span class="comment">//</span>
<a name="l04430"></a>04430 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBRISE register.</span>
<a name="l04431"></a>04431 <span class="comment">//</span>
<a name="l04432"></a>04432 <span class="comment">//*****************************************************************************</span>
<a name="l04433"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d804e1d1286efa721fee2c9780e0e09">04433</a> <span class="preprocessor">#define PWM_3_DBRISE_RISEDELAY_M                                              \</span>
<a name="l04434"></a>04434 <span class="preprocessor">                                0x00000FFF  // Dead-Band Rise Delay</span>
<a name="l04435"></a><a class="code" href="tm4c123gh6pm_8h.html#ae77fe9a175d50a54695b43585feef7d5">04435</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_DBRISE_RISEDELAY_S                                              \</span>
<a name="l04436"></a>04436 <span class="preprocessor">                                0</span>
<a name="l04437"></a>04437 <span class="preprocessor"></span>
<a name="l04438"></a>04438 <span class="comment">//*****************************************************************************</span>
<a name="l04439"></a>04439 <span class="comment">//</span>
<a name="l04440"></a>04440 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBFALL register.</span>
<a name="l04441"></a>04441 <span class="comment">//</span>
<a name="l04442"></a>04442 <span class="comment">//*****************************************************************************</span>
<a name="l04443"></a><a class="code" href="tm4c123gh6pm_8h.html#aaeec45b693ab6cd37e0f87fbc05a9370">04443</a> <span class="preprocessor">#define PWM_3_DBFALL_FALLDELAY_M                                              \</span>
<a name="l04444"></a>04444 <span class="preprocessor">                                0x00000FFF  // Dead-Band Fall Delay</span>
<a name="l04445"></a><a class="code" href="tm4c123gh6pm_8h.html#a2357717b91c2d889860611b02fc103cb">04445</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_DBFALL_FALLDELAY_S                                              \</span>
<a name="l04446"></a>04446 <span class="preprocessor">                                0</span>
<a name="l04447"></a>04447 <span class="preprocessor"></span>
<a name="l04448"></a>04448 <span class="comment">//*****************************************************************************</span>
<a name="l04449"></a>04449 <span class="comment">//</span>
<a name="l04450"></a>04450 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSRC0</span>
<a name="l04451"></a>04451 <span class="comment">// register.</span>
<a name="l04452"></a>04452 <span class="comment">//</span>
<a name="l04453"></a>04453 <span class="comment">//*****************************************************************************</span>
<a name="l04454"></a><a class="code" href="tm4c123gh6pm_8h.html#a8528ae226fd3eac0f88c3c8e2ec2c05b">04454</a> <span class="preprocessor">#define PWM_3_FLTSRC0_FAULT1    0x00000002  // Fault1 Input</span>
<a name="l04455"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f638db4b668f9e9a93eaf3454692ec6">04455</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC0_FAULT0    0x00000001  // Fault0 Input</span>
<a name="l04456"></a>04456 <span class="preprocessor"></span>
<a name="l04457"></a>04457 <span class="comment">//*****************************************************************************</span>
<a name="l04458"></a>04458 <span class="comment">//</span>
<a name="l04459"></a>04459 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSRC1</span>
<a name="l04460"></a>04460 <span class="comment">// register.</span>
<a name="l04461"></a>04461 <span class="comment">//</span>
<a name="l04462"></a>04462 <span class="comment">//*****************************************************************************</span>
<a name="l04463"></a><a class="code" href="tm4c123gh6pm_8h.html#a8525e528eb9a042664bc58df9b670b28">04463</a> <span class="preprocessor">#define PWM_3_FLTSRC1_DCMP7     0x00000080  // Digital Comparator 7</span>
<a name="l04464"></a><a class="code" href="tm4c123gh6pm_8h.html#aab09a273f55eb32650b3866c46068a63">04464</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP6     0x00000040  // Digital Comparator 6</span>
<a name="l04465"></a><a class="code" href="tm4c123gh6pm_8h.html#adba914a31e2be38cb7067a0d6692051a">04465</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP5     0x00000020  // Digital Comparator 5</span>
<a name="l04466"></a><a class="code" href="tm4c123gh6pm_8h.html#aee8a0dbf8f9e615e09651bacc8a7ae50">04466</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP4     0x00000010  // Digital Comparator 4</span>
<a name="l04467"></a><a class="code" href="tm4c123gh6pm_8h.html#a71613174169b9dce98567426020e5dd2">04467</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP3     0x00000008  // Digital Comparator 3</span>
<a name="l04468"></a><a class="code" href="tm4c123gh6pm_8h.html#ad538df51241d1e6f51a81d3bb1a97641">04468</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP2     0x00000004  // Digital Comparator 2</span>
<a name="l04469"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f1365b30e1e8ceb51954a8c0e1771e4">04469</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP1     0x00000002  // Digital Comparator 1</span>
<a name="l04470"></a><a class="code" href="tm4c123gh6pm_8h.html#a136dafc3909d24fc2345718efbc39fb8">04470</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP0     0x00000001  // Digital Comparator 0</span>
<a name="l04471"></a>04471 <span class="preprocessor"></span>
<a name="l04472"></a>04472 <span class="comment">//*****************************************************************************</span>
<a name="l04473"></a>04473 <span class="comment">//</span>
<a name="l04474"></a>04474 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_MINFLTPER</span>
<a name="l04475"></a>04475 <span class="comment">// register.</span>
<a name="l04476"></a>04476 <span class="comment">//</span>
<a name="l04477"></a>04477 <span class="comment">//*****************************************************************************</span>
<a name="l04478"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1a1fd6a4c242879fcb63b1f88490f97">04478</a> <span class="preprocessor">#define PWM_3_MINFLTPER_MFP_M   0x0000FFFF  // Minimum Fault Period</span>
<a name="l04479"></a><a class="code" href="tm4c123gh6pm_8h.html#a8717aacd42543585d3b5a7beb77dd1d2">04479</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_MINFLTPER_MFP_S   0</span>
<a name="l04480"></a>04480 <span class="preprocessor"></span>
<a name="l04481"></a>04481 <span class="comment">//*****************************************************************************</span>
<a name="l04482"></a>04482 <span class="comment">//</span>
<a name="l04483"></a>04483 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSEN register.</span>
<a name="l04484"></a>04484 <span class="comment">//</span>
<a name="l04485"></a>04485 <span class="comment">//*****************************************************************************</span>
<a name="l04486"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ef3dec342856115b49bdd5bda1a7498">04486</a> <span class="preprocessor">#define PWM_0_FLTSEN_FAULT1     0x00000002  // Fault1 Sense</span>
<a name="l04487"></a><a class="code" href="tm4c123gh6pm_8h.html#a22dbc9fb7be45cfecdb5662758848bfe">04487</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSEN_FAULT0     0x00000001  // Fault0 Sense</span>
<a name="l04488"></a>04488 <span class="preprocessor"></span>
<a name="l04489"></a>04489 <span class="comment">//*****************************************************************************</span>
<a name="l04490"></a>04490 <span class="comment">//</span>
<a name="l04491"></a>04491 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSTAT0</span>
<a name="l04492"></a>04492 <span class="comment">// register.</span>
<a name="l04493"></a>04493 <span class="comment">//</span>
<a name="l04494"></a>04494 <span class="comment">//*****************************************************************************</span>
<a name="l04495"></a><a class="code" href="tm4c123gh6pm_8h.html#ac11e32538a3e10511eacf4894e0b9d33">04495</a> <span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span>
<a name="l04496"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b06fff4dbf9eeb5adabb790b9b15b06">04496</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span>
<a name="l04497"></a>04497 <span class="preprocessor"></span>
<a name="l04498"></a>04498 <span class="comment">//*****************************************************************************</span>
<a name="l04499"></a>04499 <span class="comment">//</span>
<a name="l04500"></a>04500 <span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSTAT1</span>
<a name="l04501"></a>04501 <span class="comment">// register.</span>
<a name="l04502"></a>04502 <span class="comment">//</span>
<a name="l04503"></a>04503 <span class="comment">//*****************************************************************************</span>
<a name="l04504"></a><a class="code" href="tm4c123gh6pm_8h.html#a84df56e49d581097a47d1c51769aa9bc">04504</a> <span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span>
<a name="l04505"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ad99c4d06b6a384f61ffda4395de809">04505</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span>
<a name="l04506"></a><a class="code" href="tm4c123gh6pm_8h.html#ae17cad2a38462554c597ae4a50695e55">04506</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span>
<a name="l04507"></a><a class="code" href="tm4c123gh6pm_8h.html#a656bff830b6b3324a8ffddb5d946cee6">04507</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span>
<a name="l04508"></a><a class="code" href="tm4c123gh6pm_8h.html#a42f645081698116f91105ffcb2a2efe7">04508</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span>
<a name="l04509"></a><a class="code" href="tm4c123gh6pm_8h.html#ad38bfb8e8ab079eec894f3d3055b4889">04509</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span>
<a name="l04510"></a><a class="code" href="tm4c123gh6pm_8h.html#ad933d91828a556d5058061ef71ebdc2d">04510</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span>
<a name="l04511"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c305f70c89a8f59bb81a4761c10c58f">04511</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span>
<a name="l04512"></a>04512 <span class="preprocessor"></span>
<a name="l04513"></a>04513 <span class="comment">//*****************************************************************************</span>
<a name="l04514"></a>04514 <span class="comment">//</span>
<a name="l04515"></a>04515 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSEN register.</span>
<a name="l04516"></a>04516 <span class="comment">//</span>
<a name="l04517"></a>04517 <span class="comment">//*****************************************************************************</span>
<a name="l04518"></a><a class="code" href="tm4c123gh6pm_8h.html#ac15b4ebaa8916553bc40061c620f7293">04518</a> <span class="preprocessor">#define PWM_1_FLTSEN_FAULT1     0x00000002  // Fault1 Sense</span>
<a name="l04519"></a><a class="code" href="tm4c123gh6pm_8h.html#a5dfacee5eaab169d74d7e3c0fb85e47c">04519</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSEN_FAULT0     0x00000001  // Fault0 Sense</span>
<a name="l04520"></a>04520 <span class="preprocessor"></span>
<a name="l04521"></a>04521 <span class="comment">//*****************************************************************************</span>
<a name="l04522"></a>04522 <span class="comment">//</span>
<a name="l04523"></a>04523 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSTAT0</span>
<a name="l04524"></a>04524 <span class="comment">// register.</span>
<a name="l04525"></a>04525 <span class="comment">//</span>
<a name="l04526"></a>04526 <span class="comment">//*****************************************************************************</span>
<a name="l04527"></a><a class="code" href="tm4c123gh6pm_8h.html#a36d26eedf23e6b5c5675beac92a064c7">04527</a> <span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span>
<a name="l04528"></a><a class="code" href="tm4c123gh6pm_8h.html#a00e950409fbe16425ef1bc3d37349f65">04528</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span>
<a name="l04529"></a>04529 <span class="preprocessor"></span>
<a name="l04530"></a>04530 <span class="comment">//*****************************************************************************</span>
<a name="l04531"></a>04531 <span class="comment">//</span>
<a name="l04532"></a>04532 <span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSTAT1</span>
<a name="l04533"></a>04533 <span class="comment">// register.</span>
<a name="l04534"></a>04534 <span class="comment">//</span>
<a name="l04535"></a>04535 <span class="comment">//*****************************************************************************</span>
<a name="l04536"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bccf3840266d4a9eed4e68914734fe6">04536</a> <span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span>
<a name="l04537"></a><a class="code" href="tm4c123gh6pm_8h.html#a13741a6a5c8876fed3a7416964f1bd42">04537</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span>
<a name="l04538"></a><a class="code" href="tm4c123gh6pm_8h.html#ac82ea9126a50c35eb209886f3b2014e5">04538</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span>
<a name="l04539"></a><a class="code" href="tm4c123gh6pm_8h.html#afe701eea618c520a7589f339de1ac1c4">04539</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span>
<a name="l04540"></a><a class="code" href="tm4c123gh6pm_8h.html#a6489a10ccb48848ce4cd7efa3eaab343">04540</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span>
<a name="l04541"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6beb2de708dfe1467e0d3c093c39e3f">04541</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span>
<a name="l04542"></a><a class="code" href="tm4c123gh6pm_8h.html#a33708941dc6171f0ef5c7d4a192bb823">04542</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span>
<a name="l04543"></a><a class="code" href="tm4c123gh6pm_8h.html#aab27189d1794079890224d32c7accb98">04543</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span>
<a name="l04544"></a>04544 <span class="preprocessor"></span>
<a name="l04545"></a>04545 <span class="comment">//*****************************************************************************</span>
<a name="l04546"></a>04546 <span class="comment">//</span>
<a name="l04547"></a>04547 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSTAT0</span>
<a name="l04548"></a>04548 <span class="comment">// register.</span>
<a name="l04549"></a>04549 <span class="comment">//</span>
<a name="l04550"></a>04550 <span class="comment">//*****************************************************************************</span>
<a name="l04551"></a><a class="code" href="tm4c123gh6pm_8h.html#af76ae953bfb89f1eddd6f777086dc6fe">04551</a> <span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span>
<a name="l04552"></a><a class="code" href="tm4c123gh6pm_8h.html#a827831397f90284a040c2dbc69a826d1">04552</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span>
<a name="l04553"></a>04553 <span class="preprocessor"></span>
<a name="l04554"></a>04554 <span class="comment">//*****************************************************************************</span>
<a name="l04555"></a>04555 <span class="comment">//</span>
<a name="l04556"></a>04556 <span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSTAT1</span>
<a name="l04557"></a>04557 <span class="comment">// register.</span>
<a name="l04558"></a>04558 <span class="comment">//</span>
<a name="l04559"></a>04559 <span class="comment">//*****************************************************************************</span>
<a name="l04560"></a><a class="code" href="tm4c123gh6pm_8h.html#a1cc7fdf785bc9e09c6a044b0c066d29f">04560</a> <span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span>
<a name="l04561"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7f62af0a30243fd38a25e4e90e1d827">04561</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span>
<a name="l04562"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d7df5d41f76af9e6baf04db95b264b9">04562</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span>
<a name="l04563"></a><a class="code" href="tm4c123gh6pm_8h.html#aafe7168707c98de38f6acffd4d29f2cf">04563</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span>
<a name="l04564"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ee46ed7c005573420fe5b815f9cc3aa">04564</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span>
<a name="l04565"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cf6de697965b4f1c314e2a9bc3e4a7b">04565</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span>
<a name="l04566"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2edd7d2c95af210f586e00486d364a3">04566</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span>
<a name="l04567"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c0960e4a8073a8ae9de04fb8e5db64f">04567</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span>
<a name="l04568"></a>04568 <span class="preprocessor"></span>
<a name="l04569"></a>04569 <span class="comment">//*****************************************************************************</span>
<a name="l04570"></a>04570 <span class="comment">//</span>
<a name="l04571"></a>04571 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSTAT0</span>
<a name="l04572"></a>04572 <span class="comment">// register.</span>
<a name="l04573"></a>04573 <span class="comment">//</span>
<a name="l04574"></a>04574 <span class="comment">//*****************************************************************************</span>
<a name="l04575"></a><a class="code" href="tm4c123gh6pm_8h.html#a60fcd04f7190783f34519d39226c191b">04575</a> <span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT1   0x00000002  // Fault Input 1</span>
<a name="l04576"></a><a class="code" href="tm4c123gh6pm_8h.html#a857122f15f91b7f2b8d481fb7b7da108">04576</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT0   0x00000001  // Fault Input 0</span>
<a name="l04577"></a>04577 <span class="preprocessor"></span>
<a name="l04578"></a>04578 <span class="comment">//*****************************************************************************</span>
<a name="l04579"></a>04579 <span class="comment">//</span>
<a name="l04580"></a>04580 <span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSTAT1</span>
<a name="l04581"></a>04581 <span class="comment">// register.</span>
<a name="l04582"></a>04582 <span class="comment">//</span>
<a name="l04583"></a>04583 <span class="comment">//*****************************************************************************</span>
<a name="l04584"></a><a class="code" href="tm4c123gh6pm_8h.html#aacc9828d701582f9f6c825c12d6c11e9">04584</a> <span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP7    0x00000080  // Digital Comparator 7 Trigger</span>
<a name="l04585"></a><a class="code" href="tm4c123gh6pm_8h.html#aa729ec47f556d04131e9f28d050f43e7">04585</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP6    0x00000040  // Digital Comparator 6 Trigger</span>
<a name="l04586"></a><a class="code" href="tm4c123gh6pm_8h.html#a1497181c1aeb9b9781602d7fd0ac6a1b">04586</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP5    0x00000020  // Digital Comparator 5 Trigger</span>
<a name="l04587"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e3d5e4650367bd4a32a9e2ebe4698f9">04587</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP4    0x00000010  // Digital Comparator 4 Trigger</span>
<a name="l04588"></a><a class="code" href="tm4c123gh6pm_8h.html#a48a52ead3923aa0a8045b1e8a8420962">04588</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP3    0x00000008  // Digital Comparator 3 Trigger</span>
<a name="l04589"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f4f271b44aaf873d6f89a7af82d8529">04589</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP2    0x00000004  // Digital Comparator 2 Trigger</span>
<a name="l04590"></a><a class="code" href="tm4c123gh6pm_8h.html#a9bc09276828e02bc898c9d0ac607d7ce">04590</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP1    0x00000002  // Digital Comparator 1 Trigger</span>
<a name="l04591"></a><a class="code" href="tm4c123gh6pm_8h.html#abfc72de8f72026693c49f5a41997f7f5">04591</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP0    0x00000001  // Digital Comparator 0 Trigger</span>
<a name="l04592"></a>04592 <span class="preprocessor"></span>
<a name="l04593"></a>04593 <span class="comment">//*****************************************************************************</span>
<a name="l04594"></a>04594 <span class="comment">//</span>
<a name="l04595"></a>04595 <span class="comment">// The following are defines for the bit fields in the PWM_O_PP register.</span>
<a name="l04596"></a>04596 <span class="comment">//</span>
<a name="l04597"></a>04597 <span class="comment">//*****************************************************************************</span>
<a name="l04598"></a><a class="code" href="tm4c123gh6pm_8h.html#aa536cfe43dc6ebbe2dffb47147570f78">04598</a> <span class="preprocessor">#define PWM_PP_ONE              0x00000400  // One-Shot Mode</span>
<a name="l04599"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1bc8ddb347e81f29de52bcbf5b466bf">04599</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_PP_EFAULT           0x00000200  // Extended Fault</span>
<a name="l04600"></a><a class="code" href="tm4c123gh6pm_8h.html#a1deecb97ea11f6f3efd6a03a74bba384">04600</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_PP_ESYNC            0x00000100  // Extended Synchronization</span>
<a name="l04601"></a><a class="code" href="tm4c123gh6pm_8h.html#a09d25eda1820461f859ab6e219fd8cbc">04601</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_PP_FCNT_M           0x000000F0  // Fault Inputs (per PWM unit)</span>
<a name="l04602"></a><a class="code" href="tm4c123gh6pm_8h.html#a83f9e08feba45a2003be74bbb2044060">04602</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_PP_GCNT_M           0x0000000F  // Generators</span>
<a name="l04603"></a><a class="code" href="tm4c123gh6pm_8h.html#aa15712fe6fecfa2c4f65dd026297999c">04603</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_PP_FCNT_S           4</span>
<a name="l04604"></a><a class="code" href="tm4c123gh6pm_8h.html#a798b9f6d1dbfd52fc9c8a958edd1e238">04604</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_PP_GCNT_S           0</span>
<a name="l04605"></a>04605 <span class="preprocessor"></span>
<a name="l04606"></a>04606 <span class="comment">//*****************************************************************************</span>
<a name="l04607"></a>04607 <span class="comment">//</span>
<a name="l04608"></a>04608 <span class="comment">// The following are defines for the bit fields in the QEI_O_CTL register.</span>
<a name="l04609"></a>04609 <span class="comment">//</span>
<a name="l04610"></a>04610 <span class="comment">//*****************************************************************************</span>
<a name="l04611"></a><a class="code" href="tm4c123gh6pm_8h.html#a62797908b6c13cb202412b22411615bd">04611</a> <span class="preprocessor">#define QEI_CTL_FILTCNT_M       0x000F0000  // Input Filter Prescale Count</span>
<a name="l04612"></a><a class="code" href="tm4c123gh6pm_8h.html#acc36ed0b821bd55315ad013599ba2994">04612</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_FILTEN          0x00002000  // Enable Input Filter</span>
<a name="l04613"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b5eaf02e946a059b60a1ce4f68b3394">04613</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_STALLEN         0x00001000  // Stall QEI</span>
<a name="l04614"></a><a class="code" href="tm4c123gh6pm_8h.html#a765d1d50fa910efd0378dd611af18c61">04614</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_INVI            0x00000800  // Invert Index Pulse</span>
<a name="l04615"></a><a class="code" href="tm4c123gh6pm_8h.html#addc02161e942d6e8cd76464ecba86641">04615</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_INVB            0x00000400  // Invert PhB</span>
<a name="l04616"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b30738b08bab31e8ba3f003c5d980f6">04616</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_INVA            0x00000200  // Invert PhA</span>
<a name="l04617"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d378b4a4b8e207e90e93c28bc21278c">04617</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_M        0x000001C0  // Predivide Velocity</span>
<a name="l04618"></a><a class="code" href="tm4c123gh6pm_8h.html#a41e305f3add4370b205da7ff69119143">04618</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_1        0x00000000  // QEI clock /1</span>
<a name="l04619"></a><a class="code" href="tm4c123gh6pm_8h.html#a338278469c10cdcdd8b657763dcf2874">04619</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_2        0x00000040  // QEI clock /2</span>
<a name="l04620"></a><a class="code" href="tm4c123gh6pm_8h.html#ab296f14a57467edf2da499aa048d1537">04620</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_4        0x00000080  // QEI clock /4</span>
<a name="l04621"></a><a class="code" href="tm4c123gh6pm_8h.html#a70624159c0bc157a10fe996230ca3b9a">04621</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_8        0x000000C0  // QEI clock /8</span>
<a name="l04622"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ad7a22855d541f98070da699bc4e1b4">04622</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_16       0x00000100  // QEI clock /16</span>
<a name="l04623"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cdcb7a7f283fb9680cda3d516fa0a64">04623</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_32       0x00000140  // QEI clock /32</span>
<a name="l04624"></a><a class="code" href="tm4c123gh6pm_8h.html#a14f48ac7e5dc7a81c28a1747a31c0232">04624</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_64       0x00000180  // QEI clock /64</span>
<a name="l04625"></a><a class="code" href="tm4c123gh6pm_8h.html#acfceaf0120865af3f5a66cb1a77b8235">04625</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELDIV_128      0x000001C0  // QEI clock /128</span>
<a name="l04626"></a><a class="code" href="tm4c123gh6pm_8h.html#ad603db177cba78f75e2f4600d2f8da3f">04626</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_VELEN           0x00000020  // Capture Velocity</span>
<a name="l04627"></a><a class="code" href="tm4c123gh6pm_8h.html#a04af8de980e455f48b32f2c5bad2918b">04627</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_RESMODE         0x00000010  // Reset Mode</span>
<a name="l04628"></a><a class="code" href="tm4c123gh6pm_8h.html#a365ea27b9e6089311685442c848fa637">04628</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_CAPMODE         0x00000008  // Capture Mode</span>
<a name="l04629"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8053073f0125e8dcc9594f91d722dfc">04629</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_SIGMODE         0x00000004  // Signal Mode</span>
<a name="l04630"></a><a class="code" href="tm4c123gh6pm_8h.html#ace5bd6c9593b8f9ab94297b3ae987d01">04630</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_SWAP            0x00000002  // Swap Signals</span>
<a name="l04631"></a><a class="code" href="tm4c123gh6pm_8h.html#ab77e7585939a63019d6f59acff2d5ce9">04631</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_ENABLE          0x00000001  // Enable QEI</span>
<a name="l04632"></a><a class="code" href="tm4c123gh6pm_8h.html#a2371a10aa0477856ba81450e3fa7f699">04632</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_CTL_FILTCNT_S       16</span>
<a name="l04633"></a>04633 <span class="preprocessor"></span>
<a name="l04634"></a>04634 <span class="comment">//*****************************************************************************</span>
<a name="l04635"></a>04635 <span class="comment">//</span>
<a name="l04636"></a>04636 <span class="comment">// The following are defines for the bit fields in the QEI_O_STAT register.</span>
<a name="l04637"></a>04637 <span class="comment">//</span>
<a name="l04638"></a>04638 <span class="comment">//*****************************************************************************</span>
<a name="l04639"></a><a class="code" href="tm4c123gh6pm_8h.html#affecd88a69232ec1e3b335185fb0d618">04639</a> <span class="preprocessor">#define QEI_STAT_DIRECTION      0x00000002  // Direction of Rotation</span>
<a name="l04640"></a><a class="code" href="tm4c123gh6pm_8h.html#afb6f2d12e18d39658ae9e18ef11e7093">04640</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_STAT_ERROR          0x00000001  // Error Detected</span>
<a name="l04641"></a>04641 <span class="preprocessor"></span>
<a name="l04642"></a>04642 <span class="comment">//*****************************************************************************</span>
<a name="l04643"></a>04643 <span class="comment">//</span>
<a name="l04644"></a>04644 <span class="comment">// The following are defines for the bit fields in the QEI_O_POS register.</span>
<a name="l04645"></a>04645 <span class="comment">//</span>
<a name="l04646"></a>04646 <span class="comment">//*****************************************************************************</span>
<a name="l04647"></a><a class="code" href="tm4c123gh6pm_8h.html#a85696e80dc66ed508ba18293584272be">04647</a> <span class="preprocessor">#define QEI_POS_M               0xFFFFFFFF  // Current Position Integrator</span>
<a name="l04648"></a>04648 <span class="preprocessor"></span>                                            <span class="comment">// Value</span>
<a name="l04649"></a><a class="code" href="tm4c123gh6pm_8h.html#aadbc72c5793c63b65652fccdd0a79128">04649</a> <span class="preprocessor">#define QEI_POS_S               0</span>
<a name="l04650"></a>04650 <span class="preprocessor"></span>
<a name="l04651"></a>04651 <span class="comment">//*****************************************************************************</span>
<a name="l04652"></a>04652 <span class="comment">//</span>
<a name="l04653"></a>04653 <span class="comment">// The following are defines for the bit fields in the QEI_O_MAXPOS register.</span>
<a name="l04654"></a>04654 <span class="comment">//</span>
<a name="l04655"></a>04655 <span class="comment">//*****************************************************************************</span>
<a name="l04656"></a><a class="code" href="tm4c123gh6pm_8h.html#a439a11c16bfda734854bec6362ef3a46">04656</a> <span class="preprocessor">#define QEI_MAXPOS_M            0xFFFFFFFF  // Maximum Position Integrator</span>
<a name="l04657"></a>04657 <span class="preprocessor"></span>                                            <span class="comment">// Value</span>
<a name="l04658"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b4be6c5d3f2159de8ca338b05359e75">04658</a> <span class="preprocessor">#define QEI_MAXPOS_S            0</span>
<a name="l04659"></a>04659 <span class="preprocessor"></span>
<a name="l04660"></a>04660 <span class="comment">//*****************************************************************************</span>
<a name="l04661"></a>04661 <span class="comment">//</span>
<a name="l04662"></a>04662 <span class="comment">// The following are defines for the bit fields in the QEI_O_LOAD register.</span>
<a name="l04663"></a>04663 <span class="comment">//</span>
<a name="l04664"></a>04664 <span class="comment">//*****************************************************************************</span>
<a name="l04665"></a><a class="code" href="tm4c123gh6pm_8h.html#ae53db59284fcc4c3d4ac34859c8c563f">04665</a> <span class="preprocessor">#define QEI_LOAD_M              0xFFFFFFFF  // Velocity Timer Load Value</span>
<a name="l04666"></a><a class="code" href="tm4c123gh6pm_8h.html#acd72dcdae7d320d12a4e84b3dc3ffd39">04666</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_LOAD_S              0</span>
<a name="l04667"></a>04667 <span class="preprocessor"></span>
<a name="l04668"></a>04668 <span class="comment">//*****************************************************************************</span>
<a name="l04669"></a>04669 <span class="comment">//</span>
<a name="l04670"></a>04670 <span class="comment">// The following are defines for the bit fields in the QEI_O_TIME register.</span>
<a name="l04671"></a>04671 <span class="comment">//</span>
<a name="l04672"></a>04672 <span class="comment">//*****************************************************************************</span>
<a name="l04673"></a><a class="code" href="tm4c123gh6pm_8h.html#a8668df234532fbcf5dd89952495e0d84">04673</a> <span class="preprocessor">#define QEI_TIME_M              0xFFFFFFFF  // Velocity Timer Current Value</span>
<a name="l04674"></a><a class="code" href="tm4c123gh6pm_8h.html#aa94d4848acca2a1d545549829af988cc">04674</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_TIME_S              0</span>
<a name="l04675"></a>04675 <span class="preprocessor"></span>
<a name="l04676"></a>04676 <span class="comment">//*****************************************************************************</span>
<a name="l04677"></a>04677 <span class="comment">//</span>
<a name="l04678"></a>04678 <span class="comment">// The following are defines for the bit fields in the QEI_O_COUNT register.</span>
<a name="l04679"></a>04679 <span class="comment">//</span>
<a name="l04680"></a>04680 <span class="comment">//*****************************************************************************</span>
<a name="l04681"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bdb95b83764415118ddeaf39a35ec63">04681</a> <span class="preprocessor">#define QEI_COUNT_M             0xFFFFFFFF  // Velocity Pulse Count</span>
<a name="l04682"></a><a class="code" href="tm4c123gh6pm_8h.html#a59db8a4fca4b30056eb21276e8b4f2e3">04682</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_COUNT_S             0</span>
<a name="l04683"></a>04683 <span class="preprocessor"></span>
<a name="l04684"></a>04684 <span class="comment">//*****************************************************************************</span>
<a name="l04685"></a>04685 <span class="comment">//</span>
<a name="l04686"></a>04686 <span class="comment">// The following are defines for the bit fields in the QEI_O_SPEED register.</span>
<a name="l04687"></a>04687 <span class="comment">//</span>
<a name="l04688"></a>04688 <span class="comment">//*****************************************************************************</span>
<a name="l04689"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7c8d0434e985a40773c60ed1da84e78">04689</a> <span class="preprocessor">#define QEI_SPEED_M             0xFFFFFFFF  // Velocity</span>
<a name="l04690"></a><a class="code" href="tm4c123gh6pm_8h.html#a35fd106b9bc87d025513ef6d62e76b2d">04690</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_SPEED_S             0</span>
<a name="l04691"></a>04691 <span class="preprocessor"></span>
<a name="l04692"></a>04692 <span class="comment">//*****************************************************************************</span>
<a name="l04693"></a>04693 <span class="comment">//</span>
<a name="l04694"></a>04694 <span class="comment">// The following are defines for the bit fields in the QEI_O_INTEN register.</span>
<a name="l04695"></a>04695 <span class="comment">//</span>
<a name="l04696"></a>04696 <span class="comment">//*****************************************************************************</span>
<a name="l04697"></a><a class="code" href="tm4c123gh6pm_8h.html#accc3b9aed008c6092bb05683099757cf">04697</a> <span class="preprocessor">#define QEI_INTEN_ERROR         0x00000008  // Phase Error Interrupt Enable</span>
<a name="l04698"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4e1bf371a740a4ff45d7f1af828d753">04698</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_INTEN_DIR           0x00000004  // Direction Change Interrupt</span>
<a name="l04699"></a>04699 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04700"></a><a class="code" href="tm4c123gh6pm_8h.html#a652af30a8b315c29eea405c1133a3e48">04700</a> <span class="preprocessor">#define QEI_INTEN_TIMER         0x00000002  // Timer Expires Interrupt Enable</span>
<a name="l04701"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d096c196a01908b0610d839d80964d8">04701</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_INTEN_INDEX         0x00000001  // Index Pulse Detected Interrupt</span>
<a name="l04702"></a>04702 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04703"></a>04703 
<a name="l04704"></a>04704 <span class="comment">//*****************************************************************************</span>
<a name="l04705"></a>04705 <span class="comment">//</span>
<a name="l04706"></a>04706 <span class="comment">// The following are defines for the bit fields in the QEI_O_RIS register.</span>
<a name="l04707"></a>04707 <span class="comment">//</span>
<a name="l04708"></a>04708 <span class="comment">//*****************************************************************************</span>
<a name="l04709"></a><a class="code" href="tm4c123gh6pm_8h.html#a51d51b18f2fc0de7ed1be5e5a9158cbb">04709</a> <span class="preprocessor">#define QEI_RIS_ERROR           0x00000008  // Phase Error Detected</span>
<a name="l04710"></a><a class="code" href="tm4c123gh6pm_8h.html#abeb60f869c4d452e12c282cbfc9d037f">04710</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_RIS_DIR             0x00000004  // Direction Change Detected</span>
<a name="l04711"></a><a class="code" href="tm4c123gh6pm_8h.html#a64230a563769c705d8ccea5c723699e0">04711</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_RIS_TIMER           0x00000002  // Velocity Timer Expired</span>
<a name="l04712"></a><a class="code" href="tm4c123gh6pm_8h.html#a861663b6eb0bc2d50d52f606a50e2280">04712</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_RIS_INDEX           0x00000001  // Index Pulse Asserted</span>
<a name="l04713"></a>04713 <span class="preprocessor"></span>
<a name="l04714"></a>04714 <span class="comment">//*****************************************************************************</span>
<a name="l04715"></a>04715 <span class="comment">//</span>
<a name="l04716"></a>04716 <span class="comment">// The following are defines for the bit fields in the QEI_O_ISC register.</span>
<a name="l04717"></a>04717 <span class="comment">//</span>
<a name="l04718"></a>04718 <span class="comment">//*****************************************************************************</span>
<a name="l04719"></a><a class="code" href="tm4c123gh6pm_8h.html#a50561b18740d9a534c2a1e8469067b1a">04719</a> <span class="preprocessor">#define QEI_ISC_ERROR           0x00000008  // Phase Error Interrupt</span>
<a name="l04720"></a><a class="code" href="tm4c123gh6pm_8h.html#a654c50dfa9ecb69f8183d268bf16884c">04720</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_ISC_DIR             0x00000004  // Direction Change Interrupt</span>
<a name="l04721"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9f383db62d79da49c5dcb534bd5aef3">04721</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_ISC_TIMER           0x00000002  // Velocity Timer Expired Interrupt</span>
<a name="l04722"></a><a class="code" href="tm4c123gh6pm_8h.html#ac395c22bc7390c1c435b3d85c9c828c6">04722</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI_ISC_INDEX           0x00000001  // Index Pulse Interrupt</span>
<a name="l04723"></a>04723 <span class="preprocessor"></span>
<a name="l04724"></a>04724 <span class="comment">//*****************************************************************************</span>
<a name="l04725"></a>04725 <span class="comment">//</span>
<a name="l04726"></a>04726 <span class="comment">// The following are defines for the bit fields in the TIMER_O_CFG register.</span>
<a name="l04727"></a>04727 <span class="comment">//</span>
<a name="l04728"></a>04728 <span class="comment">//*****************************************************************************</span>
<a name="l04729"></a><a class="code" href="tm4c123gh6pm_8h.html#acafb3467df8c4cec90c50c9bbfb75227">04729</a> <span class="preprocessor">#define TIMER_CFG_M             0x00000007  // GPTM Configuration</span>
<a name="l04730"></a><a class="code" href="tm4c123gh6pm_8h.html#af649e72c09c4eb535001523dc2de58cc">04730</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CFG_32_BIT_TIMER  0x00000000  // For a 16/32-bit timer, this</span>
<a name="l04731"></a>04731 <span class="preprocessor"></span>                                            <span class="comment">// value selects the 32-bit timer</span>
<a name="l04732"></a>04732                                             <span class="comment">// configuration</span>
<a name="l04733"></a><a class="code" href="tm4c123gh6pm_8h.html#afeed84359904530de4520a2ffe82ba54">04733</a> <span class="preprocessor">#define TIMER_CFG_32_BIT_RTC    0x00000001  // For a 16/32-bit timer, this</span>
<a name="l04734"></a>04734 <span class="preprocessor"></span>                                            <span class="comment">// value selects the 32-bit</span>
<a name="l04735"></a>04735                                             <span class="comment">// real-time clock (RTC) counter</span>
<a name="l04736"></a>04736                                             <span class="comment">// configuration</span>
<a name="l04737"></a><a class="code" href="tm4c123gh6pm_8h.html#a99af5fd9904cb9b60cc0721e1c83e2e4">04737</a> <span class="preprocessor">#define TIMER_CFG_16_BIT        0x00000004  // For a 16/32-bit timer, this</span>
<a name="l04738"></a>04738 <span class="preprocessor"></span>                                            <span class="comment">// value selects the 16-bit timer</span>
<a name="l04739"></a>04739                                             <span class="comment">// configuration</span>
<a name="l04740"></a>04740 
<a name="l04741"></a>04741 <span class="comment">//*****************************************************************************</span>
<a name="l04742"></a>04742 <span class="comment">//</span>
<a name="l04743"></a>04743 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMR register.</span>
<a name="l04744"></a>04744 <span class="comment">//</span>
<a name="l04745"></a>04745 <span class="comment">//*****************************************************************************</span>
<a name="l04746"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a8e2a1c687e6317abbbd6bd3b09b1cc">04746</a> <span class="preprocessor">#define TIMER_TAMR_TAPLO        0x00000800  // GPTM Timer A PWM Legacy</span>
<a name="l04747"></a>04747 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l04748"></a><a class="code" href="tm4c123gh6pm_8h.html#ab68153480b5064caca74eb971260a991">04748</a> <span class="preprocessor">#define TIMER_TAMR_TAMRSU       0x00000400  // GPTM Timer A Match Register</span>
<a name="l04749"></a>04749 <span class="preprocessor"></span>                                            <span class="comment">// Update</span>
<a name="l04750"></a><a class="code" href="tm4c123gh6pm_8h.html#a529f95e10523a604d53a3abe675af05e">04750</a> <span class="preprocessor">#define TIMER_TAMR_TAPWMIE      0x00000200  // GPTM Timer A PWM Interrupt</span>
<a name="l04751"></a>04751 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04752"></a><a class="code" href="tm4c123gh6pm_8h.html#acc9486f8eb13ab633df15d99ec62028b">04752</a> <span class="preprocessor">#define TIMER_TAMR_TAILD        0x00000100  // GPTM Timer A Interval Load Write</span>
<a name="l04753"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e880ac14d0da4e3d759b0338bb57f1b">04753</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TASNAPS      0x00000080  // GPTM Timer A Snap-Shot Mode</span>
<a name="l04754"></a><a class="code" href="tm4c123gh6pm_8h.html#aa021edb6c9a796c0813bcb9943dc15e8">04754</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAWOT        0x00000040  // GPTM Timer A Wait-on-Trigger</span>
<a name="l04755"></a><a class="code" href="tm4c123gh6pm_8h.html#aadde31830e13f472b715eefc5580e06b">04755</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAMIE        0x00000020  // GPTM Timer A Match Interrupt</span>
<a name="l04756"></a>04756 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04757"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b00f7e49ae04a9346036ff112dcf98b">04757</a> <span class="preprocessor">#define TIMER_TAMR_TACDIR       0x00000010  // GPTM Timer A Count Direction</span>
<a name="l04758"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c4ed4666edd56e4625fd843532158d1">04758</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAAMS        0x00000008  // GPTM Timer A Alternate Mode</span>
<a name="l04759"></a>04759 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l04760"></a><a class="code" href="tm4c123gh6pm_8h.html#a32ab2f0c063e6d5e0b178028e7660a30">04760</a> <span class="preprocessor">#define TIMER_TAMR_TACMR        0x00000004  // GPTM Timer A Capture Mode</span>
<a name="l04761"></a><a class="code" href="tm4c123gh6pm_8h.html#acbc1bf2067e5577e5835d1b14eb1c070">04761</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAMR_M       0x00000003  // GPTM Timer A Mode</span>
<a name="l04762"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0edfeab9c4ffa9847b566ca26abe841">04762</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAMR_1_SHOT  0x00000001  // One-Shot Timer mode</span>
<a name="l04763"></a><a class="code" href="tm4c123gh6pm_8h.html#a74e9e6cfb00de1fabf5a0f2964209ff9">04763</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAMR_PERIOD  0x00000002  // Periodic Timer mode</span>
<a name="l04764"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f71076f19591075828608f87a825dca">04764</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMR_TAMR_CAP     0x00000003  // Capture mode</span>
<a name="l04765"></a>04765 <span class="preprocessor"></span>
<a name="l04766"></a>04766 <span class="comment">//*****************************************************************************</span>
<a name="l04767"></a>04767 <span class="comment">//</span>
<a name="l04768"></a>04768 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMR register.</span>
<a name="l04769"></a>04769 <span class="comment">//</span>
<a name="l04770"></a>04770 <span class="comment">//*****************************************************************************</span>
<a name="l04771"></a><a class="code" href="tm4c123gh6pm_8h.html#a04c445928f68ab161cdcd0aeb0f13c2a">04771</a> <span class="preprocessor">#define TIMER_TBMR_TBPLO        0x00000800  // GPTM Timer B PWM Legacy</span>
<a name="l04772"></a>04772 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l04773"></a><a class="code" href="tm4c123gh6pm_8h.html#a92b948213d29252bb2af30623df06330">04773</a> <span class="preprocessor">#define TIMER_TBMR_TBMRSU       0x00000400  // GPTM Timer B Match Register</span>
<a name="l04774"></a>04774 <span class="preprocessor"></span>                                            <span class="comment">// Update</span>
<a name="l04775"></a><a class="code" href="tm4c123gh6pm_8h.html#abf5d1319ed455401e85a7a2cdd984af7">04775</a> <span class="preprocessor">#define TIMER_TBMR_TBPWMIE      0x00000200  // GPTM Timer B PWM Interrupt</span>
<a name="l04776"></a>04776 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04777"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f57e6c90c673aa32d137b868ed60d0c">04777</a> <span class="preprocessor">#define TIMER_TBMR_TBILD        0x00000100  // GPTM Timer B Interval Load Write</span>
<a name="l04778"></a><a class="code" href="tm4c123gh6pm_8h.html#aa585d9c7c43937e14a2c93a2cb80a0a7">04778</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBSNAPS      0x00000080  // GPTM Timer B Snap-Shot Mode</span>
<a name="l04779"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2ba177c9f0dcf59c000cb306cf51896">04779</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBWOT        0x00000040  // GPTM Timer B Wait-on-Trigger</span>
<a name="l04780"></a><a class="code" href="tm4c123gh6pm_8h.html#a3df751d8ee2155f527079a290bc16074">04780</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBMIE        0x00000020  // GPTM Timer B Match Interrupt</span>
<a name="l04781"></a>04781 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04782"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f9e38ddd710a45acd92032f46b059da">04782</a> <span class="preprocessor">#define TIMER_TBMR_TBCDIR       0x00000010  // GPTM Timer B Count Direction</span>
<a name="l04783"></a><a class="code" href="tm4c123gh6pm_8h.html#ab68d0a253c71e3d419c6902be5e30dfe">04783</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBAMS        0x00000008  // GPTM Timer B Alternate Mode</span>
<a name="l04784"></a>04784 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l04785"></a><a class="code" href="tm4c123gh6pm_8h.html#af48686e12d62c11c2982ca182b14a377">04785</a> <span class="preprocessor">#define TIMER_TBMR_TBCMR        0x00000004  // GPTM Timer B Capture Mode</span>
<a name="l04786"></a><a class="code" href="tm4c123gh6pm_8h.html#a530f2c1d756a6fc5c354bfc176b6a575">04786</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBMR_M       0x00000003  // GPTM Timer B Mode</span>
<a name="l04787"></a><a class="code" href="tm4c123gh6pm_8h.html#a5584f29851dd40b918d77a7f373548a2">04787</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBMR_1_SHOT  0x00000001  // One-Shot Timer mode</span>
<a name="l04788"></a><a class="code" href="tm4c123gh6pm_8h.html#ae605308f4fb87aa70b1b78877b4fd5a8">04788</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBMR_PERIOD  0x00000002  // Periodic Timer mode</span>
<a name="l04789"></a><a class="code" href="tm4c123gh6pm_8h.html#ae615c05ce94454ea90f6a3cd0fa554b6">04789</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMR_TBMR_CAP     0x00000003  // Capture mode</span>
<a name="l04790"></a>04790 <span class="preprocessor"></span>
<a name="l04791"></a>04791 <span class="comment">//*****************************************************************************</span>
<a name="l04792"></a>04792 <span class="comment">//</span>
<a name="l04793"></a>04793 <span class="comment">// The following are defines for the bit fields in the TIMER_O_CTL register.</span>
<a name="l04794"></a>04794 <span class="comment">//</span>
<a name="l04795"></a>04795 <span class="comment">//*****************************************************************************</span>
<a name="l04796"></a><a class="code" href="tm4c123gh6pm_8h.html#a593ce4a2d3e79a8a844464520cb3bfca">04796</a> <span class="preprocessor">#define TIMER_CTL_TBPWML        0x00004000  // GPTM Timer B PWM Output Level</span>
<a name="l04797"></a><a class="code" href="tm4c123gh6pm_8h.html#a70bb6bcd2bf25553625dd4d08347b694">04797</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TBOTE         0x00002000  // GPTM Timer B Output Trigger</span>
<a name="l04798"></a>04798 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04799"></a><a class="code" href="tm4c123gh6pm_8h.html#ad24be866e48a0eccee295d8c64c7ae69">04799</a> <span class="preprocessor">#define TIMER_CTL_TBEVENT_M     0x00000C00  // GPTM Timer B Event Mode</span>
<a name="l04800"></a><a class="code" href="tm4c123gh6pm_8h.html#a8513b540fe4e03951761b1595bab8515">04800</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_POS   0x00000000  // Positive edge</span>
<a name="l04801"></a><a class="code" href="tm4c123gh6pm_8h.html#a29090d8f5f01b0c135467b1c0dc796a3">04801</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_NEG   0x00000400  // Negative edge</span>
<a name="l04802"></a><a class="code" href="tm4c123gh6pm_8h.html#a257a7605a7dd4b60b78d14b2531beb49">04802</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_BOTH  0x00000C00  // Both edges</span>
<a name="l04803"></a><a class="code" href="tm4c123gh6pm_8h.html#ab270a927fef56a4ec3518374f1bb10d6">04803</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TBSTALL       0x00000200  // GPTM Timer B Stall Enable</span>
<a name="l04804"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3938bb024bffed7eb92e56cab45be8e">04804</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TBEN          0x00000100  // GPTM Timer B Enable</span>
<a name="l04805"></a><a class="code" href="tm4c123gh6pm_8h.html#af2dfdef3907f1e8e289fc2a5185ac89c">04805</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAPWML        0x00000040  // GPTM Timer A PWM Output Level</span>
<a name="l04806"></a><a class="code" href="tm4c123gh6pm_8h.html#a09685243304028f4b591578f8738eab7">04806</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAOTE         0x00000020  // GPTM Timer A Output Trigger</span>
<a name="l04807"></a>04807 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l04808"></a><a class="code" href="tm4c123gh6pm_8h.html#acc959d1dfb40c5efffa78b2d69c93e27">04808</a> <span class="preprocessor">#define TIMER_CTL_RTCEN         0x00000010  // GPTM RTC Stall Enable</span>
<a name="l04809"></a><a class="code" href="tm4c123gh6pm_8h.html#ab56d6763924e5302a9c9573cb8924e41">04809</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_M     0x0000000C  // GPTM Timer A Event Mode</span>
<a name="l04810"></a><a class="code" href="tm4c123gh6pm_8h.html#ad75422194898f4e2fb6326d938325b25">04810</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_POS   0x00000000  // Positive edge</span>
<a name="l04811"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bf8e4c4c549a626eb282c574313cb2b">04811</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_NEG   0x00000004  // Negative edge</span>
<a name="l04812"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fcaeb5e6fb2274a39fcc7e81ca01fd1">04812</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_BOTH  0x0000000C  // Both edges</span>
<a name="l04813"></a><a class="code" href="tm4c123gh6pm_8h.html#acf37a2fe5c021ad653e13fb707c364ab">04813</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TASTALL       0x00000002  // GPTM Timer A Stall Enable</span>
<a name="l04814"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8acb9e2e142b4019c903ac512df0607">04814</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_CTL_TAEN          0x00000001  // GPTM Timer A Enable</span>
<a name="l04815"></a>04815 <span class="preprocessor"></span>
<a name="l04816"></a>04816 <span class="comment">//*****************************************************************************</span>
<a name="l04817"></a>04817 <span class="comment">//</span>
<a name="l04818"></a>04818 <span class="comment">// The following are defines for the bit fields in the TIMER_O_SYNC register.</span>
<a name="l04819"></a>04819 <span class="comment">//</span>
<a name="l04820"></a>04820 <span class="comment">//*****************************************************************************</span>
<a name="l04821"></a><a class="code" href="tm4c123gh6pm_8h.html#aec6769ef66cd43a07e6626cadbcec1ab">04821</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT5_M    0x00C00000  // Synchronize GPTM 32/64-Bit Timer</span>
<a name="l04822"></a>04822 <span class="preprocessor"></span>                                            <span class="comment">// 5</span>
<a name="l04823"></a><a class="code" href="tm4c123gh6pm_8h.html#a63b589250a6517a8cf2395eb34c83858">04823</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT5_NONE 0x00000000  // GPTM 32/64-Bit Timer 5 is not</span>
<a name="l04824"></a>04824 <span class="preprocessor"></span>                                            <span class="comment">// affected</span>
<a name="l04825"></a><a class="code" href="tm4c123gh6pm_8h.html#a1671479de96dd82a8ed0f1b66735e6e9">04825</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TA   0x00400000  // A timeout event for Timer A of</span>
<a name="l04826"></a>04826 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 5 is</span>
<a name="l04827"></a>04827                                             <span class="comment">// triggered</span>
<a name="l04828"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d595319308c17683ccf43b1d20ec3bf">04828</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TB   0x00800000  // A timeout event for Timer B of</span>
<a name="l04829"></a>04829 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 5 is</span>
<a name="l04830"></a>04830                                             <span class="comment">// triggered</span>
<a name="l04831"></a><a class="code" href="tm4c123gh6pm_8h.html#afe15ffb4500e3101bbce0c8838b0f0ca">04831</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT5_TATB 0x00C00000  // A timeout event for both Timer A</span>
<a name="l04832"></a>04832 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span>
<a name="l04833"></a>04833                                             <span class="comment">// Timer 5 is triggered</span>
<a name="l04834"></a><a class="code" href="tm4c123gh6pm_8h.html#a926f3aa4b001c612c4e62c5ff4f78dbe">04834</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT4_M    0x00300000  // Synchronize GPTM 32/64-Bit Timer</span>
<a name="l04835"></a>04835 <span class="preprocessor"></span>                                            <span class="comment">// 4</span>
<a name="l04836"></a><a class="code" href="tm4c123gh6pm_8h.html#a87b639b45e3ca28058175562fdf0a931">04836</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT4_NONE 0x00000000  // GPTM 32/64-Bit Timer 4 is not</span>
<a name="l04837"></a>04837 <span class="preprocessor"></span>                                            <span class="comment">// affected</span>
<a name="l04838"></a><a class="code" href="tm4c123gh6pm_8h.html#afbf985c50c10fc30b277e0b4cd5e947e">04838</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TA   0x00100000  // A timeout event for Timer A of</span>
<a name="l04839"></a>04839 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 4 is</span>
<a name="l04840"></a>04840                                             <span class="comment">// triggered</span>
<a name="l04841"></a><a class="code" href="tm4c123gh6pm_8h.html#a38fd7fb86daad7c78bee8dcbd2fc06af">04841</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TB   0x00200000  // A timeout event for Timer B of</span>
<a name="l04842"></a>04842 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 4 is</span>
<a name="l04843"></a>04843                                             <span class="comment">// triggered</span>
<a name="l04844"></a><a class="code" href="tm4c123gh6pm_8h.html#a49ef7739e356382a819a4b3d838b6482">04844</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT4_TATB 0x00300000  // A timeout event for both Timer A</span>
<a name="l04845"></a>04845 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span>
<a name="l04846"></a>04846                                             <span class="comment">// Timer 4 is triggered</span>
<a name="l04847"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d04ca65da9a8af79af680aa1110427e">04847</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT3_M    0x000C0000  // Synchronize GPTM 32/64-Bit Timer</span>
<a name="l04848"></a>04848 <span class="preprocessor"></span>                                            <span class="comment">// 3</span>
<a name="l04849"></a><a class="code" href="tm4c123gh6pm_8h.html#a3fe0a50c6aff6f694257308c7e04fb24">04849</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT3_NONE 0x00000000  // GPTM 32/64-Bit Timer 3 is not</span>
<a name="l04850"></a>04850 <span class="preprocessor"></span>                                            <span class="comment">// affected</span>
<a name="l04851"></a><a class="code" href="tm4c123gh6pm_8h.html#af62826f08657a82f3fac1531e735d05e">04851</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TA   0x00040000  // A timeout event for Timer A of</span>
<a name="l04852"></a>04852 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 3 is</span>
<a name="l04853"></a>04853                                             <span class="comment">// triggered</span>
<a name="l04854"></a><a class="code" href="tm4c123gh6pm_8h.html#a7236a2647289443b38a4b13ee2eab246">04854</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TB   0x00080000  // A timeout event for Timer B of</span>
<a name="l04855"></a>04855 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 3 is</span>
<a name="l04856"></a>04856                                             <span class="comment">// triggered</span>
<a name="l04857"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a32d6dfc6c7daf7b015d1d44087947e">04857</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT3_TATB 0x000C0000  // A timeout event for both Timer A</span>
<a name="l04858"></a>04858 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span>
<a name="l04859"></a>04859                                             <span class="comment">// Timer 3 is triggered</span>
<a name="l04860"></a><a class="code" href="tm4c123gh6pm_8h.html#a99e7eb8fc75a6feecf0c65d08c465f67">04860</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT2_M    0x00030000  // Synchronize GPTM 32/64-Bit Timer</span>
<a name="l04861"></a>04861 <span class="preprocessor"></span>                                            <span class="comment">// 2</span>
<a name="l04862"></a><a class="code" href="tm4c123gh6pm_8h.html#ab23b0cc71026d489e20ef14f74152153">04862</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT2_NONE 0x00000000  // GPTM 32/64-Bit Timer 2 is not</span>
<a name="l04863"></a>04863 <span class="preprocessor"></span>                                            <span class="comment">// affected</span>
<a name="l04864"></a><a class="code" href="tm4c123gh6pm_8h.html#a5120e5c6072791f74b4305492802b23c">04864</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TA   0x00010000  // A timeout event for Timer A of</span>
<a name="l04865"></a>04865 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 2 is</span>
<a name="l04866"></a>04866                                             <span class="comment">// triggered</span>
<a name="l04867"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8ae57f6b2284fe8a33b8e2619b8549b">04867</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TB   0x00020000  // A timeout event for Timer B of</span>
<a name="l04868"></a>04868 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 2 is</span>
<a name="l04869"></a>04869                                             <span class="comment">// triggered</span>
<a name="l04870"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a98cbca8bf2297b5f4568485f6ad024">04870</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT2_TATB 0x00030000  // A timeout event for both Timer A</span>
<a name="l04871"></a>04871 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span>
<a name="l04872"></a>04872                                             <span class="comment">// Timer 2 is triggered</span>
<a name="l04873"></a><a class="code" href="tm4c123gh6pm_8h.html#acae68c407a1fe69d08d54da3ced1a5bd">04873</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT1_M    0x0000C000  // Synchronize GPTM 32/64-Bit Timer</span>
<a name="l04874"></a>04874 <span class="preprocessor"></span>                                            <span class="comment">// 1</span>
<a name="l04875"></a><a class="code" href="tm4c123gh6pm_8h.html#ade7ecd76014ed7d698c8ed2ab6e785e5">04875</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT1_NONE 0x00000000  // GPTM 32/64-Bit Timer 1 is not</span>
<a name="l04876"></a>04876 <span class="preprocessor"></span>                                            <span class="comment">// affected</span>
<a name="l04877"></a><a class="code" href="tm4c123gh6pm_8h.html#ac07f85011584f55428d3fdb6f9d5d2ec">04877</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TA   0x00004000  // A timeout event for Timer A of</span>
<a name="l04878"></a>04878 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 1 is</span>
<a name="l04879"></a>04879                                             <span class="comment">// triggered</span>
<a name="l04880"></a><a class="code" href="tm4c123gh6pm_8h.html#a04be1c5b359680674bcd86e3674030a4">04880</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TB   0x00008000  // A timeout event for Timer B of</span>
<a name="l04881"></a>04881 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 1 is</span>
<a name="l04882"></a>04882                                             <span class="comment">// triggered</span>
<a name="l04883"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7200b498bc68e4781d0ce99a6e3ab5a">04883</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT1_TATB 0x0000C000  // A timeout event for both Timer A</span>
<a name="l04884"></a>04884 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span>
<a name="l04885"></a>04885                                             <span class="comment">// Timer 1 is triggered</span>
<a name="l04886"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a2ca4a2e388babb3f1102b7ca02148a">04886</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT0_M    0x00003000  // Synchronize GPTM 32/64-Bit Timer</span>
<a name="l04887"></a>04887 <span class="preprocessor"></span>                                            <span class="comment">// 0</span>
<a name="l04888"></a><a class="code" href="tm4c123gh6pm_8h.html#acef16e80be271a7d6553a9b7e6c62eea">04888</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT0_NONE 0x00000000  // GPTM 32/64-Bit Timer 0 is not</span>
<a name="l04889"></a>04889 <span class="preprocessor"></span>                                            <span class="comment">// affected</span>
<a name="l04890"></a><a class="code" href="tm4c123gh6pm_8h.html#a74661f4073983f64cedad06e30b45da3">04890</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TA   0x00001000  // A timeout event for Timer A of</span>
<a name="l04891"></a>04891 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 0 is</span>
<a name="l04892"></a>04892                                             <span class="comment">// triggered</span>
<a name="l04893"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e41761dab5748127fe5135923d413e5">04893</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TB   0x00002000  // A timeout event for Timer B of</span>
<a name="l04894"></a>04894 <span class="preprocessor"></span>                                            <span class="comment">// GPTM 32/64-Bit Timer 0 is</span>
<a name="l04895"></a>04895                                             <span class="comment">// triggered</span>
<a name="l04896"></a><a class="code" href="tm4c123gh6pm_8h.html#a4feeb694e7503a7347b41a0083b711c9">04896</a> <span class="preprocessor">#define TIMER_SYNC_SYNCWT0_TATB 0x00003000  // A timeout event for both Timer A</span>
<a name="l04897"></a>04897 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM 32/64-Bit</span>
<a name="l04898"></a>04898                                             <span class="comment">// Timer 0 is triggered</span>
<a name="l04899"></a><a class="code" href="tm4c123gh6pm_8h.html#afb9273ca8b4295a09b1482bd045f6c21">04899</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT5_M     0x00000C00  // Synchronize GPTM Timer 5</span>
<a name="l04900"></a><a class="code" href="tm4c123gh6pm_8h.html#a26c8cd7bf0d41462c5033b2f12cb2d9f">04900</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_NONE  0x00000000  // GPTM5 is not affected</span>
<a name="l04901"></a><a class="code" href="tm4c123gh6pm_8h.html#a9052ae2366df01e98ec7b630b0d3f81a">04901</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_TA    0x00000400  // A timeout event for Timer A of</span>
<a name="l04902"></a>04902 <span class="preprocessor"></span>                                            <span class="comment">// GPTM5 is triggered</span>
<a name="l04903"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a018268efdeef9cdf121da2abebbb7a">04903</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT5_TB    0x00000800  // A timeout event for Timer B of</span>
<a name="l04904"></a>04904 <span class="preprocessor"></span>                                            <span class="comment">// GPTM5 is triggered</span>
<a name="l04905"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a6f6af6a3e297a906f9fd8a7a24b2af">04905</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT5_TATB  0x00000C00  // A timeout event for both Timer A</span>
<a name="l04906"></a>04906 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM5 is</span>
<a name="l04907"></a>04907                                             <span class="comment">// triggered</span>
<a name="l04908"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a17d7fb2104cf072ddda40d3ad98e6a">04908</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT4_M     0x00000300  // Synchronize GPTM Timer 4</span>
<a name="l04909"></a><a class="code" href="tm4c123gh6pm_8h.html#a9028de0c0378916bd6e6aa4efcd9e388">04909</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_NONE  0x00000000  // GPTM4 is not affected</span>
<a name="l04910"></a><a class="code" href="tm4c123gh6pm_8h.html#ad22e3d0b0465bf546d452a2f30834197">04910</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_TA    0x00000100  // A timeout event for Timer A of</span>
<a name="l04911"></a>04911 <span class="preprocessor"></span>                                            <span class="comment">// GPTM4 is triggered</span>
<a name="l04912"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e9a74dc53366529cc6b0e28f3dbb721">04912</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT4_TB    0x00000200  // A timeout event for Timer B of</span>
<a name="l04913"></a>04913 <span class="preprocessor"></span>                                            <span class="comment">// GPTM4 is triggered</span>
<a name="l04914"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a79b5be41620eb7ea71e347b19dbad3">04914</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT4_TATB  0x00000300  // A timeout event for both Timer A</span>
<a name="l04915"></a>04915 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM4 is</span>
<a name="l04916"></a>04916                                             <span class="comment">// triggered</span>
<a name="l04917"></a><a class="code" href="tm4c123gh6pm_8h.html#a5953711eb9521a8942371604bbf68a31">04917</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT3_M     0x000000C0  // Synchronize GPTM Timer 3</span>
<a name="l04918"></a><a class="code" href="tm4c123gh6pm_8h.html#a555d18253ede6289cfc380d9a81c3a65">04918</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_NONE  0x00000000  // GPTM3 is not affected</span>
<a name="l04919"></a><a class="code" href="tm4c123gh6pm_8h.html#abdd0a546f6fc4a7dfc68a834724bfcd0">04919</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_TA    0x00000040  // A timeout event for Timer A of</span>
<a name="l04920"></a>04920 <span class="preprocessor"></span>                                            <span class="comment">// GPTM3 is triggered</span>
<a name="l04921"></a><a class="code" href="tm4c123gh6pm_8h.html#adb15e829aa97910bbdc6a56d6a52d809">04921</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT3_TB    0x00000080  // A timeout event for Timer B of</span>
<a name="l04922"></a>04922 <span class="preprocessor"></span>                                            <span class="comment">// GPTM3 is triggered</span>
<a name="l04923"></a><a class="code" href="tm4c123gh6pm_8h.html#a57d118ef0d63fa5bd60aad217028b630">04923</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT3_TATB  0x000000C0  // A timeout event for both Timer A</span>
<a name="l04924"></a>04924 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM3 is</span>
<a name="l04925"></a>04925                                             <span class="comment">// triggered</span>
<a name="l04926"></a><a class="code" href="tm4c123gh6pm_8h.html#aa439946a702605f6a6003163d1aab202">04926</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT2_M     0x00000030  // Synchronize GPTM Timer 2</span>
<a name="l04927"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1e1ba93cc428643d3f3ef2826333e91">04927</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_NONE  0x00000000  // GPTM2 is not affected</span>
<a name="l04928"></a><a class="code" href="tm4c123gh6pm_8h.html#a85e8e3729482029efa4eed9f13405da5">04928</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_TA    0x00000010  // A timeout event for Timer A of</span>
<a name="l04929"></a>04929 <span class="preprocessor"></span>                                            <span class="comment">// GPTM2 is triggered</span>
<a name="l04930"></a><a class="code" href="tm4c123gh6pm_8h.html#a62556278de816013bc190365a961ddb5">04930</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT2_TB    0x00000020  // A timeout event for Timer B of</span>
<a name="l04931"></a>04931 <span class="preprocessor"></span>                                            <span class="comment">// GPTM2 is triggered</span>
<a name="l04932"></a><a class="code" href="tm4c123gh6pm_8h.html#adefba15b82285ba1b33c74929b08ebea">04932</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT2_TATB  0x00000030  // A timeout event for both Timer A</span>
<a name="l04933"></a>04933 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM2 is</span>
<a name="l04934"></a>04934                                             <span class="comment">// triggered</span>
<a name="l04935"></a><a class="code" href="tm4c123gh6pm_8h.html#a3265152d549e49d34fb78226e47be280">04935</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT1_M     0x0000000C  // Synchronize GPTM Timer 1</span>
<a name="l04936"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a429369668e2bf011e1b59b60ab3113">04936</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_NONE  0x00000000  // GPTM1 is not affected</span>
<a name="l04937"></a><a class="code" href="tm4c123gh6pm_8h.html#a8536d46a3f60421a2134ccef8c87cd56">04937</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_TA    0x00000004  // A timeout event for Timer A of</span>
<a name="l04938"></a>04938 <span class="preprocessor"></span>                                            <span class="comment">// GPTM1 is triggered</span>
<a name="l04939"></a><a class="code" href="tm4c123gh6pm_8h.html#a61c028bdfae5c22245bed35661fd07d5">04939</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT1_TB    0x00000008  // A timeout event for Timer B of</span>
<a name="l04940"></a>04940 <span class="preprocessor"></span>                                            <span class="comment">// GPTM1 is triggered</span>
<a name="l04941"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cdc8ecc6c59241320373f88a86dc1af">04941</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT1_TATB  0x0000000C  // A timeout event for both Timer A</span>
<a name="l04942"></a>04942 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM1 is</span>
<a name="l04943"></a>04943                                             <span class="comment">// triggered</span>
<a name="l04944"></a><a class="code" href="tm4c123gh6pm_8h.html#a93737e88504e94fe188ba43f95835175">04944</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT0_M     0x00000003  // Synchronize GPTM Timer 0</span>
<a name="l04945"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2c6eeaa13f38b5f86200ec0bd86d73e">04945</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_NONE  0x00000000  // GPTM0 is not affected</span>
<a name="l04946"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4661853c4226a3d12e07d09a8ffc0b2">04946</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_TA    0x00000001  // A timeout event for Timer A of</span>
<a name="l04947"></a>04947 <span class="preprocessor"></span>                                            <span class="comment">// GPTM0 is triggered</span>
<a name="l04948"></a><a class="code" href="tm4c123gh6pm_8h.html#a98425131ca28fb64e90fff7dd8feb507">04948</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT0_TB    0x00000002  // A timeout event for Timer B of</span>
<a name="l04949"></a>04949 <span class="preprocessor"></span>                                            <span class="comment">// GPTM0 is triggered</span>
<a name="l04950"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1a251427fd8dc0fcf4555a10d6394d0">04950</a> <span class="preprocessor">#define TIMER_SYNC_SYNCT0_TATB  0x00000003  // A timeout event for both Timer A</span>
<a name="l04951"></a>04951 <span class="preprocessor"></span>                                            <span class="comment">// and Timer B of GPTM0 is</span>
<a name="l04952"></a>04952                                             <span class="comment">// triggered</span>
<a name="l04953"></a>04953 
<a name="l04954"></a>04954 <span class="comment">//*****************************************************************************</span>
<a name="l04955"></a>04955 <span class="comment">//</span>
<a name="l04956"></a>04956 <span class="comment">// The following are defines for the bit fields in the TIMER_O_IMR register.</span>
<a name="l04957"></a>04957 <span class="comment">//</span>
<a name="l04958"></a>04958 <span class="comment">//*****************************************************************************</span>
<a name="l04959"></a><a class="code" href="tm4c123gh6pm_8h.html#a98bc313ccb4b606a75fa3cb1886f6835">04959</a> <span class="preprocessor">#define TIMER_IMR_WUEIM         0x00010000  // 32/64-Bit Wide GPTM Write Update</span>
<a name="l04960"></a>04960 <span class="preprocessor"></span>                                            <span class="comment">// Error Interrupt Mask</span>
<a name="l04961"></a><a class="code" href="tm4c123gh6pm_8h.html#ad514f3f7f4bf1f513faf73688c12c7e3">04961</a> <span class="preprocessor">#define TIMER_IMR_TBMIM         0x00000800  // GPTM Timer B Match Interrupt</span>
<a name="l04962"></a>04962 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l04963"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0991c1c682b63768020c92b08ebfdfa">04963</a> <span class="preprocessor">#define TIMER_IMR_CBEIM         0x00000400  // GPTM Timer B Capture Mode Event</span>
<a name="l04964"></a>04964 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l04965"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8299ca39d9a2915d826743a5444d103">04965</a> <span class="preprocessor">#define TIMER_IMR_CBMIM         0x00000200  // GPTM Timer B Capture Mode Match</span>
<a name="l04966"></a>04966 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l04967"></a><a class="code" href="tm4c123gh6pm_8h.html#aa919648cd8f39255a831ab77cac502a7">04967</a> <span class="preprocessor">#define TIMER_IMR_TBTOIM        0x00000100  // GPTM Timer B Time-Out Interrupt</span>
<a name="l04968"></a>04968 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l04969"></a><a class="code" href="tm4c123gh6pm_8h.html#ae85a39d247570b908403b4f027ee07a1">04969</a> <span class="preprocessor">#define TIMER_IMR_TAMIM         0x00000010  // GPTM Timer A Match Interrupt</span>
<a name="l04970"></a>04970 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l04971"></a><a class="code" href="tm4c123gh6pm_8h.html#aeeeba112bbc156f7d13b25cdaf520ad7">04971</a> <span class="preprocessor">#define TIMER_IMR_RTCIM         0x00000008  // GPTM RTC Interrupt Mask</span>
<a name="l04972"></a><a class="code" href="tm4c123gh6pm_8h.html#ae79e4700fe8142df815d32dbf1ee6fd7">04972</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_IMR_CAEIM         0x00000004  // GPTM Timer A Capture Mode Event</span>
<a name="l04973"></a>04973 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l04974"></a><a class="code" href="tm4c123gh6pm_8h.html#a79a6c9a620f8237927f0c1ee7d59154e">04974</a> <span class="preprocessor">#define TIMER_IMR_CAMIM         0x00000002  // GPTM Timer A Capture Mode Match</span>
<a name="l04975"></a>04975 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l04976"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1875d9b69077db893db75f87ed620cf">04976</a> <span class="preprocessor">#define TIMER_IMR_TATOIM        0x00000001  // GPTM Timer A Time-Out Interrupt</span>
<a name="l04977"></a>04977 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l04978"></a>04978 
<a name="l04979"></a>04979 <span class="comment">//*****************************************************************************</span>
<a name="l04980"></a>04980 <span class="comment">//</span>
<a name="l04981"></a>04981 <span class="comment">// The following are defines for the bit fields in the TIMER_O_RIS register.</span>
<a name="l04982"></a>04982 <span class="comment">//</span>
<a name="l04983"></a>04983 <span class="comment">//*****************************************************************************</span>
<a name="l04984"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5516e70fe56c97aaf5dde1061045ea6">04984</a> <span class="preprocessor">#define TIMER_RIS_WUERIS        0x00010000  // 32/64-Bit Wide GPTM Write Update</span>
<a name="l04985"></a>04985 <span class="preprocessor"></span>                                            <span class="comment">// Error Raw Interrupt Status</span>
<a name="l04986"></a><a class="code" href="tm4c123gh6pm_8h.html#a99f3b3e0f474395e41c99164a9876c23">04986</a> <span class="preprocessor">#define TIMER_RIS_TBMRIS        0x00000800  // GPTM Timer B Match Raw Interrupt</span>
<a name="l04987"></a><a class="code" href="tm4c123gh6pm_8h.html#a4165af49a3cecaaa1d4fb9c623ed2fe9">04987</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_RIS_CBERIS        0x00000400  // GPTM Timer B Capture Mode Event</span>
<a name="l04988"></a>04988 <span class="preprocessor"></span>                                            <span class="comment">// Raw Interrupt</span>
<a name="l04989"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d61df0a4f10c633214106ab45c31563">04989</a> <span class="preprocessor">#define TIMER_RIS_CBMRIS        0x00000200  // GPTM Timer B Capture Mode Match</span>
<a name="l04990"></a>04990 <span class="preprocessor"></span>                                            <span class="comment">// Raw Interrupt</span>
<a name="l04991"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3e1472834b4ab9766f34ec108b6a97f">04991</a> <span class="preprocessor">#define TIMER_RIS_TBTORIS       0x00000100  // GPTM Timer B Time-Out Raw</span>
<a name="l04992"></a>04992 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l04993"></a><a class="code" href="tm4c123gh6pm_8h.html#a3607164bb982e341f7b0e41456aacb04">04993</a> <span class="preprocessor">#define TIMER_RIS_TAMRIS        0x00000010  // GPTM Timer A Match Raw Interrupt</span>
<a name="l04994"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c472cf72006dc4df1d2a564b6aa8d34">04994</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_RIS_RTCRIS        0x00000008  // GPTM RTC Raw Interrupt</span>
<a name="l04995"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9bf3dcbb3821f86319c48d843a3517d">04995</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_RIS_CAERIS        0x00000004  // GPTM Timer A Capture Mode Event</span>
<a name="l04996"></a>04996 <span class="preprocessor"></span>                                            <span class="comment">// Raw Interrupt</span>
<a name="l04997"></a><a class="code" href="tm4c123gh6pm_8h.html#a20331393de7e546a9a6c9351385eee05">04997</a> <span class="preprocessor">#define TIMER_RIS_CAMRIS        0x00000002  // GPTM Timer A Capture Mode Match</span>
<a name="l04998"></a>04998 <span class="preprocessor"></span>                                            <span class="comment">// Raw Interrupt</span>
<a name="l04999"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d459d1908d93fb784568bae2eca6acd">04999</a> <span class="preprocessor">#define TIMER_RIS_TATORIS       0x00000001  // GPTM Timer A Time-Out Raw</span>
<a name="l05000"></a>05000 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l05001"></a>05001 
<a name="l05002"></a>05002 <span class="comment">//*****************************************************************************</span>
<a name="l05003"></a>05003 <span class="comment">//</span>
<a name="l05004"></a>05004 <span class="comment">// The following are defines for the bit fields in the TIMER_O_MIS register.</span>
<a name="l05005"></a>05005 <span class="comment">//</span>
<a name="l05006"></a>05006 <span class="comment">//*****************************************************************************</span>
<a name="l05007"></a><a class="code" href="tm4c123gh6pm_8h.html#ad216bc33c1872e1e5ccb7c33dc013e95">05007</a> <span class="preprocessor">#define TIMER_MIS_WUEMIS        0x00010000  // 32/64-Bit Wide GPTM Write Update</span>
<a name="l05008"></a>05008 <span class="preprocessor"></span>                                            <span class="comment">// Error Masked Interrupt Status</span>
<a name="l05009"></a><a class="code" href="tm4c123gh6pm_8h.html#a9afd06b87fe86c2a5b19c5fbcb5860a2">05009</a> <span class="preprocessor">#define TIMER_MIS_TBMMIS        0x00000800  // GPTM Timer B Match Masked</span>
<a name="l05010"></a>05010 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l05011"></a><a class="code" href="tm4c123gh6pm_8h.html#a778cb5235c3dfa4f5e2d7abe5770244a">05011</a> <span class="preprocessor">#define TIMER_MIS_CBEMIS        0x00000400  // GPTM Timer B Capture Mode Event</span>
<a name="l05012"></a>05012 <span class="preprocessor"></span>                                            <span class="comment">// Masked Interrupt</span>
<a name="l05013"></a><a class="code" href="tm4c123gh6pm_8h.html#a66374388169a6cec5bea26d83da852f9">05013</a> <span class="preprocessor">#define TIMER_MIS_CBMMIS        0x00000200  // GPTM Timer B Capture Mode Match</span>
<a name="l05014"></a>05014 <span class="preprocessor"></span>                                            <span class="comment">// Masked Interrupt</span>
<a name="l05015"></a><a class="code" href="tm4c123gh6pm_8h.html#add38253f3a073f011e96d189fd4f2776">05015</a> <span class="preprocessor">#define TIMER_MIS_TBTOMIS       0x00000100  // GPTM Timer B Time-Out Masked</span>
<a name="l05016"></a>05016 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l05017"></a><a class="code" href="tm4c123gh6pm_8h.html#abfff92b06748394b2430255bdcc8e64b">05017</a> <span class="preprocessor">#define TIMER_MIS_TAMMIS        0x00000010  // GPTM Timer A Match Masked</span>
<a name="l05018"></a>05018 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l05019"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b99f7653d96eaf4c407c7b7995e2f34">05019</a> <span class="preprocessor">#define TIMER_MIS_RTCMIS        0x00000008  // GPTM RTC Masked Interrupt</span>
<a name="l05020"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f007909bebf96a082877ccf3a870bdb">05020</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_MIS_CAEMIS        0x00000004  // GPTM Timer A Capture Mode Event</span>
<a name="l05021"></a>05021 <span class="preprocessor"></span>                                            <span class="comment">// Masked Interrupt</span>
<a name="l05022"></a><a class="code" href="tm4c123gh6pm_8h.html#aecfa9e5e8d208d6483c6dbb827baa83e">05022</a> <span class="preprocessor">#define TIMER_MIS_CAMMIS        0x00000002  // GPTM Timer A Capture Mode Match</span>
<a name="l05023"></a>05023 <span class="preprocessor"></span>                                            <span class="comment">// Masked Interrupt</span>
<a name="l05024"></a><a class="code" href="tm4c123gh6pm_8h.html#a15d2280b5a2e3abd88411055faf8389b">05024</a> <span class="preprocessor">#define TIMER_MIS_TATOMIS       0x00000001  // GPTM Timer A Time-Out Masked</span>
<a name="l05025"></a>05025 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l05026"></a>05026 
<a name="l05027"></a>05027 <span class="comment">//*****************************************************************************</span>
<a name="l05028"></a>05028 <span class="comment">//</span>
<a name="l05029"></a>05029 <span class="comment">// The following are defines for the bit fields in the TIMER_O_ICR register.</span>
<a name="l05030"></a>05030 <span class="comment">//</span>
<a name="l05031"></a>05031 <span class="comment">//*****************************************************************************</span>
<a name="l05032"></a><a class="code" href="tm4c123gh6pm_8h.html#a8aeea2e54d1efb8d68fc070a3eb8c281">05032</a> <span class="preprocessor">#define TIMER_ICR_WUECINT       0x00010000  // 32/64-Bit Wide GPTM Write Update</span>
<a name="l05033"></a>05033 <span class="preprocessor"></span>                                            <span class="comment">// Error Interrupt Clear</span>
<a name="l05034"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0fe208e7b8c5cf487c12d215506ac47">05034</a> <span class="preprocessor">#define TIMER_ICR_TBMCINT       0x00000800  // GPTM Timer B Match Interrupt</span>
<a name="l05035"></a>05035 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l05036"></a><a class="code" href="tm4c123gh6pm_8h.html#a6136e970ff9fc68e22d65a08e6012860">05036</a> <span class="preprocessor">#define TIMER_ICR_CBECINT       0x00000400  // GPTM Timer B Capture Mode Event</span>
<a name="l05037"></a>05037 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l05038"></a><a class="code" href="tm4c123gh6pm_8h.html#aae2145135fa8145383d936a20e07b84b">05038</a> <span class="preprocessor">#define TIMER_ICR_CBMCINT       0x00000200  // GPTM Timer B Capture Mode Match</span>
<a name="l05039"></a>05039 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l05040"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2f3516cb992069b4bb7476e8eac6237">05040</a> <span class="preprocessor">#define TIMER_ICR_TBTOCINT      0x00000100  // GPTM Timer B Time-Out Interrupt</span>
<a name="l05041"></a>05041 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l05042"></a><a class="code" href="tm4c123gh6pm_8h.html#a81258756cc22562a25e6f6869493f1fe">05042</a> <span class="preprocessor">#define TIMER_ICR_TAMCINT       0x00000010  // GPTM Timer A Match Interrupt</span>
<a name="l05043"></a>05043 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l05044"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6cf8064ee7c75ebc036edb6982b3f95">05044</a> <span class="preprocessor">#define TIMER_ICR_RTCCINT       0x00000008  // GPTM RTC Interrupt Clear</span>
<a name="l05045"></a><a class="code" href="tm4c123gh6pm_8h.html#aa88f421af5d1ee92eecf94cd04f48003">05045</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_ICR_CAECINT       0x00000004  // GPTM Timer A Capture Mode Event</span>
<a name="l05046"></a>05046 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l05047"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f439d7a08d52a0d42a51d9ef19169ef">05047</a> <span class="preprocessor">#define TIMER_ICR_CAMCINT       0x00000002  // GPTM Timer A Capture Mode Match</span>
<a name="l05048"></a>05048 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l05049"></a><a class="code" href="tm4c123gh6pm_8h.html#ac068c69e284d41f056651800a83ccf01">05049</a> <span class="preprocessor">#define TIMER_ICR_TATOCINT      0x00000001  // GPTM Timer A Time-Out Raw</span>
<a name="l05050"></a>05050 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l05051"></a>05051 
<a name="l05052"></a>05052 <span class="comment">//*****************************************************************************</span>
<a name="l05053"></a>05053 <span class="comment">//</span>
<a name="l05054"></a>05054 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAILR register.</span>
<a name="l05055"></a>05055 <span class="comment">//</span>
<a name="l05056"></a>05056 <span class="comment">//*****************************************************************************</span>
<a name="l05057"></a><a class="code" href="tm4c123gh6pm_8h.html#af29b1540e485f7cd18291f6e45fe94a7">05057</a> <span class="preprocessor">#define TIMER_TAILR_M           0xFFFFFFFF  // GPTM Timer A Interval Load</span>
<a name="l05058"></a>05058 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l05059"></a><a class="code" href="tm4c123gh6pm_8h.html#a88186f48f6fbd26a54c8caa67c5aedee">05059</a> <span class="preprocessor">#define TIMER_TAILR_S           0</span>
<a name="l05060"></a>05060 <span class="preprocessor"></span>
<a name="l05061"></a>05061 <span class="comment">//*****************************************************************************</span>
<a name="l05062"></a>05062 <span class="comment">//</span>
<a name="l05063"></a>05063 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBILR register.</span>
<a name="l05064"></a>05064 <span class="comment">//</span>
<a name="l05065"></a>05065 <span class="comment">//*****************************************************************************</span>
<a name="l05066"></a><a class="code" href="tm4c123gh6pm_8h.html#af3aa6716fbc89e50aec107e1d12ca3be">05066</a> <span class="preprocessor">#define TIMER_TBILR_M           0xFFFFFFFF  // GPTM Timer B Interval Load</span>
<a name="l05067"></a>05067 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l05068"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b1b6db64788d40026125daacfa04c96">05068</a> <span class="preprocessor">#define TIMER_TBILR_S           0</span>
<a name="l05069"></a>05069 <span class="preprocessor"></span>
<a name="l05070"></a>05070 <span class="comment">//*****************************************************************************</span>
<a name="l05071"></a>05071 <span class="comment">//</span>
<a name="l05072"></a>05072 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMATCHR</span>
<a name="l05073"></a>05073 <span class="comment">// register.</span>
<a name="l05074"></a>05074 <span class="comment">//</span>
<a name="l05075"></a>05075 <span class="comment">//*****************************************************************************</span>
<a name="l05076"></a><a class="code" href="tm4c123gh6pm_8h.html#a737b737dc719942fa8bb426186836de4">05076</a> <span class="preprocessor">#define TIMER_TAMATCHR_TAMR_M   0xFFFFFFFF  // GPTM Timer A Match Register</span>
<a name="l05077"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f9eabadc9fec9b4c843265f14905c00">05077</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAMATCHR_TAMR_S   0</span>
<a name="l05078"></a>05078 <span class="preprocessor"></span>
<a name="l05079"></a>05079 <span class="comment">//*****************************************************************************</span>
<a name="l05080"></a>05080 <span class="comment">//</span>
<a name="l05081"></a>05081 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMATCHR</span>
<a name="l05082"></a>05082 <span class="comment">// register.</span>
<a name="l05083"></a>05083 <span class="comment">//</span>
<a name="l05084"></a>05084 <span class="comment">//*****************************************************************************</span>
<a name="l05085"></a><a class="code" href="tm4c123gh6pm_8h.html#a486b18fc49bbe592a1caf9f01a5544ef">05085</a> <span class="preprocessor">#define TIMER_TBMATCHR_TBMR_M   0xFFFFFFFF  // GPTM Timer B Match Register</span>
<a name="l05086"></a><a class="code" href="tm4c123gh6pm_8h.html#a50522e96f3c37bf793346ff23bf4abfb">05086</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBMATCHR_TBMR_S   0</span>
<a name="l05087"></a>05087 <span class="preprocessor"></span>
<a name="l05088"></a>05088 <span class="comment">//*****************************************************************************</span>
<a name="l05089"></a>05089 <span class="comment">//</span>
<a name="l05090"></a>05090 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPR register.</span>
<a name="l05091"></a>05091 <span class="comment">//</span>
<a name="l05092"></a>05092 <span class="comment">//*****************************************************************************</span>
<a name="l05093"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a22050cea1c7b2b5ad1b723259b2f9e">05093</a> <span class="preprocessor">#define TIMER_TAPR_TAPSRH_M     0x0000FF00  // GPTM Timer A Prescale High Byte</span>
<a name="l05094"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fbc1d948f00a01286f3ba29e8ce35c6">05094</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPR_TAPSR_M      0x000000FF  // GPTM Timer A Prescale</span>
<a name="l05095"></a><a class="code" href="tm4c123gh6pm_8h.html#ae78e01aa24cb7831f075a9d04f565a0b">05095</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPR_TAPSRH_S     8</span>
<a name="l05096"></a><a class="code" href="tm4c123gh6pm_8h.html#a221c0bc1c1f80abaebbe2fd9f0e0f169">05096</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPR_TAPSR_S      0</span>
<a name="l05097"></a>05097 <span class="preprocessor"></span>
<a name="l05098"></a>05098 <span class="comment">//*****************************************************************************</span>
<a name="l05099"></a>05099 <span class="comment">//</span>
<a name="l05100"></a>05100 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPR register.</span>
<a name="l05101"></a>05101 <span class="comment">//</span>
<a name="l05102"></a>05102 <span class="comment">//*****************************************************************************</span>
<a name="l05103"></a><a class="code" href="tm4c123gh6pm_8h.html#a5092fbfbfa6ca5ac77eb4d9bb432dcdb">05103</a> <span class="preprocessor">#define TIMER_TBPR_TBPSRH_M     0x0000FF00  // GPTM Timer B Prescale High Byte</span>
<a name="l05104"></a><a class="code" href="tm4c123gh6pm_8h.html#a7159a0e52bb18297254d72e49e665eac">05104</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPR_TBPSR_M      0x000000FF  // GPTM Timer B Prescale</span>
<a name="l05105"></a><a class="code" href="tm4c123gh6pm_8h.html#ab99775dcebf938df7574cf9ad726b6f0">05105</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPR_TBPSRH_S     8</span>
<a name="l05106"></a><a class="code" href="tm4c123gh6pm_8h.html#aa92ce5a871f30e05613fcda22e21eec0">05106</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPR_TBPSR_S      0</span>
<a name="l05107"></a>05107 <span class="preprocessor"></span>
<a name="l05108"></a>05108 <span class="comment">//*****************************************************************************</span>
<a name="l05109"></a>05109 <span class="comment">//</span>
<a name="l05110"></a>05110 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPMR register.</span>
<a name="l05111"></a>05111 <span class="comment">//</span>
<a name="l05112"></a>05112 <span class="comment">//*****************************************************************************</span>
<a name="l05113"></a><a class="code" href="tm4c123gh6pm_8h.html#af4ab61c6d1eca5a850e941c211b48185">05113</a> <span class="preprocessor">#define TIMER_TAPMR_TAPSMRH_M   0x0000FF00  // GPTM Timer A Prescale Match High</span>
<a name="l05114"></a>05114 <span class="preprocessor"></span>                                            <span class="comment">// Byte</span>
<a name="l05115"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a4127d38872793d9a45c35edfbe467c">05115</a> <span class="preprocessor">#define TIMER_TAPMR_TAPSMR_M    0x000000FF  // GPTM TimerA Prescale Match</span>
<a name="l05116"></a><a class="code" href="tm4c123gh6pm_8h.html#af1aefe0784ec5c0a65794b99eb66c3d7">05116</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPMR_TAPSMRH_S   8</span>
<a name="l05117"></a><a class="code" href="tm4c123gh6pm_8h.html#a2279acc9059c5451d18e364f77e6812a">05117</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPMR_TAPSMR_S    0</span>
<a name="l05118"></a>05118 <span class="preprocessor"></span>
<a name="l05119"></a>05119 <span class="comment">//*****************************************************************************</span>
<a name="l05120"></a>05120 <span class="comment">//</span>
<a name="l05121"></a>05121 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPMR register.</span>
<a name="l05122"></a>05122 <span class="comment">//</span>
<a name="l05123"></a>05123 <span class="comment">//*****************************************************************************</span>
<a name="l05124"></a><a class="code" href="tm4c123gh6pm_8h.html#a065bc86de816a399d6e7232a4812d6e8">05124</a> <span class="preprocessor">#define TIMER_TBPMR_TBPSMRH_M   0x0000FF00  // GPTM Timer B Prescale Match High</span>
<a name="l05125"></a>05125 <span class="preprocessor"></span>                                            <span class="comment">// Byte</span>
<a name="l05126"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f4dd33d3fa991baebbccb4d843d91a1">05126</a> <span class="preprocessor">#define TIMER_TBPMR_TBPSMR_M    0x000000FF  // GPTM TimerB Prescale Match</span>
<a name="l05127"></a><a class="code" href="tm4c123gh6pm_8h.html#a8177792576cc9eabcf93581548d12a8e">05127</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPMR_TBPSMRH_S   8</span>
<a name="l05128"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1ae13ae71b05e358e7c3aab2c80950c">05128</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPMR_TBPSMR_S    0</span>
<a name="l05129"></a>05129 <span class="preprocessor"></span>
<a name="l05130"></a>05130 <span class="comment">//*****************************************************************************</span>
<a name="l05131"></a>05131 <span class="comment">//</span>
<a name="l05132"></a>05132 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAR register.</span>
<a name="l05133"></a>05133 <span class="comment">//</span>
<a name="l05134"></a>05134 <span class="comment">//*****************************************************************************</span>
<a name="l05135"></a><a class="code" href="tm4c123gh6pm_8h.html#a55e5dffdd4dd3de36622e8bc9682bf40">05135</a> <span class="preprocessor">#define TIMER_TAR_M             0xFFFFFFFF  // GPTM Timer A Register</span>
<a name="l05136"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ac644fdbc05a732e8020a4f73785e1e">05136</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAR_S             0</span>
<a name="l05137"></a>05137 <span class="preprocessor"></span>
<a name="l05138"></a>05138 <span class="comment">//*****************************************************************************</span>
<a name="l05139"></a>05139 <span class="comment">//</span>
<a name="l05140"></a>05140 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBR register.</span>
<a name="l05141"></a>05141 <span class="comment">//</span>
<a name="l05142"></a>05142 <span class="comment">//*****************************************************************************</span>
<a name="l05143"></a><a class="code" href="tm4c123gh6pm_8h.html#aea9c74f7d5bc8d1b7c5c82c011d1f395">05143</a> <span class="preprocessor">#define TIMER_TBR_M             0xFFFFFFFF  // GPTM Timer B Register</span>
<a name="l05144"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4e9c802fc984cbe8d183b789943ad47">05144</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBR_S             0</span>
<a name="l05145"></a>05145 <span class="preprocessor"></span>
<a name="l05146"></a>05146 <span class="comment">//*****************************************************************************</span>
<a name="l05147"></a>05147 <span class="comment">//</span>
<a name="l05148"></a>05148 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAV register.</span>
<a name="l05149"></a>05149 <span class="comment">//</span>
<a name="l05150"></a>05150 <span class="comment">//*****************************************************************************</span>
<a name="l05151"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cee2fd04a8d933be9c6e984ba353eaf">05151</a> <span class="preprocessor">#define TIMER_TAV_M             0xFFFFFFFF  // GPTM Timer A Value</span>
<a name="l05152"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4b752696688fbd4e6d66e858cace92b">05152</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAV_S             0</span>
<a name="l05153"></a>05153 <span class="preprocessor"></span>
<a name="l05154"></a>05154 <span class="comment">//*****************************************************************************</span>
<a name="l05155"></a>05155 <span class="comment">//</span>
<a name="l05156"></a>05156 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBV register.</span>
<a name="l05157"></a>05157 <span class="comment">//</span>
<a name="l05158"></a>05158 <span class="comment">//*****************************************************************************</span>
<a name="l05159"></a><a class="code" href="tm4c123gh6pm_8h.html#aced23cd6a993f36df2b2d3587b5176fd">05159</a> <span class="preprocessor">#define TIMER_TBV_M             0xFFFFFFFF  // GPTM Timer B Value</span>
<a name="l05160"></a><a class="code" href="tm4c123gh6pm_8h.html#ab99c13a84274243ebfd172f81e7b5263">05160</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBV_S             0</span>
<a name="l05161"></a>05161 <span class="preprocessor"></span>
<a name="l05162"></a>05162 <span class="comment">//*****************************************************************************</span>
<a name="l05163"></a>05163 <span class="comment">//</span>
<a name="l05164"></a>05164 <span class="comment">// The following are defines for the bit fields in the TIMER_O_RTCPD register.</span>
<a name="l05165"></a>05165 <span class="comment">//</span>
<a name="l05166"></a>05166 <span class="comment">//*****************************************************************************</span>
<a name="l05167"></a><a class="code" href="tm4c123gh6pm_8h.html#a57349228563c45304a25cfe8968fa6e0">05167</a> <span class="preprocessor">#define TIMER_RTCPD_RTCPD_M     0x0000FFFF  // RTC Predivide Counter Value</span>
<a name="l05168"></a><a class="code" href="tm4c123gh6pm_8h.html#adb707b4e194f4f54ad0778807c3feb3d">05168</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_RTCPD_RTCPD_S     0</span>
<a name="l05169"></a>05169 <span class="preprocessor"></span>
<a name="l05170"></a>05170 <span class="comment">//*****************************************************************************</span>
<a name="l05171"></a>05171 <span class="comment">//</span>
<a name="l05172"></a>05172 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPS register.</span>
<a name="l05173"></a>05173 <span class="comment">//</span>
<a name="l05174"></a>05174 <span class="comment">//*****************************************************************************</span>
<a name="l05175"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7d10222662f606e499520bf064e7faf">05175</a> <span class="preprocessor">#define TIMER_TAPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Snapshot</span>
<a name="l05176"></a><a class="code" href="tm4c123gh6pm_8h.html#a2116c8aed34e15d3c2d1ced6f06413dd">05176</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPS_PSS_S        0</span>
<a name="l05177"></a>05177 <span class="preprocessor"></span>
<a name="l05178"></a>05178 <span class="comment">//*****************************************************************************</span>
<a name="l05179"></a>05179 <span class="comment">//</span>
<a name="l05180"></a>05180 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPS register.</span>
<a name="l05181"></a>05181 <span class="comment">//</span>
<a name="l05182"></a>05182 <span class="comment">//*****************************************************************************</span>
<a name="l05183"></a><a class="code" href="tm4c123gh6pm_8h.html#aface60c10b799bdb60fae020844a4cfc">05183</a> <span class="preprocessor">#define TIMER_TBPS_PSS_M        0x0000FFFF  // GPTM Timer A Prescaler Value</span>
<a name="l05184"></a><a class="code" href="tm4c123gh6pm_8h.html#a48fe44e823d1b12a446195c7e7dc009e">05184</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPS_PSS_S        0</span>
<a name="l05185"></a>05185 <span class="preprocessor"></span>
<a name="l05186"></a>05186 <span class="comment">//*****************************************************************************</span>
<a name="l05187"></a>05187 <span class="comment">//</span>
<a name="l05188"></a>05188 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPV register.</span>
<a name="l05189"></a>05189 <span class="comment">//</span>
<a name="l05190"></a>05190 <span class="comment">//*****************************************************************************</span>
<a name="l05191"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1a06392bb959d0e2b7c2b73e05fb547">05191</a> <span class="preprocessor">#define TIMER_TAPV_PSV_M        0x0000FFFF  // GPTM Timer A Prescaler Value</span>
<a name="l05192"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b6bb654f65d63a319b668ef9ab19d17">05192</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TAPV_PSV_S        0</span>
<a name="l05193"></a>05193 <span class="preprocessor"></span>
<a name="l05194"></a>05194 <span class="comment">//*****************************************************************************</span>
<a name="l05195"></a>05195 <span class="comment">//</span>
<a name="l05196"></a>05196 <span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPV register.</span>
<a name="l05197"></a>05197 <span class="comment">//</span>
<a name="l05198"></a>05198 <span class="comment">//*****************************************************************************</span>
<a name="l05199"></a><a class="code" href="tm4c123gh6pm_8h.html#a8099a57400cfb3f09487c0a8d7460c4a">05199</a> <span class="preprocessor">#define TIMER_TBPV_PSV_M        0x0000FFFF  // GPTM Timer B Prescaler Value</span>
<a name="l05200"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b2baf660cc46640df0258b6acc644f4">05200</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_TBPV_PSV_S        0</span>
<a name="l05201"></a>05201 <span class="preprocessor"></span>
<a name="l05202"></a>05202 <span class="comment">//*****************************************************************************</span>
<a name="l05203"></a>05203 <span class="comment">//</span>
<a name="l05204"></a>05204 <span class="comment">// The following are defines for the bit fields in the TIMER_O_PP register.</span>
<a name="l05205"></a>05205 <span class="comment">//</span>
<a name="l05206"></a>05206 <span class="comment">//*****************************************************************************</span>
<a name="l05207"></a><a class="code" href="tm4c123gh6pm_8h.html#a923fc2799ed62178ef53a62500523dc2">05207</a> <span class="preprocessor">#define TIMER_PP_SIZE_M         0x0000000F  // Count Size</span>
<a name="l05208"></a><a class="code" href="tm4c123gh6pm_8h.html#a76e49484a1857dcc29ff752e94c38c88">05208</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER_PP_SIZE_16        0x00000000  // Timer A and Timer B counters are</span>
<a name="l05209"></a>05209 <span class="preprocessor"></span>                                            <span class="comment">// 16 bits each with an 8-bit</span>
<a name="l05210"></a>05210                                             <span class="comment">// prescale counter</span>
<a name="l05211"></a><a class="code" href="tm4c123gh6pm_8h.html#acf733d45012de427bf9d2b135dbc2955">05211</a> <span class="preprocessor">#define TIMER_PP_SIZE_32        0x00000001  // Timer A and Timer B counters are</span>
<a name="l05212"></a>05212 <span class="preprocessor"></span>                                            <span class="comment">// 32 bits each with a 16-bit</span>
<a name="l05213"></a>05213                                             <span class="comment">// prescale counter</span>
<a name="l05214"></a>05214 
<a name="l05215"></a>05215 <span class="comment">//*****************************************************************************</span>
<a name="l05216"></a>05216 <span class="comment">//</span>
<a name="l05217"></a>05217 <span class="comment">// The following are defines for the bit fields in the ADC_O_ACTSS register.</span>
<a name="l05218"></a>05218 <span class="comment">//</span>
<a name="l05219"></a>05219 <span class="comment">//*****************************************************************************</span>
<a name="l05220"></a><a class="code" href="tm4c123gh6pm_8h.html#a104dd7eeed4daacccc94e6f59cb572cd">05220</a> <span class="preprocessor">#define ADC_ACTSS_BUSY          0x00010000  // ADC Busy</span>
<a name="l05221"></a><a class="code" href="tm4c123gh6pm_8h.html#a57501dc5f75a4b7ac67eb93659e8b653">05221</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  // ADC SS3 Enable</span>
<a name="l05222"></a><a class="code" href="tm4c123gh6pm_8h.html#a41315999b15779b7c967f2f97f82f4b6">05222</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  // ADC SS2 Enable</span>
<a name="l05223"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d">05223</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  // ADC SS1 Enable</span>
<a name="l05224"></a><a class="code" href="tm4c123gh6pm_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572">05224</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  // ADC SS0 Enable</span>
<a name="l05225"></a>05225 <span class="preprocessor"></span>
<a name="l05226"></a>05226 <span class="comment">//*****************************************************************************</span>
<a name="l05227"></a>05227 <span class="comment">//</span>
<a name="l05228"></a>05228 <span class="comment">// The following are defines for the bit fields in the ADC_O_RIS register.</span>
<a name="l05229"></a>05229 <span class="comment">//</span>
<a name="l05230"></a>05230 <span class="comment">//*****************************************************************************</span>
<a name="l05231"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d295a23016df3e7dcc44d6d78e8e872">05231</a> <span class="preprocessor">#define ADC_RIS_INRDC           0x00010000  // Digital Comparator Raw Interrupt</span>
<a name="l05232"></a>05232 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l05233"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4">05233</a> <span class="preprocessor">#define ADC_RIS_INR3            0x00000008  // SS3 Raw Interrupt Status</span>
<a name="l05234"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa9e94d937dbc117c143c2aafb127359">05234</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR2            0x00000004  // SS2 Raw Interrupt Status</span>
<a name="l05235"></a><a class="code" href="tm4c123gh6pm_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b">05235</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR1            0x00000002  // SS1 Raw Interrupt Status</span>
<a name="l05236"></a><a class="code" href="tm4c123gh6pm_8h.html#aec2481b9859bb10ecd7004122f378fd0">05236</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_RIS_INR0            0x00000001  // SS0 Raw Interrupt Status</span>
<a name="l05237"></a>05237 <span class="preprocessor"></span>
<a name="l05238"></a>05238 <span class="comment">//*****************************************************************************</span>
<a name="l05239"></a>05239 <span class="comment">//</span>
<a name="l05240"></a>05240 <span class="comment">// The following are defines for the bit fields in the ADC_O_IM register.</span>
<a name="l05241"></a>05241 <span class="comment">//</span>
<a name="l05242"></a>05242 <span class="comment">//*****************************************************************************</span>
<a name="l05243"></a><a class="code" href="tm4c123gh6pm_8h.html#a013d9acc90af7479df3016ceb5598423">05243</a> <span class="preprocessor">#define ADC_IM_DCONSS3          0x00080000  // Digital Comparator Interrupt on</span>
<a name="l05244"></a>05244 <span class="preprocessor"></span>                                            <span class="comment">// SS3</span>
<a name="l05245"></a><a class="code" href="tm4c123gh6pm_8h.html#acb6ef86d326308c70c14dff5d3395b50">05245</a> <span class="preprocessor">#define ADC_IM_DCONSS2          0x00040000  // Digital Comparator Interrupt on</span>
<a name="l05246"></a>05246 <span class="preprocessor"></span>                                            <span class="comment">// SS2</span>
<a name="l05247"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9c515d102629e9a96a580df3e19ae27">05247</a> <span class="preprocessor">#define ADC_IM_DCONSS1          0x00020000  // Digital Comparator Interrupt on</span>
<a name="l05248"></a>05248 <span class="preprocessor"></span>                                            <span class="comment">// SS1</span>
<a name="l05249"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ed6a2b2cf0126ae5f420aaf8e94b940">05249</a> <span class="preprocessor">#define ADC_IM_DCONSS0          0x00010000  // Digital Comparator Interrupt on</span>
<a name="l05250"></a>05250 <span class="preprocessor"></span>                                            <span class="comment">// SS0</span>
<a name="l05251"></a><a class="code" href="tm4c123gh6pm_8h.html#a05240dedc282984b4ab3628c772529ee">05251</a> <span class="preprocessor">#define ADC_IM_MASK3            0x00000008  // SS3 Interrupt Mask</span>
<a name="l05252"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805">05252</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK2            0x00000004  // SS2 Interrupt Mask</span>
<a name="l05253"></a><a class="code" href="tm4c123gh6pm_8h.html#afe2823471d829ca75d381ec2ac9ac19b">05253</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK1            0x00000002  // SS1 Interrupt Mask</span>
<a name="l05254"></a><a class="code" href="tm4c123gh6pm_8h.html#aa03919c3402de9f11cb8c421e0a259c3">05254</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_IM_MASK0            0x00000001  // SS0 Interrupt Mask</span>
<a name="l05255"></a>05255 <span class="preprocessor"></span>
<a name="l05256"></a>05256 <span class="comment">//*****************************************************************************</span>
<a name="l05257"></a>05257 <span class="comment">//</span>
<a name="l05258"></a>05258 <span class="comment">// The following are defines for the bit fields in the ADC_O_ISC register.</span>
<a name="l05259"></a>05259 <span class="comment">//</span>
<a name="l05260"></a>05260 <span class="comment">//*****************************************************************************</span>
<a name="l05261"></a><a class="code" href="tm4c123gh6pm_8h.html#a7802e3066406dbfb3b759de974bf8308">05261</a> <span class="preprocessor">#define ADC_ISC_DCINSS3         0x00080000  // Digital Comparator Interrupt</span>
<a name="l05262"></a>05262 <span class="preprocessor"></span>                                            <span class="comment">// Status on SS3</span>
<a name="l05263"></a><a class="code" href="tm4c123gh6pm_8h.html#a09ded188c8cf5278149be66019c3f9cc">05263</a> <span class="preprocessor">#define ADC_ISC_DCINSS2         0x00040000  // Digital Comparator Interrupt</span>
<a name="l05264"></a>05264 <span class="preprocessor"></span>                                            <span class="comment">// Status on SS2</span>
<a name="l05265"></a><a class="code" href="tm4c123gh6pm_8h.html#af270dff6e90c5c021a7a8d083f04b12e">05265</a> <span class="preprocessor">#define ADC_ISC_DCINSS1         0x00020000  // Digital Comparator Interrupt</span>
<a name="l05266"></a>05266 <span class="preprocessor"></span>                                            <span class="comment">// Status on SS1</span>
<a name="l05267"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c4d152f4061e163c045bd9224e64544">05267</a> <span class="preprocessor">#define ADC_ISC_DCINSS0         0x00010000  // Digital Comparator Interrupt</span>
<a name="l05268"></a>05268 <span class="preprocessor"></span>                                            <span class="comment">// Status on SS0</span>
<a name="l05269"></a><a class="code" href="tm4c123gh6pm_8h.html#adede8f3f323916bd34c086011f49ade6">05269</a> <span class="preprocessor">#define ADC_ISC_IN3             0x00000008  // SS3 Interrupt Status and Clear</span>
<a name="l05270"></a><a class="code" href="tm4c123gh6pm_8h.html#a3abb7a05b30c00706e9f69fb41afb821">05270</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN2             0x00000004  // SS2 Interrupt Status and Clear</span>
<a name="l05271"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09">05271</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN1             0x00000002  // SS1 Interrupt Status and Clear</span>
<a name="l05272"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5">05272</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_ISC_IN0             0x00000001  // SS0 Interrupt Status and Clear</span>
<a name="l05273"></a>05273 <span class="preprocessor"></span>
<a name="l05274"></a>05274 <span class="comment">//*****************************************************************************</span>
<a name="l05275"></a>05275 <span class="comment">//</span>
<a name="l05276"></a>05276 <span class="comment">// The following are defines for the bit fields in the ADC_O_OSTAT register.</span>
<a name="l05277"></a>05277 <span class="comment">//</span>
<a name="l05278"></a>05278 <span class="comment">//*****************************************************************************</span>
<a name="l05279"></a><a class="code" href="tm4c123gh6pm_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571">05279</a> <span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  // SS3 FIFO Overflow</span>
<a name="l05280"></a><a class="code" href="tm4c123gh6pm_8h.html#adc625e027f4b17e9a30394ff76bb29f3">05280</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  // SS2 FIFO Overflow</span>
<a name="l05281"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8023bc342a2276d2d5110f3a70cb130">05281</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  // SS1 FIFO Overflow</span>
<a name="l05282"></a><a class="code" href="tm4c123gh6pm_8h.html#aeeeafd983e156a5a81b50ce3ff45718a">05282</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  // SS0 FIFO Overflow</span>
<a name="l05283"></a>05283 <span class="preprocessor"></span>
<a name="l05284"></a>05284 <span class="comment">//*****************************************************************************</span>
<a name="l05285"></a>05285 <span class="comment">//</span>
<a name="l05286"></a>05286 <span class="comment">// The following are defines for the bit fields in the ADC_O_EMUX register.</span>
<a name="l05287"></a>05287 <span class="comment">//</span>
<a name="l05288"></a>05288 <span class="comment">//*****************************************************************************</span>
<a name="l05289"></a><a class="code" href="tm4c123gh6pm_8h.html#a738add33473db577eb24b39ee8a414d7">05289</a> <span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  // SS3 Trigger Select</span>
<a name="l05290"></a><a class="code" href="tm4c123gh6pm_8h.html#a241199f49021faa07af1c50fda3e6c64">05290</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  // Processor (default)</span>
<a name="l05291"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8">05291</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  // Analog Comparator 0</span>
<a name="l05292"></a><a class="code" href="tm4c123gh6pm_8h.html#aec6c8ead25955af79ddc8531a5001d2b">05292</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  // Analog Comparator 1</span>
<a name="l05293"></a><a class="code" href="tm4c123gh6pm_8h.html#a781e678889cc6e179273adfe6742b3b2">05293</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  // External (GPIO Pins)</span>
<a name="l05294"></a><a class="code" href="tm4c123gh6pm_8h.html#ae64c458968d65517dbf764bd015af17a">05294</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  // Timer</span>
<a name="l05295"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d38a071c1cec265dcf425b8e3c65e3f">05295</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM0       0x00006000  // PWM generator 0</span>
<a name="l05296"></a><a class="code" href="tm4c123gh6pm_8h.html#a50af3c226e4f69a184de354b8e54be25">05296</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM1       0x00007000  // PWM generator 1</span>
<a name="l05297"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0aa7fe50a04b101d43caef8c7e7d8e0">05297</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM2       0x00008000  // PWM generator 2</span>
<a name="l05298"></a><a class="code" href="tm4c123gh6pm_8h.html#a00507f7e5e021546d6ebb7830917e9a7">05298</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM3       0x00009000  // PWM generator 3</span>
<a name="l05299"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ecaed0dfc774c13fbac0110b098de7b">05299</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  // Always (continuously sample)</span>
<a name="l05300"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4">05300</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  // SS2 Trigger Select</span>
<a name="l05301"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf687317ea79ff1a15acdad7cb4290ce">05301</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  // Processor (default)</span>
<a name="l05302"></a><a class="code" href="tm4c123gh6pm_8h.html#aeccc31752393a217046e012b4721b0b3">05302</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  // Analog Comparator 0</span>
<a name="l05303"></a><a class="code" href="tm4c123gh6pm_8h.html#abd850f76614051b8c419cc4d22caca43">05303</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  // Analog Comparator 1</span>
<a name="l05304"></a><a class="code" href="tm4c123gh6pm_8h.html#a61d049c1b7b997340a9cf814ea084e2a">05304</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  // External (GPIO Pins)</span>
<a name="l05305"></a><a class="code" href="tm4c123gh6pm_8h.html#a34ec0189aa90f7088408d73c901ae8f9">05305</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  // Timer</span>
<a name="l05306"></a><a class="code" href="tm4c123gh6pm_8h.html#a0842cbb265ac7e3f1c7b4025996c2531">05306</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM0       0x00000600  // PWM generator 0</span>
<a name="l05307"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e7bc3b371522c216be9c0f31d03e0eb">05307</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM1       0x00000700  // PWM generator 1</span>
<a name="l05308"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1bbd65f5a11fbe89fc7d9b1eb8fb015">05308</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM2       0x00000800  // PWM generator 2</span>
<a name="l05309"></a><a class="code" href="tm4c123gh6pm_8h.html#a27411cfd7cc0406401a8bda509c1dd0f">05309</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM3       0x00000900  // PWM generator 3</span>
<a name="l05310"></a><a class="code" href="tm4c123gh6pm_8h.html#a75e996c3ff19f60cfb96fea863bb041c">05310</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  // Always (continuously sample)</span>
<a name="l05311"></a><a class="code" href="tm4c123gh6pm_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26">05311</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  // SS1 Trigger Select</span>
<a name="l05312"></a><a class="code" href="tm4c123gh6pm_8h.html#a2798c7cfd4af7693cdf0e618910ebde1">05312</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  // Processor (default)</span>
<a name="l05313"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0abfc6781825a5138755352961ef999">05313</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  // Analog Comparator 0</span>
<a name="l05314"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a45c335986cfc3eab1e7430d0e732c9">05314</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  // Analog Comparator 1</span>
<a name="l05315"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c957e54360aa3838384286b504d4111">05315</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  // External (GPIO Pins)</span>
<a name="l05316"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e49e1d71ea6a251498f413c339b374a">05316</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  // Timer</span>
<a name="l05317"></a><a class="code" href="tm4c123gh6pm_8h.html#a52f42e66d1f56e48e5e59f59a6df3957">05317</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM0       0x00000060  // PWM generator 0</span>
<a name="l05318"></a><a class="code" href="tm4c123gh6pm_8h.html#aa34ec9453449e96b1f3587e92b18e222">05318</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM1       0x00000070  // PWM generator 1</span>
<a name="l05319"></a><a class="code" href="tm4c123gh6pm_8h.html#aeee9338502ebe5a5ec9590d91f96b31b">05319</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM2       0x00000080  // PWM generator 2</span>
<a name="l05320"></a><a class="code" href="tm4c123gh6pm_8h.html#ab558091048e3c9c0c46e71520e8a891a">05320</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM3       0x00000090  // PWM generator 3</span>
<a name="l05321"></a><a class="code" href="tm4c123gh6pm_8h.html#a164d243db0ac18c627a7d4c5273f2a17">05321</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  // Always (continuously sample)</span>
<a name="l05322"></a><a class="code" href="tm4c123gh6pm_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477">05322</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  // SS0 Trigger Select</span>
<a name="l05323"></a><a class="code" href="tm4c123gh6pm_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2">05323</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  // Processor (default)</span>
<a name="l05324"></a><a class="code" href="tm4c123gh6pm_8h.html#ae507f022091a7611dae93ee503b63f72">05324</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  // Analog Comparator 0</span>
<a name="l05325"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c7465c66f2498958153f3c9267ae5f2">05325</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  // Analog Comparator 1</span>
<a name="l05326"></a><a class="code" href="tm4c123gh6pm_8h.html#a71aaf62712bf14ec8217a90caf4b631c">05326</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  // External (GPIO Pins)</span>
<a name="l05327"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6">05327</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  // Timer</span>
<a name="l05328"></a><a class="code" href="tm4c123gh6pm_8h.html#a2217f15ac0edcc5f60a894e22663946e">05328</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM0       0x00000006  // PWM generator 0</span>
<a name="l05329"></a><a class="code" href="tm4c123gh6pm_8h.html#a9662aa8be7792bef0939eabb1e585628">05329</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM1       0x00000007  // PWM generator 1</span>
<a name="l05330"></a><a class="code" href="tm4c123gh6pm_8h.html#a155fb9b7e4ba8fcd7f0a3158d00b4345">05330</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM2       0x00000008  // PWM generator 2</span>
<a name="l05331"></a><a class="code" href="tm4c123gh6pm_8h.html#a7aa587c00e874d1011fe0167e63e73bc">05331</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM3       0x00000009  // PWM generator 3</span>
<a name="l05332"></a><a class="code" href="tm4c123gh6pm_8h.html#aaaa70bbbc766ee0e21135f2f12b794da">05332</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  // Always (continuously sample)</span>
<a name="l05333"></a>05333 <span class="preprocessor"></span>
<a name="l05334"></a>05334 <span class="comment">//*****************************************************************************</span>
<a name="l05335"></a>05335 <span class="comment">//</span>
<a name="l05336"></a>05336 <span class="comment">// The following are defines for the bit fields in the ADC_O_USTAT register.</span>
<a name="l05337"></a>05337 <span class="comment">//</span>
<a name="l05338"></a>05338 <span class="comment">//*****************************************************************************</span>
<a name="l05339"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d28a1d0291e2f3eebed5868d262f411">05339</a> <span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  // SS3 FIFO Underflow</span>
<a name="l05340"></a><a class="code" href="tm4c123gh6pm_8h.html#a1858a29a0623f8406c51be645a3b660b">05340</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  // SS2 FIFO Underflow</span>
<a name="l05341"></a><a class="code" href="tm4c123gh6pm_8h.html#abfc603e22fd4c198c54a2215f22007f9">05341</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  // SS1 FIFO Underflow</span>
<a name="l05342"></a><a class="code" href="tm4c123gh6pm_8h.html#a316cce6e41e4f884adf6b94c4e4bae84">05342</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  // SS0 FIFO Underflow</span>
<a name="l05343"></a>05343 <span class="preprocessor"></span>
<a name="l05344"></a>05344 <span class="comment">//*****************************************************************************</span>
<a name="l05345"></a>05345 <span class="comment">//</span>
<a name="l05346"></a>05346 <span class="comment">// The following are defines for the bit fields in the ADC_O_TSSEL register.</span>
<a name="l05347"></a>05347 <span class="comment">//</span>
<a name="l05348"></a>05348 <span class="comment">//*****************************************************************************</span>
<a name="l05349"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e047f370a8c59dbb9bb2c5d8f5ff939">05349</a> <span class="preprocessor">#define ADC_TSSEL_PS3_M         0x30000000  // Generator 3 PWM Module Trigger</span>
<a name="l05350"></a>05350 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05351"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c74654ec572a19a879d7c7dfa2efa31">05351</a> <span class="preprocessor">#define ADC_TSSEL_PS3_0         0x00000000  // Use Generator 3 (and its</span>
<a name="l05352"></a>05352 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 0</span>
<a name="l05353"></a><a class="code" href="tm4c123gh6pm_8h.html#a03a058c46834569b2adaba2ec80cf403">05353</a> <span class="preprocessor">#define ADC_TSSEL_PS3_1         0x10000000  // Use Generator 3 (and its</span>
<a name="l05354"></a>05354 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 1</span>
<a name="l05355"></a><a class="code" href="tm4c123gh6pm_8h.html#aef224c5f4eda2c02b2e5982f04ed23c3">05355</a> <span class="preprocessor">#define ADC_TSSEL_PS2_M         0x00300000  // Generator 2 PWM Module Trigger</span>
<a name="l05356"></a>05356 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05357"></a><a class="code" href="tm4c123gh6pm_8h.html#abbe6de5a48e484969aa9bde9d9536d13">05357</a> <span class="preprocessor">#define ADC_TSSEL_PS2_0         0x00000000  // Use Generator 2 (and its</span>
<a name="l05358"></a>05358 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 0</span>
<a name="l05359"></a><a class="code" href="tm4c123gh6pm_8h.html#a48a80d0dfef9e8fddaf23b05c7ed72cc">05359</a> <span class="preprocessor">#define ADC_TSSEL_PS2_1         0x00100000  // Use Generator 2 (and its</span>
<a name="l05360"></a>05360 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 1</span>
<a name="l05361"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f851975c0d797e94c1787fcba3b5b26">05361</a> <span class="preprocessor">#define ADC_TSSEL_PS1_M         0x00003000  // Generator 1 PWM Module Trigger</span>
<a name="l05362"></a>05362 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05363"></a><a class="code" href="tm4c123gh6pm_8h.html#ada51b67edbfd35957537dbb4009a3b9f">05363</a> <span class="preprocessor">#define ADC_TSSEL_PS1_0         0x00000000  // Use Generator 1 (and its</span>
<a name="l05364"></a>05364 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 0</span>
<a name="l05365"></a><a class="code" href="tm4c123gh6pm_8h.html#a8913bf917cc825ddda6f7eab9343d57e">05365</a> <span class="preprocessor">#define ADC_TSSEL_PS1_1         0x00001000  // Use Generator 1 (and its</span>
<a name="l05366"></a>05366 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 1</span>
<a name="l05367"></a><a class="code" href="tm4c123gh6pm_8h.html#a62e759e45bcb771f07d59de4fa2efe24">05367</a> <span class="preprocessor">#define ADC_TSSEL_PS0_M         0x00000030  // Generator 0 PWM Module Trigger</span>
<a name="l05368"></a>05368 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05369"></a><a class="code" href="tm4c123gh6pm_8h.html#a624f695ba9eff2790237030e95d347cd">05369</a> <span class="preprocessor">#define ADC_TSSEL_PS0_0         0x00000000  // Use Generator 0 (and its</span>
<a name="l05370"></a>05370 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 0</span>
<a name="l05371"></a><a class="code" href="tm4c123gh6pm_8h.html#a400ddee8567005a69a845afa2b437c4a">05371</a> <span class="preprocessor">#define ADC_TSSEL_PS0_1         0x00000010  // Use Generator 0 (and its</span>
<a name="l05372"></a>05372 <span class="preprocessor"></span>                                            <span class="comment">// trigger) in PWM module 1</span>
<a name="l05373"></a>05373 
<a name="l05374"></a>05374 <span class="comment">//*****************************************************************************</span>
<a name="l05375"></a>05375 <span class="comment">//</span>
<a name="l05376"></a>05376 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSPRI register.</span>
<a name="l05377"></a>05377 <span class="comment">//</span>
<a name="l05378"></a>05378 <span class="comment">//*****************************************************************************</span>
<a name="l05379"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9">05379</a> <span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  // SS3 Priority</span>
<a name="l05380"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e02786cb663e8d074a224f9ceda9494">05380</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  // SS2 Priority</span>
<a name="l05381"></a><a class="code" href="tm4c123gh6pm_8h.html#afa80dea17e0d8e9bf413eed04df9873b">05381</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  // SS1 Priority</span>
<a name="l05382"></a><a class="code" href="tm4c123gh6pm_8h.html#a5de3019293400c939b10feee12a68833">05382</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  // SS0 Priority</span>
<a name="l05383"></a>05383 <span class="preprocessor"></span>
<a name="l05384"></a>05384 <span class="comment">//*****************************************************************************</span>
<a name="l05385"></a>05385 <span class="comment">//</span>
<a name="l05386"></a>05386 <span class="comment">// The following are defines for the bit fields in the ADC_O_SPC register.</span>
<a name="l05387"></a>05387 <span class="comment">//</span>
<a name="l05388"></a>05388 <span class="comment">//*****************************************************************************</span>
<a name="l05389"></a><a class="code" href="tm4c123gh6pm_8h.html#a744f3f7e4486b4bd3784d882e36debc5">05389</a> <span class="preprocessor">#define ADC_SPC_PHASE_M         0x0000000F  // Phase Difference</span>
<a name="l05390"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fde4834f2f0cfacb4456dec12444acf">05390</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_0         0x00000000  // ADC sample lags by 0.0</span>
<a name="l05391"></a><a class="code" href="tm4c123gh6pm_8h.html#a9044639624ec83d0bce4d3961e317537">05391</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_22_5      0x00000001  // ADC sample lags by 22.5</span>
<a name="l05392"></a><a class="code" href="tm4c123gh6pm_8h.html#a700a69c681274c431bde8a9535020076">05392</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_45        0x00000002  // ADC sample lags by 45.0</span>
<a name="l05393"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0f6b82fad45c6873ba1e0de3a71faa0">05393</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_67_5      0x00000003  // ADC sample lags by 67.5</span>
<a name="l05394"></a><a class="code" href="tm4c123gh6pm_8h.html#af1f80fbff098567ae2aa8600e2ff9859">05394</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_90        0x00000004  // ADC sample lags by 90.0</span>
<a name="l05395"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ede985ce220a20e142f1a042a9ff9af">05395</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_112_5     0x00000005  // ADC sample lags by 112.5</span>
<a name="l05396"></a><a class="code" href="tm4c123gh6pm_8h.html#acf5d1ef9b8b60e8e54e7b8e8ad299a01">05396</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_135       0x00000006  // ADC sample lags by 135.0</span>
<a name="l05397"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e45c4c7916c44aa365c96c9b2e18fb3">05397</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_157_5     0x00000007  // ADC sample lags by 157.5</span>
<a name="l05398"></a><a class="code" href="tm4c123gh6pm_8h.html#a39a33e36a41bc07a7f91d630fac8bc76">05398</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_180       0x00000008  // ADC sample lags by 180.0</span>
<a name="l05399"></a><a class="code" href="tm4c123gh6pm_8h.html#adea744f8af7884a69b31109f7113ba9f">05399</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_202_5     0x00000009  // ADC sample lags by 202.5</span>
<a name="l05400"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e93961090c5f8d9b1f6408be2561834">05400</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_225       0x0000000A  // ADC sample lags by 225.0</span>
<a name="l05401"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a0f2b9108268a76aca788d491ac55c1">05401</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_247_5     0x0000000B  // ADC sample lags by 247.5</span>
<a name="l05402"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1474ffbf91f729220329e0847614416">05402</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_270       0x0000000C  // ADC sample lags by 270.0</span>
<a name="l05403"></a><a class="code" href="tm4c123gh6pm_8h.html#a705c38c47108b9755d77ac57df834164">05403</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_292_5     0x0000000D  // ADC sample lags by 292.5</span>
<a name="l05404"></a><a class="code" href="tm4c123gh6pm_8h.html#a9107d14e9b68b89d1ddf1b296c5edbb1">05404</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_315       0x0000000E  // ADC sample lags by 315.0</span>
<a name="l05405"></a><a class="code" href="tm4c123gh6pm_8h.html#afd14eff3f1d4ef0fe7fe9acc621a3f37">05405</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SPC_PHASE_337_5     0x0000000F  // ADC sample lags by 337.5</span>
<a name="l05406"></a>05406 <span class="preprocessor"></span>
<a name="l05407"></a>05407 <span class="comment">//*****************************************************************************</span>
<a name="l05408"></a>05408 <span class="comment">//</span>
<a name="l05409"></a>05409 <span class="comment">// The following are defines for the bit fields in the ADC_O_PSSI register.</span>
<a name="l05410"></a>05410 <span class="comment">//</span>
<a name="l05411"></a>05411 <span class="comment">//*****************************************************************************</span>
<a name="l05412"></a><a class="code" href="tm4c123gh6pm_8h.html#af894955fc48ee3e0df449cf70fcca4ed">05412</a> <span class="preprocessor">#define ADC_PSSI_GSYNC          0x80000000  // Global Synchronize</span>
<a name="l05413"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b84557c4eedb4eb433562e75078421c">05413</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SYNCWAIT       0x08000000  // Synchronize Wait</span>
<a name="l05414"></a><a class="code" href="tm4c123gh6pm_8h.html#a07e457a22b37161161065d1ea9b9c725">05414</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  // SS3 Initiate</span>
<a name="l05415"></a><a class="code" href="tm4c123gh6pm_8h.html#a12c282299d33c90da12f00dcb8268be8">05415</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  // SS2 Initiate</span>
<a name="l05416"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cca90eae2ac60914536b948c2559f38">05416</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  // SS1 Initiate</span>
<a name="l05417"></a><a class="code" href="tm4c123gh6pm_8h.html#ac65a59f9a3d810bb36c8a815b4defabf">05417</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  // SS0 Initiate</span>
<a name="l05418"></a>05418 <span class="preprocessor"></span>
<a name="l05419"></a>05419 <span class="comment">//*****************************************************************************</span>
<a name="l05420"></a>05420 <span class="comment">//</span>
<a name="l05421"></a>05421 <span class="comment">// The following are defines for the bit fields in the ADC_O_SAC register.</span>
<a name="l05422"></a>05422 <span class="comment">//</span>
<a name="l05423"></a>05423 <span class="comment">//*****************************************************************************</span>
<a name="l05424"></a><a class="code" href="tm4c123gh6pm_8h.html#a054801088c25c5c28023f181b8262867">05424</a> <span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  // Hardware Averaging Control</span>
<a name="l05425"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c8e11b4c1ae884c91da0e987a824cae">05425</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  // No hardware oversampling</span>
<a name="l05426"></a><a class="code" href="tm4c123gh6pm_8h.html#a320815aaf70b1bd8f278bed849631dcf">05426</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  // 2x hardware oversampling</span>
<a name="l05427"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e962e3f749ebeab4ead0091a40a2746">05427</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  // 4x hardware oversampling</span>
<a name="l05428"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b662c258167ccbde04ecb8f61c5da5e">05428</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  // 8x hardware oversampling</span>
<a name="l05429"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0">05429</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  // 16x hardware oversampling</span>
<a name="l05430"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4642d42d45cbab2182bbd0da2c9716f">05430</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  // 32x hardware oversampling</span>
<a name="l05431"></a><a class="code" href="tm4c123gh6pm_8h.html#adcb4531152e39eb6a2a0f748fb39056f">05431</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  // 64x hardware oversampling</span>
<a name="l05432"></a>05432 <span class="preprocessor"></span>
<a name="l05433"></a>05433 <span class="comment">//*****************************************************************************</span>
<a name="l05434"></a>05434 <span class="comment">//</span>
<a name="l05435"></a>05435 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCISC register.</span>
<a name="l05436"></a>05436 <span class="comment">//</span>
<a name="l05437"></a>05437 <span class="comment">//*****************************************************************************</span>
<a name="l05438"></a><a class="code" href="tm4c123gh6pm_8h.html#afbd9e1266ba559b8b306a011f3ab7a67">05438</a> <span class="preprocessor">#define ADC_DCISC_DCINT7        0x00000080  // Digital Comparator 7 Interrupt</span>
<a name="l05439"></a>05439 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05440"></a><a class="code" href="tm4c123gh6pm_8h.html#a67769a22a804236a07ecdf387509646e">05440</a> <span class="preprocessor">#define ADC_DCISC_DCINT6        0x00000040  // Digital Comparator 6 Interrupt</span>
<a name="l05441"></a>05441 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05442"></a><a class="code" href="tm4c123gh6pm_8h.html#ade326d0576a9e124c84a09d2d1765842">05442</a> <span class="preprocessor">#define ADC_DCISC_DCINT5        0x00000020  // Digital Comparator 5 Interrupt</span>
<a name="l05443"></a>05443 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05444"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a5186b2ba56e9a9a20a4132f263d521">05444</a> <span class="preprocessor">#define ADC_DCISC_DCINT4        0x00000010  // Digital Comparator 4 Interrupt</span>
<a name="l05445"></a>05445 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05446"></a><a class="code" href="tm4c123gh6pm_8h.html#aff3289df524ec5d340b903f98c82615b">05446</a> <span class="preprocessor">#define ADC_DCISC_DCINT3        0x00000008  // Digital Comparator 3 Interrupt</span>
<a name="l05447"></a>05447 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05448"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d7ba35397db8dfb61c224b97c76a0c1">05448</a> <span class="preprocessor">#define ADC_DCISC_DCINT2        0x00000004  // Digital Comparator 2 Interrupt</span>
<a name="l05449"></a>05449 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05450"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1d765eaf3fc70df3ff83ebb688b2d2f">05450</a> <span class="preprocessor">#define ADC_DCISC_DCINT1        0x00000002  // Digital Comparator 1 Interrupt</span>
<a name="l05451"></a>05451 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05452"></a><a class="code" href="tm4c123gh6pm_8h.html#a964b433cf5bbe8a9cffe51e3f64d95ca">05452</a> <span class="preprocessor">#define ADC_DCISC_DCINT0        0x00000001  // Digital Comparator 0 Interrupt</span>
<a name="l05453"></a>05453 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l05454"></a>05454 
<a name="l05455"></a>05455 <span class="comment">//*****************************************************************************</span>
<a name="l05456"></a>05456 <span class="comment">//</span>
<a name="l05457"></a>05457 <span class="comment">// The following are defines for the bit fields in the ADC_O_CTL register.</span>
<a name="l05458"></a>05458 <span class="comment">//</span>
<a name="l05459"></a>05459 <span class="comment">//*****************************************************************************</span>
<a name="l05460"></a><a class="code" href="tm4c123gh6pm_8h.html#aac27af66a9bd5141917f92c44874db68">05460</a> <span class="preprocessor">#define ADC_CTL_DITHER          0x00000040  // Dither Mode Enable</span>
<a name="l05461"></a><a class="code" href="tm4c123gh6pm_8h.html#ac739cbc9dfa0629a7974d02f6565e193">05461</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CTL_VREF_M          0x00000001  // Voltage Reference Select</span>
<a name="l05462"></a><a class="code" href="tm4c123gh6pm_8h.html#af94ab82fbd35f5faf4b33271ba4053a9">05462</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CTL_VREF_INTERNAL   0x00000000  // VDDA and GNDA are the voltage</span>
<a name="l05463"></a>05463 <span class="preprocessor"></span>                                            <span class="comment">// references</span>
<a name="l05464"></a>05464 
<a name="l05465"></a>05465 <span class="comment">//*****************************************************************************</span>
<a name="l05466"></a>05466 <span class="comment">//</span>
<a name="l05467"></a>05467 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX0 register.</span>
<a name="l05468"></a>05468 <span class="comment">//</span>
<a name="l05469"></a>05469 <span class="comment">//*****************************************************************************</span>
<a name="l05470"></a><a class="code" href="tm4c123gh6pm_8h.html#a11dc6da824b08fabc597a68e4d9934bb">05470</a> <span class="preprocessor">#define ADC_SSMUX0_MUX7_M       0xF0000000  // 8th Sample Input Select</span>
<a name="l05471"></a><a class="code" href="tm4c123gh6pm_8h.html#a17ed0a15a6fd70e0a5167980c2ae6d78">05471</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_M       0x0F000000  // 7th Sample Input Select</span>
<a name="l05472"></a><a class="code" href="tm4c123gh6pm_8h.html#a970295329ad0ea0f5d4f539f0c48bfac">05472</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_M       0x00F00000  // 6th Sample Input Select</span>
<a name="l05473"></a><a class="code" href="tm4c123gh6pm_8h.html#aac2b3b2aaa118dcdb74142dadffd84d1">05473</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_M       0x000F0000  // 5th Sample Input Select</span>
<a name="l05474"></a><a class="code" href="tm4c123gh6pm_8h.html#add83b7267ad01fd8a95f47010e148236">05474</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_M       0x0000F000  // 4th Sample Input Select</span>
<a name="l05475"></a><a class="code" href="tm4c123gh6pm_8h.html#a544f05ef02909ee743beab05c5d0289b">05475</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_M       0x00000F00  // 3rd Sample Input Select</span>
<a name="l05476"></a><a class="code" href="tm4c123gh6pm_8h.html#aabe5b5cba633a830457a0deaf5699248">05476</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_M       0x000000F0  // 2nd Sample Input Select</span>
<a name="l05477"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a91df9e8b2f66346ba05b6a0d615b5b">05477</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_M       0x0000000F  // 1st Sample Input Select</span>
<a name="l05478"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4">05478</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span>
<a name="l05479"></a><a class="code" href="tm4c123gh6pm_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5">05479</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span>
<a name="l05480"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2e3f1bbb31f10df034580ae43939d05">05480</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span>
<a name="l05481"></a><a class="code" href="tm4c123gh6pm_8h.html#adcd46e2e0c2de7071abe38082504a7ad">05481</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span>
<a name="l05482"></a><a class="code" href="tm4c123gh6pm_8h.html#a303a731d0b329c57776805a39800de9a">05482</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span>
<a name="l05483"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5">05483</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span>
<a name="l05484"></a><a class="code" href="tm4c123gh6pm_8h.html#aac733de19d114c0b87ff75ec4bad5ab5">05484</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span>
<a name="l05485"></a><a class="code" href="tm4c123gh6pm_8h.html#af5327ca2e0a574e94b8c8231ffea71fc">05485</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span>
<a name="l05486"></a>05486 <span class="preprocessor"></span>
<a name="l05487"></a>05487 <span class="comment">//*****************************************************************************</span>
<a name="l05488"></a>05488 <span class="comment">//</span>
<a name="l05489"></a>05489 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL0 register.</span>
<a name="l05490"></a>05490 <span class="comment">//</span>
<a name="l05491"></a>05491 <span class="comment">//*****************************************************************************</span>
<a name="l05492"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3">05492</a> <span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  // 8th Sample Temp Sensor Select</span>
<a name="l05493"></a><a class="code" href="tm4c123gh6pm_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3">05493</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  // 8th Sample Interrupt Enable</span>
<a name="l05494"></a><a class="code" href="tm4c123gh6pm_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0">05494</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  // 8th Sample is End of Sequence</span>
<a name="l05495"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2d09ef05570cf1ea89ca036a663c026">05495</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  // 8th Sample Differential Input</span>
<a name="l05496"></a>05496 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05497"></a><a class="code" href="tm4c123gh6pm_8h.html#a66b0afdc851946b3bae3eb71e4e928e0">05497</a> <span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  // 7th Sample Temp Sensor Select</span>
<a name="l05498"></a><a class="code" href="tm4c123gh6pm_8h.html#afce1cf093a5b0aab39e0e27a912b89f0">05498</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  // 7th Sample Interrupt Enable</span>
<a name="l05499"></a><a class="code" href="tm4c123gh6pm_8h.html#a00d6e1c95b7a891622b0256013748e45">05499</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  // 7th Sample is End of Sequence</span>
<a name="l05500"></a><a class="code" href="tm4c123gh6pm_8h.html#ad60df449dd4ae54eae1de79f2c9a7420">05500</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  // 7th Sample Differential Input</span>
<a name="l05501"></a>05501 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05502"></a><a class="code" href="tm4c123gh6pm_8h.html#a78bfd86b2fc88c9af201c79b07418f66">05502</a> <span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  // 6th Sample Temp Sensor Select</span>
<a name="l05503"></a><a class="code" href="tm4c123gh6pm_8h.html#a6044ac87721cfc7e42e5c4c0df250685">05503</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  // 6th Sample Interrupt Enable</span>
<a name="l05504"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8051a2c0d825e318c96a11858a3ae42">05504</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  // 6th Sample is End of Sequence</span>
<a name="l05505"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7b497721b83d013facbc6e1b335a0ff">05505</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  // 6th Sample Differential Input</span>
<a name="l05506"></a>05506 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05507"></a><a class="code" href="tm4c123gh6pm_8h.html#aea6d63aa936d853e568d65e6710b59f7">05507</a> <span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  // 5th Sample Temp Sensor Select</span>
<a name="l05508"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b">05508</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  // 5th Sample Interrupt Enable</span>
<a name="l05509"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6">05509</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  // 5th Sample is End of Sequence</span>
<a name="l05510"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b195ec02bc19de8c4a66f827f013d8b">05510</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  // 5th Sample Differential Input</span>
<a name="l05511"></a>05511 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05512"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996">05512</a> <span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  // 4th Sample Temp Sensor Select</span>
<a name="l05513"></a><a class="code" href="tm4c123gh6pm_8h.html#a047c7b4c13ce73646195a77918bfa569">05513</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  // 4th Sample Interrupt Enable</span>
<a name="l05514"></a><a class="code" href="tm4c123gh6pm_8h.html#a3fde483d5087ce5a36de436b1bec6f92">05514</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  // 4th Sample is End of Sequence</span>
<a name="l05515"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6">05515</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  // 4th Sample Differential Input</span>
<a name="l05516"></a>05516 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05517"></a><a class="code" href="tm4c123gh6pm_8h.html#a3aeaf3712576d6a8f155f37184aa279a">05517</a> <span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span>
<a name="l05518"></a><a class="code" href="tm4c123gh6pm_8h.html#aefe886822e091d99c579ef1aad5c4109">05518</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  // 3rd Sample Interrupt Enable</span>
<a name="l05519"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ea3ebc699ff6e161404e86f33650310">05519</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  // 3rd Sample is End of Sequence</span>
<a name="l05520"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8">05520</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  // 3rd Sample Differential Input</span>
<a name="l05521"></a>05521 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05522"></a><a class="code" href="tm4c123gh6pm_8h.html#a99000d1eacbf6af4894bd5da5001e1a2">05522</a> <span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span>
<a name="l05523"></a><a class="code" href="tm4c123gh6pm_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d">05523</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  // 2nd Sample Interrupt Enable</span>
<a name="l05524"></a><a class="code" href="tm4c123gh6pm_8h.html#a91d63d8adaf350b333e74b88a57ef5df">05524</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  // 2nd Sample is End of Sequence</span>
<a name="l05525"></a><a class="code" href="tm4c123gh6pm_8h.html#aabbd75fa28b51463fb078507dc18e0d2">05525</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  // 2nd Sample Differential Input</span>
<a name="l05526"></a>05526 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05527"></a><a class="code" href="tm4c123gh6pm_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a">05527</a> <span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  // 1st Sample Temp Sensor Select</span>
<a name="l05528"></a><a class="code" href="tm4c123gh6pm_8h.html#ad731d642439c71512017618c628d8109">05528</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  // 1st Sample Interrupt Enable</span>
<a name="l05529"></a><a class="code" href="tm4c123gh6pm_8h.html#a3338e9775ca333a5edbd3c937068923f">05529</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  // 1st Sample is End of Sequence</span>
<a name="l05530"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d8cbddf7ca114feff450e2e608274d0">05530</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  // 1st Sample Differential Input</span>
<a name="l05531"></a>05531 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05532"></a>05532 
<a name="l05533"></a>05533 <span class="comment">//*****************************************************************************</span>
<a name="l05534"></a>05534 <span class="comment">//</span>
<a name="l05535"></a>05535 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO0 register.</span>
<a name="l05536"></a>05536 <span class="comment">//</span>
<a name="l05537"></a>05537 <span class="comment">//*****************************************************************************</span>
<a name="l05538"></a><a class="code" href="tm4c123gh6pm_8h.html#a1deee13435e2ce4cb4b46c8475cccacb">05538</a> <span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x00000FFF  // Conversion Result Data</span>
<a name="l05539"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f5088b0e35a21674fad854b03ed7375">05539</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span>
<a name="l05540"></a>05540 <span class="preprocessor"></span>
<a name="l05541"></a>05541 <span class="comment">//*****************************************************************************</span>
<a name="l05542"></a>05542 <span class="comment">//</span>
<a name="l05543"></a>05543 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.</span>
<a name="l05544"></a>05544 <span class="comment">//</span>
<a name="l05545"></a>05545 <span class="comment">//*****************************************************************************</span>
<a name="l05546"></a><a class="code" href="tm4c123gh6pm_8h.html#afecffae70830598db958ccb3b579f885">05546</a> <span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  // FIFO Full</span>
<a name="l05547"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2">05547</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  // FIFO Empty</span>
<a name="l05548"></a><a class="code" href="tm4c123gh6pm_8h.html#a26e6af061835fa082ceb94545577280e">05548</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  // FIFO Head Pointer</span>
<a name="l05549"></a><a class="code" href="tm4c123gh6pm_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c">05549</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  // FIFO Tail Pointer</span>
<a name="l05550"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e">05550</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span>
<a name="l05551"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb">05551</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span>
<a name="l05552"></a>05552 <span class="preprocessor"></span>
<a name="l05553"></a>05553 <span class="comment">//*****************************************************************************</span>
<a name="l05554"></a>05554 <span class="comment">//</span>
<a name="l05555"></a>05555 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP0 register.</span>
<a name="l05556"></a>05556 <span class="comment">//</span>
<a name="l05557"></a>05557 <span class="comment">//*****************************************************************************</span>
<a name="l05558"></a><a class="code" href="tm4c123gh6pm_8h.html#a11a760f0368374291d55cbdf75a9d54b">05558</a> <span class="preprocessor">#define ADC_SSOP0_S7DCOP        0x10000000  // Sample 7 Digital Comparator</span>
<a name="l05559"></a>05559 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05560"></a><a class="code" href="tm4c123gh6pm_8h.html#a193372ac552dac83c493040f82584f6c">05560</a> <span class="preprocessor">#define ADC_SSOP0_S6DCOP        0x01000000  // Sample 6 Digital Comparator</span>
<a name="l05561"></a>05561 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05562"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f089de38811c8a7dd5186b409ca9662">05562</a> <span class="preprocessor">#define ADC_SSOP0_S5DCOP        0x00100000  // Sample 5 Digital Comparator</span>
<a name="l05563"></a>05563 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05564"></a><a class="code" href="tm4c123gh6pm_8h.html#ae414da1a6370f463501f2dbdf751c6c0">05564</a> <span class="preprocessor">#define ADC_SSOP0_S4DCOP        0x00010000  // Sample 4 Digital Comparator</span>
<a name="l05565"></a>05565 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05566"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bad84457c43a9eadeb94ed30ba64013">05566</a> <span class="preprocessor">#define ADC_SSOP0_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span>
<a name="l05567"></a>05567 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05568"></a><a class="code" href="tm4c123gh6pm_8h.html#a6433c36dbe5005888fcb1bf4fc89b9cf">05568</a> <span class="preprocessor">#define ADC_SSOP0_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span>
<a name="l05569"></a>05569 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05570"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e1b3788e1bf00f1bedbdd2022c5d74e">05570</a> <span class="preprocessor">#define ADC_SSOP0_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span>
<a name="l05571"></a>05571 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05572"></a><a class="code" href="tm4c123gh6pm_8h.html#a96b9db40fa9bbc22ff1079d05d4abc30">05572</a> <span class="preprocessor">#define ADC_SSOP0_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span>
<a name="l05573"></a>05573 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05574"></a>05574 
<a name="l05575"></a>05575 <span class="comment">//*****************************************************************************</span>
<a name="l05576"></a>05576 <span class="comment">//</span>
<a name="l05577"></a>05577 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC0 register.</span>
<a name="l05578"></a>05578 <span class="comment">//</span>
<a name="l05579"></a>05579 <span class="comment">//*****************************************************************************</span>
<a name="l05580"></a><a class="code" href="tm4c123gh6pm_8h.html#a9331b1a7d5a51d962d076b58296c3054">05580</a> <span class="preprocessor">#define ADC_SSDC0_S7DCSEL_M     0xF0000000  // Sample 7 Digital Comparator</span>
<a name="l05581"></a>05581 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05582"></a><a class="code" href="tm4c123gh6pm_8h.html#ad133a3b198bf0fe90221bcd95b5905d2">05582</a> <span class="preprocessor">#define ADC_SSDC0_S6DCSEL_M     0x0F000000  // Sample 6 Digital Comparator</span>
<a name="l05583"></a>05583 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05584"></a><a class="code" href="tm4c123gh6pm_8h.html#a13c145bc042c643f9aa341b85a1e17f3">05584</a> <span class="preprocessor">#define ADC_SSDC0_S5DCSEL_M     0x00F00000  // Sample 5 Digital Comparator</span>
<a name="l05585"></a>05585 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05586"></a><a class="code" href="tm4c123gh6pm_8h.html#a87d2d12cc89aa009e6d641b2f90229c2">05586</a> <span class="preprocessor">#define ADC_SSDC0_S4DCSEL_M     0x000F0000  // Sample 4 Digital Comparator</span>
<a name="l05587"></a>05587 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05588"></a><a class="code" href="tm4c123gh6pm_8h.html#a9517138c20741ffb79f0995e5e532bd5">05588</a> <span class="preprocessor">#define ADC_SSDC0_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span>
<a name="l05589"></a>05589 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05590"></a><a class="code" href="tm4c123gh6pm_8h.html#a71f8fdb401a0efea88a01ddcd19987a6">05590</a> <span class="preprocessor">#define ADC_SSDC0_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span>
<a name="l05591"></a>05591 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05592"></a><a class="code" href="tm4c123gh6pm_8h.html#a96abff20d0015d5323edd39d332d6c30">05592</a> <span class="preprocessor">#define ADC_SSDC0_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span>
<a name="l05593"></a>05593 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05594"></a><a class="code" href="tm4c123gh6pm_8h.html#a563c9f3a94d0eb4bf64f9d2e3283517a">05594</a> <span class="preprocessor">#define ADC_SSDC0_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span>
<a name="l05595"></a>05595 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05596"></a><a class="code" href="tm4c123gh6pm_8h.html#acf539680330755cf2d02295437ee83a4">05596</a> <span class="preprocessor">#define ADC_SSDC0_S6DCSEL_S     24</span>
<a name="l05597"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f0e8429affdf529fa6e15e3df2b9006">05597</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S5DCSEL_S     20</span>
<a name="l05598"></a><a class="code" href="tm4c123gh6pm_8h.html#af6cae3a6f9da85ee041b774f98ed8f9b">05598</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S4DCSEL_S     16</span>
<a name="l05599"></a><a class="code" href="tm4c123gh6pm_8h.html#a770f30c583c446aa71c69e174cb44608">05599</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S3DCSEL_S     12</span>
<a name="l05600"></a><a class="code" href="tm4c123gh6pm_8h.html#a04d0efb463a43a78a82b7c4105339ec5">05600</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S2DCSEL_S     8</span>
<a name="l05601"></a><a class="code" href="tm4c123gh6pm_8h.html#afa56b3e357b2db5fd6b52fcc2b7ebf9d">05601</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S1DCSEL_S     4</span>
<a name="l05602"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0cc718a6dc720d53d699da1885a7b1d">05602</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC0_S0DCSEL_S     0</span>
<a name="l05603"></a>05603 <span class="preprocessor"></span>
<a name="l05604"></a>05604 <span class="comment">//*****************************************************************************</span>
<a name="l05605"></a>05605 <span class="comment">//</span>
<a name="l05606"></a>05606 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX1 register.</span>
<a name="l05607"></a>05607 <span class="comment">//</span>
<a name="l05608"></a>05608 <span class="comment">//*****************************************************************************</span>
<a name="l05609"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a1b9bac510d090144678bb20e940236">05609</a> <span class="preprocessor">#define ADC_SSMUX1_MUX3_M       0x0000F000  // 4th Sample Input Select</span>
<a name="l05610"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c4bd27ffaf3acf0f38e381d0b06e214">05610</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX2_M       0x00000F00  // 3rd Sample Input Select</span>
<a name="l05611"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b44de3d0caede93ed6f159f4e57353b">05611</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX1_M       0x000000F0  // 2nd Sample Input Select</span>
<a name="l05612"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e76cfd92c97ebb0660114372092579a">05612</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX0_M       0x0000000F  // 1st Sample Input Select</span>
<a name="l05613"></a><a class="code" href="tm4c123gh6pm_8h.html#a69364f40ea45f064a70d71043dbe06b1">05613</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX3_S       12</span>
<a name="l05614"></a><a class="code" href="tm4c123gh6pm_8h.html#a20ed0cd48d240c542501f12515638df1">05614</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX2_S       8</span>
<a name="l05615"></a><a class="code" href="tm4c123gh6pm_8h.html#afba504cd18083139adf63ae1345a7b2f">05615</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX1_S       4</span>
<a name="l05616"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a937e2e42767a3054cd80e4bb75c4cf">05616</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX1_MUX0_S       0</span>
<a name="l05617"></a>05617 <span class="preprocessor"></span>
<a name="l05618"></a>05618 <span class="comment">//*****************************************************************************</span>
<a name="l05619"></a>05619 <span class="comment">//</span>
<a name="l05620"></a>05620 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL1 register.</span>
<a name="l05621"></a>05621 <span class="comment">//</span>
<a name="l05622"></a>05622 <span class="comment">//*****************************************************************************</span>
<a name="l05623"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c74e50f5f8a5a3d308d8916a756906e">05623</a> <span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  // 4th Sample Temp Sensor Select</span>
<a name="l05624"></a><a class="code" href="tm4c123gh6pm_8h.html#a3295cdf6eb4f4d4fada54314c755398a">05624</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  // 4th Sample Interrupt Enable</span>
<a name="l05625"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5d19fa64622858fd1025c24d885cca5">05625</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  // 4th Sample is End of Sequence</span>
<a name="l05626"></a><a class="code" href="tm4c123gh6pm_8h.html#ae35c917351bbfe1b6dd98977f9583483">05626</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  // 4th Sample Differential Input</span>
<a name="l05627"></a>05627 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05628"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ba835b11499e941014df4d43b77ffa2">05628</a> <span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span>
<a name="l05629"></a><a class="code" href="tm4c123gh6pm_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5">05629</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  // 3rd Sample Interrupt Enable</span>
<a name="l05630"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808">05630</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  // 3rd Sample is End of Sequence</span>
<a name="l05631"></a><a class="code" href="tm4c123gh6pm_8h.html#abd92d3a73f411d4db124acd72ae53abc">05631</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  // 3rd Sample Differential Input</span>
<a name="l05632"></a>05632 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05633"></a><a class="code" href="tm4c123gh6pm_8h.html#ac21cf2702d172b09833f52955537beb5">05633</a> <span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span>
<a name="l05634"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a67f34542df0fd31b1014a363b814a7">05634</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  // 2nd Sample Interrupt Enable</span>
<a name="l05635"></a><a class="code" href="tm4c123gh6pm_8h.html#a9dc612fc8d3e1f5319009130655a8a66">05635</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  // 2nd Sample is End of Sequence</span>
<a name="l05636"></a><a class="code" href="tm4c123gh6pm_8h.html#a373641dadf43acfb0a1b27ac00421187">05636</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  // 2nd Sample Differential Input</span>
<a name="l05637"></a>05637 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05638"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f060ef8b7d6338855d951cc92a633c2">05638</a> <span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  // 1st Sample Temp Sensor Select</span>
<a name="l05639"></a><a class="code" href="tm4c123gh6pm_8h.html#a502c09e34bf657237db58546ecbc37f0">05639</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  // 1st Sample Interrupt Enable</span>
<a name="l05640"></a><a class="code" href="tm4c123gh6pm_8h.html#acebac004d6465749723dbd4183d69d91">05640</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  // 1st Sample is End of Sequence</span>
<a name="l05641"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5e5484e610246ebca8c22c42bc76a42">05641</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  // 1st Sample Differential Input</span>
<a name="l05642"></a>05642 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05643"></a>05643 
<a name="l05644"></a>05644 <span class="comment">//*****************************************************************************</span>
<a name="l05645"></a>05645 <span class="comment">//</span>
<a name="l05646"></a>05646 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO1 register.</span>
<a name="l05647"></a>05647 <span class="comment">//</span>
<a name="l05648"></a>05648 <span class="comment">//*****************************************************************************</span>
<a name="l05649"></a><a class="code" href="tm4c123gh6pm_8h.html#ac08ff475aa1e991ff1526935eb281800">05649</a> <span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x00000FFF  // Conversion Result Data</span>
<a name="l05650"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b72234bc106dbddc61b8db4fa939dc4">05650</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span>
<a name="l05651"></a>05651 <span class="preprocessor"></span>
<a name="l05652"></a>05652 <span class="comment">//*****************************************************************************</span>
<a name="l05653"></a>05653 <span class="comment">//</span>
<a name="l05654"></a>05654 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.</span>
<a name="l05655"></a>05655 <span class="comment">//</span>
<a name="l05656"></a>05656 <span class="comment">//*****************************************************************************</span>
<a name="l05657"></a><a class="code" href="tm4c123gh6pm_8h.html#a1bab60bc63a97068f37b375d3bbe66e7">05657</a> <span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  // FIFO Full</span>
<a name="l05658"></a><a class="code" href="tm4c123gh6pm_8h.html#ac44d2bd50815ed890f6933dec82942f6">05658</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  // FIFO Empty</span>
<a name="l05659"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e">05659</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  // FIFO Head Pointer</span>
<a name="l05660"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7f2233ad15f40e0746756e66c30f643">05660</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  // FIFO Tail Pointer</span>
<a name="l05661"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bf1b70eb4540edeef211639e06f0898">05661</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span>
<a name="l05662"></a><a class="code" href="tm4c123gh6pm_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4">05662</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span>
<a name="l05663"></a>05663 <span class="preprocessor"></span>
<a name="l05664"></a>05664 <span class="comment">//*****************************************************************************</span>
<a name="l05665"></a>05665 <span class="comment">//</span>
<a name="l05666"></a>05666 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP1 register.</span>
<a name="l05667"></a>05667 <span class="comment">//</span>
<a name="l05668"></a>05668 <span class="comment">//*****************************************************************************</span>
<a name="l05669"></a><a class="code" href="tm4c123gh6pm_8h.html#a83ccfe50bdcea162564de86e4c6ffd06">05669</a> <span class="preprocessor">#define ADC_SSOP1_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span>
<a name="l05670"></a>05670 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05671"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb18fdf8aa21607353f6b986cf729bde">05671</a> <span class="preprocessor">#define ADC_SSOP1_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span>
<a name="l05672"></a>05672 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05673"></a><a class="code" href="tm4c123gh6pm_8h.html#a235a6fbdcff814dbef97ca6b7fa62d05">05673</a> <span class="preprocessor">#define ADC_SSOP1_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span>
<a name="l05674"></a>05674 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05675"></a><a class="code" href="tm4c123gh6pm_8h.html#ac70daf48a23d870b43a3c5a34ecf136f">05675</a> <span class="preprocessor">#define ADC_SSOP1_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span>
<a name="l05676"></a>05676 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05677"></a>05677 
<a name="l05678"></a>05678 <span class="comment">//*****************************************************************************</span>
<a name="l05679"></a>05679 <span class="comment">//</span>
<a name="l05680"></a>05680 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC1 register.</span>
<a name="l05681"></a>05681 <span class="comment">//</span>
<a name="l05682"></a>05682 <span class="comment">//*****************************************************************************</span>
<a name="l05683"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d332a3b643aac5cede728d21436f5df">05683</a> <span class="preprocessor">#define ADC_SSDC1_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span>
<a name="l05684"></a>05684 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05685"></a><a class="code" href="tm4c123gh6pm_8h.html#ab468f7dc4a36c1db35d7095fcb00b46d">05685</a> <span class="preprocessor">#define ADC_SSDC1_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span>
<a name="l05686"></a>05686 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05687"></a><a class="code" href="tm4c123gh6pm_8h.html#a34fb2e6c79e6e50c321ab6200d86c159">05687</a> <span class="preprocessor">#define ADC_SSDC1_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span>
<a name="l05688"></a>05688 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05689"></a><a class="code" href="tm4c123gh6pm_8h.html#a1de22973b655720d8621750a5f40f464">05689</a> <span class="preprocessor">#define ADC_SSDC1_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span>
<a name="l05690"></a>05690 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05691"></a><a class="code" href="tm4c123gh6pm_8h.html#a4345a8586b138f86ed96c400f8b7ac31">05691</a> <span class="preprocessor">#define ADC_SSDC1_S2DCSEL_S     8</span>
<a name="l05692"></a><a class="code" href="tm4c123gh6pm_8h.html#af46b5ba74eaf805d85527e0ab4bf35dd">05692</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC1_S1DCSEL_S     4</span>
<a name="l05693"></a><a class="code" href="tm4c123gh6pm_8h.html#aba2d875b3eb68137f6fba457d7be91e9">05693</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC1_S0DCSEL_S     0</span>
<a name="l05694"></a>05694 <span class="preprocessor"></span>
<a name="l05695"></a>05695 <span class="comment">//*****************************************************************************</span>
<a name="l05696"></a>05696 <span class="comment">//</span>
<a name="l05697"></a>05697 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX2 register.</span>
<a name="l05698"></a>05698 <span class="comment">//</span>
<a name="l05699"></a>05699 <span class="comment">//*****************************************************************************</span>
<a name="l05700"></a><a class="code" href="tm4c123gh6pm_8h.html#ad855ffffdbd749bb9ad78324bb4d7c92">05700</a> <span class="preprocessor">#define ADC_SSMUX2_MUX3_M       0x0000F000  // 4th Sample Input Select</span>
<a name="l05701"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e78bf36353ea93c6bfbe622568f784c">05701</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX2_M       0x00000F00  // 3rd Sample Input Select</span>
<a name="l05702"></a><a class="code" href="tm4c123gh6pm_8h.html#aa5206029f5f7451642599a3493fd2712">05702</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX1_M       0x000000F0  // 2nd Sample Input Select</span>
<a name="l05703"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f32bc7fcad63751edf5d5c530a41ba6">05703</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX0_M       0x0000000F  // 1st Sample Input Select</span>
<a name="l05704"></a><a class="code" href="tm4c123gh6pm_8h.html#ac21ecae790c95eecb77be1a87772e6d8">05704</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX3_S       12</span>
<a name="l05705"></a><a class="code" href="tm4c123gh6pm_8h.html#a88e18bd1f772bcbcf7a6a647a33368e6">05705</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX2_S       8</span>
<a name="l05706"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8d357fba2206c73b29473c3e439feba">05706</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX1_S       4</span>
<a name="l05707"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fd4116d3369b1615ff93f9987997dd9">05707</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX2_MUX0_S       0</span>
<a name="l05708"></a>05708 <span class="preprocessor"></span>
<a name="l05709"></a>05709 <span class="comment">//*****************************************************************************</span>
<a name="l05710"></a>05710 <span class="comment">//</span>
<a name="l05711"></a>05711 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL2 register.</span>
<a name="l05712"></a>05712 <span class="comment">//</span>
<a name="l05713"></a>05713 <span class="comment">//*****************************************************************************</span>
<a name="l05714"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d">05714</a> <span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  // 4th Sample Temp Sensor Select</span>
<a name="l05715"></a><a class="code" href="tm4c123gh6pm_8h.html#afa2f340f02e012837d1c83db0064537c">05715</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  // 4th Sample Interrupt Enable</span>
<a name="l05716"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b0c918a3456cfb494f1f76863461da1">05716</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  // 4th Sample is End of Sequence</span>
<a name="l05717"></a><a class="code" href="tm4c123gh6pm_8h.html#a531d8757e7068107bc329df02689c84b">05717</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  // 4th Sample Differential Input</span>
<a name="l05718"></a>05718 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05719"></a><a class="code" href="tm4c123gh6pm_8h.html#a015a9568e096fe713a1b10f19ac509d9">05719</a> <span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span>
<a name="l05720"></a><a class="code" href="tm4c123gh6pm_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c">05720</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  // 3rd Sample Interrupt Enable</span>
<a name="l05721"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb">05721</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  // 3rd Sample is End of Sequence</span>
<a name="l05722"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cc39bb76210daef3006c55eaa065aaa">05722</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  // 3rd Sample Differential Input</span>
<a name="l05723"></a>05723 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05724"></a><a class="code" href="tm4c123gh6pm_8h.html#a79512fca0fba978b42129069ad53769c">05724</a> <span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span>
<a name="l05725"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d5514043ff2e60b280eff590a55c3b4">05725</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  // 2nd Sample Interrupt Enable</span>
<a name="l05726"></a><a class="code" href="tm4c123gh6pm_8h.html#a3684ac1cb65b792dadf07df32498e3a7">05726</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  // 2nd Sample is End of Sequence</span>
<a name="l05727"></a><a class="code" href="tm4c123gh6pm_8h.html#a0dbf134994a2f443fc4223159d068f7f">05727</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  // 2nd Sample Differential Input</span>
<a name="l05728"></a>05728 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05729"></a><a class="code" href="tm4c123gh6pm_8h.html#a74b58d903aab588a27f367c9c9f1e51d">05729</a> <span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  // 1st Sample Temp Sensor Select</span>
<a name="l05730"></a><a class="code" href="tm4c123gh6pm_8h.html#a8553deb0d737f57885751a779671e816">05730</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  // 1st Sample Interrupt Enable</span>
<a name="l05731"></a><a class="code" href="tm4c123gh6pm_8h.html#ad25c5ab63687306721f7c569142e5751">05731</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  // 1st Sample is End of Sequence</span>
<a name="l05732"></a><a class="code" href="tm4c123gh6pm_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2">05732</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  // 1st Sample Differential Input</span>
<a name="l05733"></a>05733 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05734"></a>05734 
<a name="l05735"></a>05735 <span class="comment">//*****************************************************************************</span>
<a name="l05736"></a>05736 <span class="comment">//</span>
<a name="l05737"></a>05737 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO2 register.</span>
<a name="l05738"></a>05738 <span class="comment">//</span>
<a name="l05739"></a>05739 <span class="comment">//*****************************************************************************</span>
<a name="l05740"></a><a class="code" href="tm4c123gh6pm_8h.html#afc5b7b065df9ea7283fffccbdeccce3b">05740</a> <span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x00000FFF  // Conversion Result Data</span>
<a name="l05741"></a><a class="code" href="tm4c123gh6pm_8h.html#a99dec3f4b1cb75cdd65c4148c571b953">05741</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span>
<a name="l05742"></a>05742 <span class="preprocessor"></span>
<a name="l05743"></a>05743 <span class="comment">//*****************************************************************************</span>
<a name="l05744"></a>05744 <span class="comment">//</span>
<a name="l05745"></a>05745 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.</span>
<a name="l05746"></a>05746 <span class="comment">//</span>
<a name="l05747"></a>05747 <span class="comment">//*****************************************************************************</span>
<a name="l05748"></a><a class="code" href="tm4c123gh6pm_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae">05748</a> <span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  // FIFO Full</span>
<a name="l05749"></a><a class="code" href="tm4c123gh6pm_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc">05749</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  // FIFO Empty</span>
<a name="l05750"></a><a class="code" href="tm4c123gh6pm_8h.html#a646b5223a681144ecdfcb66b117eb91c">05750</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  // FIFO Head Pointer</span>
<a name="l05751"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cc3d3d2f13321d9cad5517a10714f48">05751</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  // FIFO Tail Pointer</span>
<a name="l05752"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a39e41290a00ccb1690858a3e72a1b4">05752</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span>
<a name="l05753"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11">05753</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span>
<a name="l05754"></a>05754 <span class="preprocessor"></span>
<a name="l05755"></a>05755 <span class="comment">//*****************************************************************************</span>
<a name="l05756"></a>05756 <span class="comment">//</span>
<a name="l05757"></a>05757 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP2 register.</span>
<a name="l05758"></a>05758 <span class="comment">//</span>
<a name="l05759"></a>05759 <span class="comment">//*****************************************************************************</span>
<a name="l05760"></a><a class="code" href="tm4c123gh6pm_8h.html#aad48efa36e9d8de459a8b5d03fb36253">05760</a> <span class="preprocessor">#define ADC_SSOP2_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span>
<a name="l05761"></a>05761 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05762"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d536f6725f03088f2c4aa882e0fdd01">05762</a> <span class="preprocessor">#define ADC_SSOP2_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span>
<a name="l05763"></a>05763 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05764"></a><a class="code" href="tm4c123gh6pm_8h.html#a4766dc1d109c08460c48c6f3fcdb3e9a">05764</a> <span class="preprocessor">#define ADC_SSOP2_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span>
<a name="l05765"></a>05765 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05766"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c052efd903774deac7753bd77a834fa">05766</a> <span class="preprocessor">#define ADC_SSOP2_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span>
<a name="l05767"></a>05767 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05768"></a>05768 
<a name="l05769"></a>05769 <span class="comment">//*****************************************************************************</span>
<a name="l05770"></a>05770 <span class="comment">//</span>
<a name="l05771"></a>05771 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC2 register.</span>
<a name="l05772"></a>05772 <span class="comment">//</span>
<a name="l05773"></a>05773 <span class="comment">//*****************************************************************************</span>
<a name="l05774"></a><a class="code" href="tm4c123gh6pm_8h.html#abee7d8ae13dc35e6ff91718175abd05c">05774</a> <span class="preprocessor">#define ADC_SSDC2_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span>
<a name="l05775"></a>05775 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05776"></a><a class="code" href="tm4c123gh6pm_8h.html#a19041d5ad01ce892dbd4d10f537d8175">05776</a> <span class="preprocessor">#define ADC_SSDC2_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span>
<a name="l05777"></a>05777 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05778"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c0cf4fa01215cee9d06e0a4e459bf71">05778</a> <span class="preprocessor">#define ADC_SSDC2_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span>
<a name="l05779"></a>05779 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05780"></a><a class="code" href="tm4c123gh6pm_8h.html#a1415c2bed3a0e94e493e610586b0e9e9">05780</a> <span class="preprocessor">#define ADC_SSDC2_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span>
<a name="l05781"></a>05781 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05782"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cff07a86f3a2cceef074aa9aab73a1e">05782</a> <span class="preprocessor">#define ADC_SSDC2_S2DCSEL_S     8</span>
<a name="l05783"></a><a class="code" href="tm4c123gh6pm_8h.html#abf8e25f5dbf2e5545860c63d6774d131">05783</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC2_S1DCSEL_S     4</span>
<a name="l05784"></a><a class="code" href="tm4c123gh6pm_8h.html#af745a3dcf353d28aade0b4e1e1c16f06">05784</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSDC2_S0DCSEL_S     0</span>
<a name="l05785"></a>05785 <span class="preprocessor"></span>
<a name="l05786"></a>05786 <span class="comment">//*****************************************************************************</span>
<a name="l05787"></a>05787 <span class="comment">//</span>
<a name="l05788"></a>05788 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX3 register.</span>
<a name="l05789"></a>05789 <span class="comment">//</span>
<a name="l05790"></a>05790 <span class="comment">//*****************************************************************************</span>
<a name="l05791"></a><a class="code" href="tm4c123gh6pm_8h.html#a55fc87208715ede8fd7a093c05b014e7">05791</a> <span class="preprocessor">#define ADC_SSMUX3_MUX0_M       0x0000000F  // 1st Sample Input Select</span>
<a name="l05792"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4f0f8771a743588eb9a2a83fee60048">05792</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSMUX3_MUX0_S       0</span>
<a name="l05793"></a>05793 <span class="preprocessor"></span>
<a name="l05794"></a>05794 <span class="comment">//*****************************************************************************</span>
<a name="l05795"></a>05795 <span class="comment">//</span>
<a name="l05796"></a>05796 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL3 register.</span>
<a name="l05797"></a>05797 <span class="comment">//</span>
<a name="l05798"></a>05798 <span class="comment">//*****************************************************************************</span>
<a name="l05799"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e1f7a6c786862698251d1d50b41b20f">05799</a> <span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  // 1st Sample Temp Sensor Select</span>
<a name="l05800"></a><a class="code" href="tm4c123gh6pm_8h.html#a35c3734d85b6770bed8440cedd12d483">05800</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  // Sample Interrupt Enable</span>
<a name="l05801"></a><a class="code" href="tm4c123gh6pm_8h.html#a94b87a4b6859a3530b70f2951b834cee">05801</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  // End of Sequence</span>
<a name="l05802"></a><a class="code" href="tm4c123gh6pm_8h.html#a94ca71d8ee658377c39fa03257321af4">05802</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  // Sample Differential Input Select</span>
<a name="l05803"></a>05803 <span class="preprocessor"></span>
<a name="l05804"></a>05804 <span class="comment">//*****************************************************************************</span>
<a name="l05805"></a>05805 <span class="comment">//</span>
<a name="l05806"></a>05806 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO3 register.</span>
<a name="l05807"></a>05807 <span class="comment">//</span>
<a name="l05808"></a>05808 <span class="comment">//*****************************************************************************</span>
<a name="l05809"></a><a class="code" href="tm4c123gh6pm_8h.html#a7686c282880e426d46af381e2165b2ee">05809</a> <span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x00000FFF  // Conversion Result Data</span>
<a name="l05810"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b1d688dca3590fc2c76e94b30c070f2">05810</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span>
<a name="l05811"></a>05811 <span class="preprocessor"></span>
<a name="l05812"></a>05812 <span class="comment">//*****************************************************************************</span>
<a name="l05813"></a>05813 <span class="comment">//</span>
<a name="l05814"></a>05814 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.</span>
<a name="l05815"></a>05815 <span class="comment">//</span>
<a name="l05816"></a>05816 <span class="comment">//*****************************************************************************</span>
<a name="l05817"></a><a class="code" href="tm4c123gh6pm_8h.html#ab184502d38d4ee3f9251826efadf9747">05817</a> <span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  // FIFO Full</span>
<a name="l05818"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a0da49410451c97f7466ad190eab8a8">05818</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  // FIFO Empty</span>
<a name="l05819"></a><a class="code" href="tm4c123gh6pm_8h.html#a9372b411f82f1af1d4ffa459a8428c84">05819</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  // FIFO Head Pointer</span>
<a name="l05820"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9aa7801abad5091ef4f76599818ebc5">05820</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  // FIFO Tail Pointer</span>
<a name="l05821"></a><a class="code" href="tm4c123gh6pm_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b">05821</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span>
<a name="l05822"></a><a class="code" href="tm4c123gh6pm_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f">05822</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span>
<a name="l05823"></a>05823 <span class="preprocessor"></span>
<a name="l05824"></a>05824 <span class="comment">//*****************************************************************************</span>
<a name="l05825"></a>05825 <span class="comment">//</span>
<a name="l05826"></a>05826 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP3 register.</span>
<a name="l05827"></a>05827 <span class="comment">//</span>
<a name="l05828"></a>05828 <span class="comment">//*****************************************************************************</span>
<a name="l05829"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ca2d586a81cca9c3de8402b0ec5493b">05829</a> <span class="preprocessor">#define ADC_SSOP3_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span>
<a name="l05830"></a>05830 <span class="preprocessor"></span>                                            <span class="comment">// Operation</span>
<a name="l05831"></a>05831 
<a name="l05832"></a>05832 <span class="comment">//*****************************************************************************</span>
<a name="l05833"></a>05833 <span class="comment">//</span>
<a name="l05834"></a>05834 <span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC3 register.</span>
<a name="l05835"></a>05835 <span class="comment">//</span>
<a name="l05836"></a>05836 <span class="comment">//*****************************************************************************</span>
<a name="l05837"></a><a class="code" href="tm4c123gh6pm_8h.html#a55faaf19bcc624f7d1abfa9a99e13f28">05837</a> <span class="preprocessor">#define ADC_SSDC3_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span>
<a name="l05838"></a>05838 <span class="preprocessor"></span>                                            <span class="comment">// Select</span>
<a name="l05839"></a>05839 
<a name="l05840"></a>05840 <span class="comment">//*****************************************************************************</span>
<a name="l05841"></a>05841 <span class="comment">//</span>
<a name="l05842"></a>05842 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCRIC register.</span>
<a name="l05843"></a>05843 <span class="comment">//</span>
<a name="l05844"></a>05844 <span class="comment">//*****************************************************************************</span>
<a name="l05845"></a><a class="code" href="tm4c123gh6pm_8h.html#a33ae8605f6932b7748817ba22828d191">05845</a> <span class="preprocessor">#define ADC_DCRIC_DCTRIG7       0x00800000  // Digital Comparator Trigger 7</span>
<a name="l05846"></a><a class="code" href="tm4c123gh6pm_8h.html#afc7f260db9c758d2d92d58bf038619a5">05846</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG6       0x00400000  // Digital Comparator Trigger 6</span>
<a name="l05847"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ddda108503488d6fb6fb20b9b4bd4c4">05847</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG5       0x00200000  // Digital Comparator Trigger 5</span>
<a name="l05848"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa2a78eb7a7b48f0a0f86426e061c7a7">05848</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG4       0x00100000  // Digital Comparator Trigger 4</span>
<a name="l05849"></a><a class="code" href="tm4c123gh6pm_8h.html#a67f47f5112f835f1a277cc90021cf3c3">05849</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG3       0x00080000  // Digital Comparator Trigger 3</span>
<a name="l05850"></a><a class="code" href="tm4c123gh6pm_8h.html#a629a8782112a649802fdd7b23b55fa88">05850</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG2       0x00040000  // Digital Comparator Trigger 2</span>
<a name="l05851"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3915d888c1709e3d65762aa28cdce28">05851</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG1       0x00020000  // Digital Comparator Trigger 1</span>
<a name="l05852"></a><a class="code" href="tm4c123gh6pm_8h.html#ac8eb9a8e3afefe99490e3d234f053ba9">05852</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG0       0x00010000  // Digital Comparator Trigger 0</span>
<a name="l05853"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f9d9d4acaf2a6d6f60de18f6506dd0b">05853</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT7        0x00000080  // Digital Comparator Interrupt 7</span>
<a name="l05854"></a><a class="code" href="tm4c123gh6pm_8h.html#adf1884c1dff07b2753c354ad8bea9ac7">05854</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT6        0x00000040  // Digital Comparator Interrupt 6</span>
<a name="l05855"></a><a class="code" href="tm4c123gh6pm_8h.html#a01559753e34bac060246d28888e84e6e">05855</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT5        0x00000020  // Digital Comparator Interrupt 5</span>
<a name="l05856"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e9f800ce0cb68296f3c1a1cdd33ca14">05856</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT4        0x00000010  // Digital Comparator Interrupt 4</span>
<a name="l05857"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d1ae8fe7dde4feead30671ffe56e64d">05857</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT3        0x00000008  // Digital Comparator Interrupt 3</span>
<a name="l05858"></a><a class="code" href="tm4c123gh6pm_8h.html#a95a573d07c0968ab1273544d7ebc2f3b">05858</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT2        0x00000004  // Digital Comparator Interrupt 2</span>
<a name="l05859"></a><a class="code" href="tm4c123gh6pm_8h.html#a38d5bf2c3ab48451616612a179749793">05859</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT1        0x00000002  // Digital Comparator Interrupt 1</span>
<a name="l05860"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0d18be8d28b2a34a77dc77b51b1d8d7">05860</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCRIC_DCINT0        0x00000001  // Digital Comparator Interrupt 0</span>
<a name="l05861"></a>05861 <span class="preprocessor"></span>
<a name="l05862"></a>05862 <span class="comment">//*****************************************************************************</span>
<a name="l05863"></a>05863 <span class="comment">//</span>
<a name="l05864"></a>05864 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL0 register.</span>
<a name="l05865"></a>05865 <span class="comment">//</span>
<a name="l05866"></a>05866 <span class="comment">//*****************************************************************************</span>
<a name="l05867"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e2b0fe55a40195d72d5aa431e850227">05867</a> <span class="preprocessor">#define ADC_DCCTL0_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l05868"></a><a class="code" href="tm4c123gh6pm_8h.html#a90e3fb01e64e9b877baf0a55b84ff089">05868</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l05869"></a><a class="code" href="tm4c123gh6pm_8h.html#a747981259114bd935ec7b3ff17398017">05869</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_LOW      0x00000000  // Low Band</span>
<a name="l05870"></a><a class="code" href="tm4c123gh6pm_8h.html#a89ec267b1b283c40694415555e1cf6c2">05870</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_MID      0x00000400  // Mid Band</span>
<a name="l05871"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b300f8e8f263287feb868c45f7f9f9a">05871</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l05872"></a><a class="code" href="tm4c123gh6pm_8h.html#aa5ca0f6b14c06afe05f0040779c28a55">05872</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l05873"></a><a class="code" href="tm4c123gh6pm_8h.html#a20634767a0a99ec27035e9b8c1d7e461">05873</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l05874"></a><a class="code" href="tm4c123gh6pm_8h.html#a016b5decafe6db131522db1225bd0da6">05874</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_ONCE     0x00000100  // Once</span>
<a name="l05875"></a><a class="code" href="tm4c123gh6pm_8h.html#aa80a870c743a3e839aa66fa4ec68c027">05875</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l05876"></a><a class="code" href="tm4c123gh6pm_8h.html#a3da7fdbae943b5854d5fca836e645796">05876</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l05877"></a><a class="code" href="tm4c123gh6pm_8h.html#aa78fcfc5e1a37ca83406d4f90afb6ba1">05877</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l05878"></a><a class="code" href="tm4c123gh6pm_8h.html#aea10bc5c49655b3147821d029843a892">05878</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l05879"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2855cbc0fc00343ef52735f78cdc1c8">05879</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_LOW      0x00000000  // Low Band</span>
<a name="l05880"></a><a class="code" href="tm4c123gh6pm_8h.html#aad7127d0966cf63458e3599de98a9368">05880</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_MID      0x00000004  // Mid Band</span>
<a name="l05881"></a><a class="code" href="tm4c123gh6pm_8h.html#ac8f3dda7ae883a80d9b979756b22bba6">05881</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l05882"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1dc261cbcbf9eaac278b995bc9da914">05882</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l05883"></a><a class="code" href="tm4c123gh6pm_8h.html#aca5c1d818690f4435c2902c66897f30f">05883</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l05884"></a><a class="code" href="tm4c123gh6pm_8h.html#aa82ab0cb351abc641039cdb4aa0405c5">05884</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_ONCE     0x00000001  // Once</span>
<a name="l05885"></a><a class="code" href="tm4c123gh6pm_8h.html#a357f43eda76c0fbcce1e2a092d133efa">05885</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l05886"></a><a class="code" href="tm4c123gh6pm_8h.html#ac829f3702cda9f34ca1cdb553a9a1e4a">05886</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL0_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l05887"></a>05887 <span class="preprocessor"></span>
<a name="l05888"></a>05888 <span class="comment">//*****************************************************************************</span>
<a name="l05889"></a>05889 <span class="comment">//</span>
<a name="l05890"></a>05890 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL1 register.</span>
<a name="l05891"></a>05891 <span class="comment">//</span>
<a name="l05892"></a>05892 <span class="comment">//*****************************************************************************</span>
<a name="l05893"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5d7baf95086979914a80964ff323126">05893</a> <span class="preprocessor">#define ADC_DCCTL1_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l05894"></a><a class="code" href="tm4c123gh6pm_8h.html#a00f799495e39eb088a071b40ab9a7101">05894</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l05895"></a><a class="code" href="tm4c123gh6pm_8h.html#a291dd2929b24a2562c4ac7679f6d4048">05895</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_LOW      0x00000000  // Low Band</span>
<a name="l05896"></a><a class="code" href="tm4c123gh6pm_8h.html#a66daceae85ec5227ef2b06381ad304e7">05896</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_MID      0x00000400  // Mid Band</span>
<a name="l05897"></a><a class="code" href="tm4c123gh6pm_8h.html#a10f1cc9d792da20f207e86b33749fc7b">05897</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l05898"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8d20f3b6d76336bafd51c19609f4ced">05898</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l05899"></a><a class="code" href="tm4c123gh6pm_8h.html#aa74f75b22f72ce349b5d1e593a9c343a">05899</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l05900"></a><a class="code" href="tm4c123gh6pm_8h.html#af2e9c0004ee35a4af41348cc3e5b2ac5">05900</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_ONCE     0x00000100  // Once</span>
<a name="l05901"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d323cb2301c994dfdbbb40b238ac9a1">05901</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l05902"></a><a class="code" href="tm4c123gh6pm_8h.html#a8718cdc0888b35c0471bf509f19b2370">05902</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l05903"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e469796c557bd80ce9df0914599e9af">05903</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l05904"></a><a class="code" href="tm4c123gh6pm_8h.html#aa68b58a9743d19060f39a701c03a4c3a">05904</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l05905"></a><a class="code" href="tm4c123gh6pm_8h.html#a496d6d46dbba58a0d2a4b86e96d41c89">05905</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_LOW      0x00000000  // Low Band</span>
<a name="l05906"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1e3b0142fb6b373dc92a18200b3ebb6">05906</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_MID      0x00000004  // Mid Band</span>
<a name="l05907"></a><a class="code" href="tm4c123gh6pm_8h.html#abfa07f6662f2522caa2122ec6d6eda2f">05907</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l05908"></a><a class="code" href="tm4c123gh6pm_8h.html#af20b4dfae85274f5864384bf556874c5">05908</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l05909"></a><a class="code" href="tm4c123gh6pm_8h.html#a741601d87fc266c3a864dc2977d15ec7">05909</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l05910"></a><a class="code" href="tm4c123gh6pm_8h.html#a635e366d999e3a4981b1eda33ed19f8a">05910</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_ONCE     0x00000001  // Once</span>
<a name="l05911"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b04320a20d74e2244982515ae9ebbd4">05911</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l05912"></a><a class="code" href="tm4c123gh6pm_8h.html#aaee92ef70ad5b3f6d584ff494f7502c4">05912</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL1_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l05913"></a>05913 <span class="preprocessor"></span>
<a name="l05914"></a>05914 <span class="comment">//*****************************************************************************</span>
<a name="l05915"></a>05915 <span class="comment">//</span>
<a name="l05916"></a>05916 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL2 register.</span>
<a name="l05917"></a>05917 <span class="comment">//</span>
<a name="l05918"></a>05918 <span class="comment">//*****************************************************************************</span>
<a name="l05919"></a><a class="code" href="tm4c123gh6pm_8h.html#a18470b4a1b1a3b547daf62ec23a9df40">05919</a> <span class="preprocessor">#define ADC_DCCTL2_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l05920"></a><a class="code" href="tm4c123gh6pm_8h.html#a03631a4a53955f1cc1bc05694f400490">05920</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l05921"></a><a class="code" href="tm4c123gh6pm_8h.html#a5685432f5713b17a9258a33f98c4aa17">05921</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_LOW      0x00000000  // Low Band</span>
<a name="l05922"></a><a class="code" href="tm4c123gh6pm_8h.html#a6156790dd0e63adf783f88a8d69f5d24">05922</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_MID      0x00000400  // Mid Band</span>
<a name="l05923"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0109bfc989c3b30594aa51ad29ea3e2">05923</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l05924"></a><a class="code" href="tm4c123gh6pm_8h.html#a885c0b7887da27e944c2fba164e400c7">05924</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l05925"></a><a class="code" href="tm4c123gh6pm_8h.html#af3a7a4bd480c38fb34f4ad92fe51d0cc">05925</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l05926"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d9ac1f3b383265ef9fce9add875e274">05926</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_ONCE     0x00000100  // Once</span>
<a name="l05927"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ded2c7b4e46d3358be0337e70facfd3">05927</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l05928"></a><a class="code" href="tm4c123gh6pm_8h.html#a975adb5122272415f53ec9bbfa5a7c7d">05928</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l05929"></a><a class="code" href="tm4c123gh6pm_8h.html#aadb463a24dc5d6e7f12598293bbcafd8">05929</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l05930"></a><a class="code" href="tm4c123gh6pm_8h.html#aac03c217357371673405ce22b080946e">05930</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l05931"></a><a class="code" href="tm4c123gh6pm_8h.html#a91f260acdc68c8146c721a1720889f2f">05931</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_LOW      0x00000000  // Low Band</span>
<a name="l05932"></a><a class="code" href="tm4c123gh6pm_8h.html#a7574b8261aff02c663928794f71feff3">05932</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_MID      0x00000004  // Mid Band</span>
<a name="l05933"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0a8a2205748f8dcf2fd5ba70145f6d3">05933</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l05934"></a><a class="code" href="tm4c123gh6pm_8h.html#a67a04435f674e4112c831d09ad4fce9b">05934</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l05935"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4533a35be2bf149132fbb84921df47f">05935</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l05936"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1efff71c92431308cfe113bb3f98fd9">05936</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_ONCE     0x00000001  // Once</span>
<a name="l05937"></a><a class="code" href="tm4c123gh6pm_8h.html#a628965749769ad8494503f2f46a9e35d">05937</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l05938"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5ef77b72399154bff47b4ba2affb5b6">05938</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL2_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l05939"></a>05939 <span class="preprocessor"></span>
<a name="l05940"></a>05940 <span class="comment">//*****************************************************************************</span>
<a name="l05941"></a>05941 <span class="comment">//</span>
<a name="l05942"></a>05942 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL3 register.</span>
<a name="l05943"></a>05943 <span class="comment">//</span>
<a name="l05944"></a>05944 <span class="comment">//*****************************************************************************</span>
<a name="l05945"></a><a class="code" href="tm4c123gh6pm_8h.html#a92f5f1193317fb730447e0e5225b4e11">05945</a> <span class="preprocessor">#define ADC_DCCTL3_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l05946"></a><a class="code" href="tm4c123gh6pm_8h.html#a3066ef3a0d871ee3534041ac74d6c858">05946</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l05947"></a><a class="code" href="tm4c123gh6pm_8h.html#a2693d2c8cff20aa0553687e97508aa37">05947</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_LOW      0x00000000  // Low Band</span>
<a name="l05948"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3a02571435b4a21f8f0cf39b5c9445c">05948</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_MID      0x00000400  // Mid Band</span>
<a name="l05949"></a><a class="code" href="tm4c123gh6pm_8h.html#ade6969194b7524f9c91526099fb4a228">05949</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l05950"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f50291a641a03fba5d7494e72162c76">05950</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l05951"></a><a class="code" href="tm4c123gh6pm_8h.html#a3521770aafd099d6507c947a98f3fa0c">05951</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l05952"></a><a class="code" href="tm4c123gh6pm_8h.html#ab87ab6327647037e6ee9f3e886b1466c">05952</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_ONCE     0x00000100  // Once</span>
<a name="l05953"></a><a class="code" href="tm4c123gh6pm_8h.html#ac45b3a72e741875b0a43035cf7422a06">05953</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l05954"></a><a class="code" href="tm4c123gh6pm_8h.html#a99620a9e5fd2c40b19c5fa87d450431d">05954</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l05955"></a><a class="code" href="tm4c123gh6pm_8h.html#a96a1742179a220a5088de21775057398">05955</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l05956"></a><a class="code" href="tm4c123gh6pm_8h.html#a41ad5387d52b1ab59ca97180b6907e66">05956</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l05957"></a><a class="code" href="tm4c123gh6pm_8h.html#af0f3206b2585ef1f0f46d0ff4d993676">05957</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_LOW      0x00000000  // Low Band</span>
<a name="l05958"></a><a class="code" href="tm4c123gh6pm_8h.html#a59d3bfcc2bad1136e818f0d1aa7e0912">05958</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_MID      0x00000004  // Mid Band</span>
<a name="l05959"></a><a class="code" href="tm4c123gh6pm_8h.html#a412ea571b23048aafb9227b6a82d7cf8">05959</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l05960"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d16393e1bc4ab4fadf6708482b619a9">05960</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l05961"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8f8b4c12ba7796fc48e40156a233018">05961</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l05962"></a><a class="code" href="tm4c123gh6pm_8h.html#a5767bf5728f2f68596289fb411753782">05962</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_ONCE     0x00000001  // Once</span>
<a name="l05963"></a><a class="code" href="tm4c123gh6pm_8h.html#a019d1149cd916f2618d752a882551a12">05963</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l05964"></a><a class="code" href="tm4c123gh6pm_8h.html#a32bf377d052f16d435d94d3e81516428">05964</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL3_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l05965"></a>05965 <span class="preprocessor"></span>
<a name="l05966"></a>05966 <span class="comment">//*****************************************************************************</span>
<a name="l05967"></a>05967 <span class="comment">//</span>
<a name="l05968"></a>05968 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL4 register.</span>
<a name="l05969"></a>05969 <span class="comment">//</span>
<a name="l05970"></a>05970 <span class="comment">//*****************************************************************************</span>
<a name="l05971"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5b4ab01d089859682b265f17e897997">05971</a> <span class="preprocessor">#define ADC_DCCTL4_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l05972"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1001d8429e5fb084fbe338c8730be3d">05972</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l05973"></a><a class="code" href="tm4c123gh6pm_8h.html#ad93ce199de5d243966d7ea46d453ba38">05973</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_LOW      0x00000000  // Low Band</span>
<a name="l05974"></a><a class="code" href="tm4c123gh6pm_8h.html#a57080da822bead97395efa4db0630e2b">05974</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_MID      0x00000400  // Mid Band</span>
<a name="l05975"></a><a class="code" href="tm4c123gh6pm_8h.html#ae967d50a6d94d4cf4fae05e006adcd8b">05975</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l05976"></a><a class="code" href="tm4c123gh6pm_8h.html#a752917c04f9871f8e9a19c538089d846">05976</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l05977"></a><a class="code" href="tm4c123gh6pm_8h.html#aae26465acfada0def5626bcfca75541d">05977</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l05978"></a><a class="code" href="tm4c123gh6pm_8h.html#a57acac3d18504540cf1d3fd3e56df1f7">05978</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_ONCE     0x00000100  // Once</span>
<a name="l05979"></a><a class="code" href="tm4c123gh6pm_8h.html#afb9af04b2ae883fa375f3b36df61fd21">05979</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l05980"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fcab2aba27a5eabad8fa4010ee82044">05980</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l05981"></a><a class="code" href="tm4c123gh6pm_8h.html#aa29528a71972bfdda0b2a3b00fb6cf56">05981</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l05982"></a><a class="code" href="tm4c123gh6pm_8h.html#a96ad2d42caf62e4dcf361ad11bbaead4">05982</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l05983"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a18de5a5a62dc3a58fc56a7d266d97c">05983</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_LOW      0x00000000  // Low Band</span>
<a name="l05984"></a><a class="code" href="tm4c123gh6pm_8h.html#a72f2b3b65ed600dab3e593a654d8f6b0">05984</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_MID      0x00000004  // Mid Band</span>
<a name="l05985"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c06549706ad1dc8ef479e53ff0d9cc2">05985</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l05986"></a><a class="code" href="tm4c123gh6pm_8h.html#a60ab1454e54ea2e9ca699dcade9afb12">05986</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l05987"></a><a class="code" href="tm4c123gh6pm_8h.html#a09595a4e5beb857988857d3a6604689c">05987</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l05988"></a><a class="code" href="tm4c123gh6pm_8h.html#a69aa527364e76f3ff22f32e62f495ca9">05988</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_ONCE     0x00000001  // Once</span>
<a name="l05989"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4e507ffccb92d1899234cbfbeb8855b">05989</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l05990"></a><a class="code" href="tm4c123gh6pm_8h.html#ae75b654eae6cde795594f9adfb52c4b4">05990</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL4_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l05991"></a>05991 <span class="preprocessor"></span>
<a name="l05992"></a>05992 <span class="comment">//*****************************************************************************</span>
<a name="l05993"></a>05993 <span class="comment">//</span>
<a name="l05994"></a>05994 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL5 register.</span>
<a name="l05995"></a>05995 <span class="comment">//</span>
<a name="l05996"></a>05996 <span class="comment">//*****************************************************************************</span>
<a name="l05997"></a><a class="code" href="tm4c123gh6pm_8h.html#a52802f06eb41a51a16b97296d66591db">05997</a> <span class="preprocessor">#define ADC_DCCTL5_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l05998"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cdddef09b3f2ecefd1a9a0c31c64125">05998</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l05999"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f1d59263d979d7d09be1b81a269c6b8">05999</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_LOW      0x00000000  // Low Band</span>
<a name="l06000"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f7c84f80df163cabf036f1f1791b471">06000</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_MID      0x00000400  // Mid Band</span>
<a name="l06001"></a><a class="code" href="tm4c123gh6pm_8h.html#a390e01eb759427ddc9e45fe62296fb43">06001</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l06002"></a><a class="code" href="tm4c123gh6pm_8h.html#af2a2bc1a8de65180cc885aa354269f04">06002</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l06003"></a><a class="code" href="tm4c123gh6pm_8h.html#a16d6be0527848ac3dd7c67ca3a64f769">06003</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l06004"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa022e18ac84f38737fa2b0d4439ae75">06004</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_ONCE     0x00000100  // Once</span>
<a name="l06005"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7625b8f62c01f1e13c94a91ec76f36a">06005</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l06006"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2f2150c877a0340c0cfbff98c09d6e7">06006</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l06007"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5e3d38288868ed0567128906dc718b0">06007</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l06008"></a><a class="code" href="tm4c123gh6pm_8h.html#afb231892103ea6115404a6c399132100">06008</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l06009"></a><a class="code" href="tm4c123gh6pm_8h.html#afe72c96ad26ed0bd1ca641defecbb91f">06009</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_LOW      0x00000000  // Low Band</span>
<a name="l06010"></a><a class="code" href="tm4c123gh6pm_8h.html#adee86b2c3c94af4a042c93419c5ed630">06010</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_MID      0x00000004  // Mid Band</span>
<a name="l06011"></a><a class="code" href="tm4c123gh6pm_8h.html#a12f7d53b55dbd172cda049867a236eec">06011</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l06012"></a><a class="code" href="tm4c123gh6pm_8h.html#a6098817c060ad15483f9d0743a1356fc">06012</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l06013"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d0a2cf3de99fb8b31c9232d3cd06c76">06013</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l06014"></a><a class="code" href="tm4c123gh6pm_8h.html#abbc226f8f35ac0d12b47c3c01ba1bcc2">06014</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_ONCE     0x00000001  // Once</span>
<a name="l06015"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9c175db0d155fcba46051c620f56b6d">06015</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l06016"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5958dcc61f11653be4833a81a01f854">06016</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL5_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l06017"></a>06017 <span class="preprocessor"></span>
<a name="l06018"></a>06018 <span class="comment">//*****************************************************************************</span>
<a name="l06019"></a>06019 <span class="comment">//</span>
<a name="l06020"></a>06020 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL6 register.</span>
<a name="l06021"></a>06021 <span class="comment">//</span>
<a name="l06022"></a>06022 <span class="comment">//*****************************************************************************</span>
<a name="l06023"></a><a class="code" href="tm4c123gh6pm_8h.html#af658b6b39c0b17dde2ba64924696c833">06023</a> <span class="preprocessor">#define ADC_DCCTL6_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l06024"></a><a class="code" href="tm4c123gh6pm_8h.html#ad790d895f4b26fee1d51b156fb344514">06024</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l06025"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e1207c697590fbcdf896ecf069c10d4">06025</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_LOW      0x00000000  // Low Band</span>
<a name="l06026"></a><a class="code" href="tm4c123gh6pm_8h.html#acce5e5dc22af3a9186cfea9ebc9eb7d7">06026</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_MID      0x00000400  // Mid Band</span>
<a name="l06027"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4cc180998378ed15731bb5acc06f01c">06027</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l06028"></a><a class="code" href="tm4c123gh6pm_8h.html#a62acf5ea39e39b226f8109b4cbdd2ea1">06028</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l06029"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e8c2a8c66cbd7cea87d5c11acb0c2b8">06029</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l06030"></a><a class="code" href="tm4c123gh6pm_8h.html#a9011739f663d2735411f43f38ea4331d">06030</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_ONCE     0x00000100  // Once</span>
<a name="l06031"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f1b4e5fe801904928292c0c90a14c6a">06031</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l06032"></a><a class="code" href="tm4c123gh6pm_8h.html#a8864eab0e01d9674c9c099355ae5596d">06032</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l06033"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6c337449e6d862eafb2e4227a319728">06033</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l06034"></a><a class="code" href="tm4c123gh6pm_8h.html#a18507ef7ba0a178ad3e32bffcfae360b">06034</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l06035"></a><a class="code" href="tm4c123gh6pm_8h.html#af78d0fcf9ade076d919d63c10fd8c002">06035</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_LOW      0x00000000  // Low Band</span>
<a name="l06036"></a><a class="code" href="tm4c123gh6pm_8h.html#a83831288f8cf8c01962e0b96d0a0fc24">06036</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_MID      0x00000004  // Mid Band</span>
<a name="l06037"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b1ba5314b261788187f4d79681eb197">06037</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l06038"></a><a class="code" href="tm4c123gh6pm_8h.html#a63634d343aa9303ae2c6cc3a53498b4a">06038</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l06039"></a><a class="code" href="tm4c123gh6pm_8h.html#a05bbf7fe7ad9de6535cd42331524ca84">06039</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l06040"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a85366e8b55854ee87715d455ada459">06040</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_ONCE     0x00000001  // Once</span>
<a name="l06041"></a><a class="code" href="tm4c123gh6pm_8h.html#ad14327edf33b36502d8e9ac7972cc72d">06041</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l06042"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2899dfc3e58bbf71eb788735be068aa">06042</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL6_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l06043"></a>06043 <span class="preprocessor"></span>
<a name="l06044"></a>06044 <span class="comment">//*****************************************************************************</span>
<a name="l06045"></a>06045 <span class="comment">//</span>
<a name="l06046"></a>06046 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL7 register.</span>
<a name="l06047"></a>06047 <span class="comment">//</span>
<a name="l06048"></a>06048 <span class="comment">//*****************************************************************************</span>
<a name="l06049"></a><a class="code" href="tm4c123gh6pm_8h.html#abfa681f97ece5951859e2ec866dffc39">06049</a> <span class="preprocessor">#define ADC_DCCTL7_CTE          0x00001000  // Comparison Trigger Enable</span>
<a name="l06050"></a><a class="code" href="tm4c123gh6pm_8h.html#a26472e55841b480ee721a923d342dda0">06050</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_M        0x00000C00  // Comparison Trigger Condition</span>
<a name="l06051"></a><a class="code" href="tm4c123gh6pm_8h.html#a684b67fcf77d7241e35732669127b6c3">06051</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_LOW      0x00000000  // Low Band</span>
<a name="l06052"></a><a class="code" href="tm4c123gh6pm_8h.html#a146747801fb922b0956656276bb3733e">06052</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_MID      0x00000400  // Mid Band</span>
<a name="l06053"></a><a class="code" href="tm4c123gh6pm_8h.html#aca1a472bb7e2ac20fcc885a47a9e008b">06053</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTC_HIGH     0x00000C00  // High Band</span>
<a name="l06054"></a><a class="code" href="tm4c123gh6pm_8h.html#aab631e94d2d760333bb0b03fb7354080">06054</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_M        0x00000300  // Comparison Trigger Mode</span>
<a name="l06055"></a><a class="code" href="tm4c123gh6pm_8h.html#a7861620fa0aef10acd6f8e266c8ddaea">06055</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_ALWAYS   0x00000000  // Always</span>
<a name="l06056"></a><a class="code" href="tm4c123gh6pm_8h.html#a54606e8c890ccba7bf85753b1a7ed4a1">06056</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_ONCE     0x00000100  // Once</span>
<a name="l06057"></a><a class="code" href="tm4c123gh6pm_8h.html#ac52a46ff9e91271909ffa595810e009c">06057</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_HALWAYS  0x00000200  // Hysteresis Always</span>
<a name="l06058"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9898df3f98157708a48e3828a774847">06058</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CTM_HONCE    0x00000300  // Hysteresis Once</span>
<a name="l06059"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b1b3a8e0c8384c1223243eacfcd9e66">06059</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIE          0x00000010  // Comparison Interrupt Enable</span>
<a name="l06060"></a><a class="code" href="tm4c123gh6pm_8h.html#aab925f920a980f716262843bdd3097b6">06060</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_M        0x0000000C  // Comparison Interrupt Condition</span>
<a name="l06061"></a><a class="code" href="tm4c123gh6pm_8h.html#a8cb3976f97f05a73e93100629c4d8153">06061</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_LOW      0x00000000  // Low Band</span>
<a name="l06062"></a><a class="code" href="tm4c123gh6pm_8h.html#a381722b7250512021cb84a1ce548fc20">06062</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_MID      0x00000004  // Mid Band</span>
<a name="l06063"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e9dd6372f1bbde8d6ab0ca326d70f3b">06063</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIC_HIGH     0x0000000C  // High Band</span>
<a name="l06064"></a><a class="code" href="tm4c123gh6pm_8h.html#a96397e6e56bc5b76a3aac7b7432919f8">06064</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_M        0x00000003  // Comparison Interrupt Mode</span>
<a name="l06065"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a07dab50bdf82080b3030373ce7286f">06065</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  // Always</span>
<a name="l06066"></a><a class="code" href="tm4c123gh6pm_8h.html#abfd413cb79e79f14e7ecf3571db0876d">06066</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_ONCE     0x00000001  // Once</span>
<a name="l06067"></a><a class="code" href="tm4c123gh6pm_8h.html#ae64f717153142919a635fefdb371ed65">06067</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  // Hysteresis Always</span>
<a name="l06068"></a><a class="code" href="tm4c123gh6pm_8h.html#a92e35e430ebb9974c7681dc847ad6283">06068</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCTL7_CIM_HONCE    0x00000003  // Hysteresis Once</span>
<a name="l06069"></a>06069 <span class="preprocessor"></span>
<a name="l06070"></a>06070 <span class="comment">//*****************************************************************************</span>
<a name="l06071"></a>06071 <span class="comment">//</span>
<a name="l06072"></a>06072 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP0 register.</span>
<a name="l06073"></a>06073 <span class="comment">//</span>
<a name="l06074"></a>06074 <span class="comment">//*****************************************************************************</span>
<a name="l06075"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8a2069363359a27349bcd0733d71c17">06075</a> <span class="preprocessor">#define ADC_DCCMP0_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06076"></a><a class="code" href="tm4c123gh6pm_8h.html#a7669ad51cdc1ac58a7f900032f3dbb84">06076</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP0_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06077"></a><a class="code" href="tm4c123gh6pm_8h.html#a672ec1a5f7766ad954471049ec92f606">06077</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP0_COMP1_S      16</span>
<a name="l06078"></a><a class="code" href="tm4c123gh6pm_8h.html#a400d128f88aaddae2871d59cb44adbf9">06078</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP0_COMP0_S      0</span>
<a name="l06079"></a>06079 <span class="preprocessor"></span>
<a name="l06080"></a>06080 <span class="comment">//*****************************************************************************</span>
<a name="l06081"></a>06081 <span class="comment">//</span>
<a name="l06082"></a>06082 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP1 register.</span>
<a name="l06083"></a>06083 <span class="comment">//</span>
<a name="l06084"></a>06084 <span class="comment">//*****************************************************************************</span>
<a name="l06085"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d9ecbc19cc7fad7a3f1fc7d28a92166">06085</a> <span class="preprocessor">#define ADC_DCCMP1_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06086"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cce07ae0685dfcacf8f03fcc3d6bf22">06086</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP1_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06087"></a><a class="code" href="tm4c123gh6pm_8h.html#a7370659a26a855391e6c38824fddb9d4">06087</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP1_COMP1_S      16</span>
<a name="l06088"></a><a class="code" href="tm4c123gh6pm_8h.html#ae862097093add5bb510ae59472476b1c">06088</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP1_COMP0_S      0</span>
<a name="l06089"></a>06089 <span class="preprocessor"></span>
<a name="l06090"></a>06090 <span class="comment">//*****************************************************************************</span>
<a name="l06091"></a>06091 <span class="comment">//</span>
<a name="l06092"></a>06092 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP2 register.</span>
<a name="l06093"></a>06093 <span class="comment">//</span>
<a name="l06094"></a>06094 <span class="comment">//*****************************************************************************</span>
<a name="l06095"></a><a class="code" href="tm4c123gh6pm_8h.html#a36b1eaf9e6e34e1f796a58d59ea408b4">06095</a> <span class="preprocessor">#define ADC_DCCMP2_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06096"></a><a class="code" href="tm4c123gh6pm_8h.html#a9984b129b9f8300a3786aa1f0484c4a0">06096</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP2_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06097"></a><a class="code" href="tm4c123gh6pm_8h.html#a38059f37a2d6d19c9ba7d1c52b14750c">06097</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP2_COMP1_S      16</span>
<a name="l06098"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8665f0cfed3582977f9ae8454ae2b4c">06098</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP2_COMP0_S      0</span>
<a name="l06099"></a>06099 <span class="preprocessor"></span>
<a name="l06100"></a>06100 <span class="comment">//*****************************************************************************</span>
<a name="l06101"></a>06101 <span class="comment">//</span>
<a name="l06102"></a>06102 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP3 register.</span>
<a name="l06103"></a>06103 <span class="comment">//</span>
<a name="l06104"></a>06104 <span class="comment">//*****************************************************************************</span>
<a name="l06105"></a><a class="code" href="tm4c123gh6pm_8h.html#a27fa2bb4df76fac219782a9ec1e40f34">06105</a> <span class="preprocessor">#define ADC_DCCMP3_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06106"></a><a class="code" href="tm4c123gh6pm_8h.html#a31fdfb48f14548f2d1d30dfd0dd06e2a">06106</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP3_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06107"></a><a class="code" href="tm4c123gh6pm_8h.html#a9695144df2a893cea03280d97c4a2889">06107</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP3_COMP1_S      16</span>
<a name="l06108"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b732c98187bfa8cdd2b5b5d96337c1c">06108</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP3_COMP0_S      0</span>
<a name="l06109"></a>06109 <span class="preprocessor"></span>
<a name="l06110"></a>06110 <span class="comment">//*****************************************************************************</span>
<a name="l06111"></a>06111 <span class="comment">//</span>
<a name="l06112"></a>06112 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP4 register.</span>
<a name="l06113"></a>06113 <span class="comment">//</span>
<a name="l06114"></a>06114 <span class="comment">//*****************************************************************************</span>
<a name="l06115"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a0a8f398b9ff17f4054fc8aae6497fb">06115</a> <span class="preprocessor">#define ADC_DCCMP4_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06116"></a><a class="code" href="tm4c123gh6pm_8h.html#a86458ff0ca7e7b4c73ef836e176f4906">06116</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP4_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06117"></a><a class="code" href="tm4c123gh6pm_8h.html#a68a546660b31871e48189896a09b2213">06117</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP4_COMP1_S      16</span>
<a name="l06118"></a><a class="code" href="tm4c123gh6pm_8h.html#ac8f8bd888c549d58cf2813b13d45ad48">06118</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP4_COMP0_S      0</span>
<a name="l06119"></a>06119 <span class="preprocessor"></span>
<a name="l06120"></a>06120 <span class="comment">//*****************************************************************************</span>
<a name="l06121"></a>06121 <span class="comment">//</span>
<a name="l06122"></a>06122 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP5 register.</span>
<a name="l06123"></a>06123 <span class="comment">//</span>
<a name="l06124"></a>06124 <span class="comment">//*****************************************************************************</span>
<a name="l06125"></a><a class="code" href="tm4c123gh6pm_8h.html#a208f8ed73cb244fc0a657dc5bb47ebfd">06125</a> <span class="preprocessor">#define ADC_DCCMP5_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06126"></a><a class="code" href="tm4c123gh6pm_8h.html#ab23df4250a513d43c1e0320a5e3e28c2">06126</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP5_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06127"></a><a class="code" href="tm4c123gh6pm_8h.html#af01a6e0cfa861317f97efb24dc6a615b">06127</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP5_COMP1_S      16</span>
<a name="l06128"></a><a class="code" href="tm4c123gh6pm_8h.html#aea134aacf824a86acbfb1a456a2008ee">06128</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP5_COMP0_S      0</span>
<a name="l06129"></a>06129 <span class="preprocessor"></span>
<a name="l06130"></a>06130 <span class="comment">//*****************************************************************************</span>
<a name="l06131"></a>06131 <span class="comment">//</span>
<a name="l06132"></a>06132 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP6 register.</span>
<a name="l06133"></a>06133 <span class="comment">//</span>
<a name="l06134"></a>06134 <span class="comment">//*****************************************************************************</span>
<a name="l06135"></a><a class="code" href="tm4c123gh6pm_8h.html#aefb224508b4431464617eb8123d14ecf">06135</a> <span class="preprocessor">#define ADC_DCCMP6_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06136"></a><a class="code" href="tm4c123gh6pm_8h.html#aed6520379dd8abd167d1f7b324b0c71d">06136</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP6_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06137"></a><a class="code" href="tm4c123gh6pm_8h.html#a5416facfcd600cab797c445b0a0026f2">06137</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP6_COMP1_S      16</span>
<a name="l06138"></a><a class="code" href="tm4c123gh6pm_8h.html#a8dea7f60fe0af1fd84b49914c81aff1c">06138</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP6_COMP0_S      0</span>
<a name="l06139"></a>06139 <span class="preprocessor"></span>
<a name="l06140"></a>06140 <span class="comment">//*****************************************************************************</span>
<a name="l06141"></a>06141 <span class="comment">//</span>
<a name="l06142"></a>06142 <span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP7 register.</span>
<a name="l06143"></a>06143 <span class="comment">//</span>
<a name="l06144"></a>06144 <span class="comment">//*****************************************************************************</span>
<a name="l06145"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ccdbc835473d13fcf71f7b5e4cc1fdf">06145</a> <span class="preprocessor">#define ADC_DCCMP7_COMP1_M      0x0FFF0000  // Compare 1</span>
<a name="l06146"></a><a class="code" href="tm4c123gh6pm_8h.html#a86fb0f15d445fcadfe56b611ee9d49fd">06146</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP7_COMP0_M      0x00000FFF  // Compare 0</span>
<a name="l06147"></a><a class="code" href="tm4c123gh6pm_8h.html#acbe79dad1a2efebb6adde268c9859d12">06147</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP7_COMP1_S      16</span>
<a name="l06148"></a><a class="code" href="tm4c123gh6pm_8h.html#a0915db2b5ba8dd652e406dab9493274a">06148</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_DCCMP7_COMP0_S      0</span>
<a name="l06149"></a>06149 <span class="preprocessor"></span>
<a name="l06150"></a>06150 <span class="comment">//*****************************************************************************</span>
<a name="l06151"></a>06151 <span class="comment">//</span>
<a name="l06152"></a>06152 <span class="comment">// The following are defines for the bit fields in the ADC_O_PP register.</span>
<a name="l06153"></a>06153 <span class="comment">//</span>
<a name="l06154"></a>06154 <span class="comment">//*****************************************************************************</span>
<a name="l06155"></a><a class="code" href="tm4c123gh6pm_8h.html#a83eccd39dbafd54aa1e4d2da34dde2e2">06155</a> <span class="preprocessor">#define ADC_PP_TS               0x00800000  // Temperature Sensor</span>
<a name="l06156"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d47bbcc165dac786cb232dd96492ad2">06156</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_RSL_M            0x007C0000  // Resolution</span>
<a name="l06157"></a><a class="code" href="tm4c123gh6pm_8h.html#abf20d8601adbfb02c69108f9aa279ae9">06157</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_TYPE_M           0x00030000  // ADC Architecture</span>
<a name="l06158"></a><a class="code" href="tm4c123gh6pm_8h.html#ab420d300e3e4204c4e6e03b3bb71cb82">06158</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_TYPE_SAR         0x00000000  // SAR</span>
<a name="l06159"></a><a class="code" href="tm4c123gh6pm_8h.html#af251e897caae8d80961f0f5bc69c1d89">06159</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_DC_M             0x0000FC00  // Digital Comparator Count</span>
<a name="l06160"></a><a class="code" href="tm4c123gh6pm_8h.html#a43e6f03c570fe6dfa92e34a8742a1c37">06160</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_CH_M             0x000003F0  // ADC Channel Count</span>
<a name="l06161"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b0c9eecb9eb1c9bf1e5f6f43c6bf47d">06161</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_MSR_M            0x0000000F  // Maximum ADC Sample Rate</span>
<a name="l06162"></a><a class="code" href="tm4c123gh6pm_8h.html#abe7629b2ddb82d3687a670785450da08">06162</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_MSR_125K         0x00000001  // 125 ksps</span>
<a name="l06163"></a><a class="code" href="tm4c123gh6pm_8h.html#a8847b91755a69edb983694f1c6cbbae9">06163</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_MSR_250K         0x00000003  // 250 ksps</span>
<a name="l06164"></a><a class="code" href="tm4c123gh6pm_8h.html#a87af55ba47e28acf4255426cfc82f375">06164</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_MSR_500K         0x00000005  // 500 ksps</span>
<a name="l06165"></a><a class="code" href="tm4c123gh6pm_8h.html#ade98cb48e5af5cd4c71f9d046dc4d42d">06165</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_MSR_1M           0x00000007  // 1 Msps</span>
<a name="l06166"></a><a class="code" href="tm4c123gh6pm_8h.html#a71f0e2fafbfcd5104463babc051ace86">06166</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_RSL_S            18</span>
<a name="l06167"></a><a class="code" href="tm4c123gh6pm_8h.html#a2da4a48cf63be38e1fb8f109f58c4385">06167</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_DC_S             10</span>
<a name="l06168"></a><a class="code" href="tm4c123gh6pm_8h.html#a73e983dd3f3677edf4b958ee81cac5f9">06168</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PP_CH_S             4</span>
<a name="l06169"></a>06169 <span class="preprocessor"></span>
<a name="l06170"></a>06170 <span class="comment">//*****************************************************************************</span>
<a name="l06171"></a>06171 <span class="comment">//</span>
<a name="l06172"></a>06172 <span class="comment">// The following are defines for the bit fields in the ADC_O_PC register.</span>
<a name="l06173"></a>06173 <span class="comment">//</span>
<a name="l06174"></a>06174 <span class="comment">//*****************************************************************************</span>
<a name="l06175"></a><a class="code" href="tm4c123gh6pm_8h.html#ab915f18994bdfc23d2bee09c2e9e1930">06175</a> <span class="preprocessor">#define ADC_PC_SR_M             0x0000000F  // ADC Sample Rate</span>
<a name="l06176"></a><a class="code" href="tm4c123gh6pm_8h.html#a71975ce8c12e97badb12b59a9d6c71f6">06176</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PC_SR_125K          0x00000001  // 125 ksps</span>
<a name="l06177"></a><a class="code" href="tm4c123gh6pm_8h.html#af406c64f53e4247a4eb3822d1ae1c581">06177</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PC_SR_250K          0x00000003  // 250 ksps</span>
<a name="l06178"></a><a class="code" href="tm4c123gh6pm_8h.html#ad68eb848b3fd060cfb7f706f6d144bbc">06178</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PC_SR_500K          0x00000005  // 500 ksps</span>
<a name="l06179"></a><a class="code" href="tm4c123gh6pm_8h.html#ace5ce6e1f51b85ef2128252ab0b40f6b">06179</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_PC_SR_1M            0x00000007  // 1 Msps</span>
<a name="l06180"></a>06180 <span class="preprocessor"></span>
<a name="l06181"></a>06181 <span class="comment">//*****************************************************************************</span>
<a name="l06182"></a>06182 <span class="comment">//</span>
<a name="l06183"></a>06183 <span class="comment">// The following are defines for the bit fields in the ADC_O_CC register.</span>
<a name="l06184"></a>06184 <span class="comment">//</span>
<a name="l06185"></a>06185 <span class="comment">//*****************************************************************************</span>
<a name="l06186"></a><a class="code" href="tm4c123gh6pm_8h.html#a69bf8a23e6ece5c132c9557d838fe841">06186</a> <span class="preprocessor">#define ADC_CC_CS_M             0x0000000F  // ADC Clock Source</span>
<a name="l06187"></a><a class="code" href="tm4c123gh6pm_8h.html#a18f8160d59b6870663830c36daeef818">06187</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CC_CS_SYSPLL        0x00000000  // PLL VCO divided by CLKDIV</span>
<a name="l06188"></a><a class="code" href="tm4c123gh6pm_8h.html#a214409e8dc18ee6d8b6c9bd9716b555e">06188</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC_CC_CS_PIOSC         0x00000001  // PIOSC</span>
<a name="l06189"></a>06189 <span class="preprocessor"></span>
<a name="l06190"></a>06190 <span class="comment">//*****************************************************************************</span>
<a name="l06191"></a>06191 <span class="comment">//</span>
<a name="l06192"></a>06192 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACMIS register.</span>
<a name="l06193"></a>06193 <span class="comment">//</span>
<a name="l06194"></a>06194 <span class="comment">//*****************************************************************************</span>
<a name="l06195"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f60d4ad759098ba442a4a982329d75d">06195</a> <span class="preprocessor">#define COMP_ACMIS_IN1          0x00000002  // Comparator 1 Masked Interrupt</span>
<a name="l06196"></a>06196 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l06197"></a><a class="code" href="tm4c123gh6pm_8h.html#a87fa7599b2bb3169b98c156b17dbfdd6">06197</a> <span class="preprocessor">#define COMP_ACMIS_IN0          0x00000001  // Comparator 0 Masked Interrupt</span>
<a name="l06198"></a>06198 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l06199"></a>06199 
<a name="l06200"></a>06200 <span class="comment">//*****************************************************************************</span>
<a name="l06201"></a>06201 <span class="comment">//</span>
<a name="l06202"></a>06202 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACRIS register.</span>
<a name="l06203"></a>06203 <span class="comment">//</span>
<a name="l06204"></a>06204 <span class="comment">//*****************************************************************************</span>
<a name="l06205"></a><a class="code" href="tm4c123gh6pm_8h.html#af2cc9ee7e495fedcb3c4ee2daecb553f">06205</a> <span class="preprocessor">#define COMP_ACRIS_IN1          0x00000002  // Comparator 1 Interrupt Status</span>
<a name="l06206"></a><a class="code" href="tm4c123gh6pm_8h.html#a357fe4111d1c757ced4873ad7ea73366">06206</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACRIS_IN0          0x00000001  // Comparator 0 Interrupt Status</span>
<a name="l06207"></a>06207 <span class="preprocessor"></span>
<a name="l06208"></a>06208 <span class="comment">//*****************************************************************************</span>
<a name="l06209"></a>06209 <span class="comment">//</span>
<a name="l06210"></a>06210 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACINTEN register.</span>
<a name="l06211"></a>06211 <span class="comment">//</span>
<a name="l06212"></a>06212 <span class="comment">//*****************************************************************************</span>
<a name="l06213"></a><a class="code" href="tm4c123gh6pm_8h.html#aeaf1e6664d308592734fe071a7bd95aa">06213</a> <span class="preprocessor">#define COMP_ACINTEN_IN1        0x00000002  // Comparator 1 Interrupt Enable</span>
<a name="l06214"></a><a class="code" href="tm4c123gh6pm_8h.html#ad752e9d881495461b2a194ad1e916b2e">06214</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACINTEN_IN0        0x00000001  // Comparator 0 Interrupt Enable</span>
<a name="l06215"></a>06215 <span class="preprocessor"></span>
<a name="l06216"></a>06216 <span class="comment">//*****************************************************************************</span>
<a name="l06217"></a>06217 <span class="comment">//</span>
<a name="l06218"></a>06218 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACREFCTL</span>
<a name="l06219"></a>06219 <span class="comment">// register.</span>
<a name="l06220"></a>06220 <span class="comment">//</span>
<a name="l06221"></a>06221 <span class="comment">//*****************************************************************************</span>
<a name="l06222"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bcc4d56f06c595be5746613b0666d9c">06222</a> <span class="preprocessor">#define COMP_ACREFCTL_EN        0x00000200  // Resistor Ladder Enable</span>
<a name="l06223"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b600744c5e9c5b0081f658ec060173e">06223</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACREFCTL_RNG       0x00000100  // Resistor Ladder Range</span>
<a name="l06224"></a><a class="code" href="tm4c123gh6pm_8h.html#affb32111604b87dd26f1b3880b305e82">06224</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACREFCTL_VREF_M    0x0000000F  // Resistor Ladder Voltage Ref</span>
<a name="l06225"></a><a class="code" href="tm4c123gh6pm_8h.html#a7647dd4c6b88871f2f0216df76e24c14">06225</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACREFCTL_VREF_S    0</span>
<a name="l06226"></a>06226 <span class="preprocessor"></span>
<a name="l06227"></a>06227 <span class="comment">//*****************************************************************************</span>
<a name="l06228"></a>06228 <span class="comment">//</span>
<a name="l06229"></a>06229 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT0 register.</span>
<a name="l06230"></a>06230 <span class="comment">//</span>
<a name="l06231"></a>06231 <span class="comment">//*****************************************************************************</span>
<a name="l06232"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0efa2a6cd92a1aedbcf3b78239f898e">06232</a> <span class="preprocessor">#define COMP_ACSTAT0_OVAL       0x00000002  // Comparator Output Value</span>
<a name="l06233"></a>06233 <span class="preprocessor"></span>
<a name="l06234"></a>06234 <span class="comment">//*****************************************************************************</span>
<a name="l06235"></a>06235 <span class="comment">//</span>
<a name="l06236"></a>06236 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL0 register.</span>
<a name="l06237"></a>06237 <span class="comment">//</span>
<a name="l06238"></a>06238 <span class="comment">//*****************************************************************************</span>
<a name="l06239"></a><a class="code" href="tm4c123gh6pm_8h.html#aae439164d3338969d86951a320e98639">06239</a> <span class="preprocessor">#define COMP_ACCTL0_TOEN        0x00000800  // Trigger Output Enable</span>
<a name="l06240"></a><a class="code" href="tm4c123gh6pm_8h.html#a9654dfb0c1e618b57cecfc33e9180cf8">06240</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_M     0x00000600  // Analog Source Positive</span>
<a name="l06241"></a><a class="code" href="tm4c123gh6pm_8h.html#adafd5881209410c67d4e7891423a3552">06241</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN   0x00000000  // Pin value of Cn+</span>
<a name="l06242"></a><a class="code" href="tm4c123gh6pm_8h.html#a3dc46d2d5f3cecf3b2c97c5bbb2eed0e">06242</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN0  0x00000200  // Pin value of C0+</span>
<a name="l06243"></a><a class="code" href="tm4c123gh6pm_8h.html#ac86454a18e1acf389c47b0024d1dc7fb">06243</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_REF   0x00000400  // Internal voltage reference</span>
<a name="l06244"></a><a class="code" href="tm4c123gh6pm_8h.html#aade3bcf9ae4f99eb0ead21e740d43042">06244</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_TSLVAL      0x00000080  // Trigger Sense Level Value</span>
<a name="l06245"></a><a class="code" href="tm4c123gh6pm_8h.html#a4771a0ed52d1f9ff54d72e89fcec64f7">06245</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_M      0x00000060  // Trigger Sense</span>
<a name="l06246"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1de78e7a53902f47af441040e221b3f">06246</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL</span>
<a name="l06247"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0f595014900d76a3b231e47af2792dd">06247</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_FALL   0x00000020  // Falling edge</span>
<a name="l06248"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ee7c991792b181e9760a2f719b0e524">06248</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_RISE   0x00000040  // Rising edge</span>
<a name="l06249"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2b02ef1ef57b184a447144733bb2463">06249</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_BOTH   0x00000060  // Either edge</span>
<a name="l06250"></a><a class="code" href="tm4c123gh6pm_8h.html#a92ac387e30d8399774f0e20a391bf2b3">06250</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ISLVAL      0x00000010  // Interrupt Sense Level Value</span>
<a name="l06251"></a><a class="code" href="tm4c123gh6pm_8h.html#a6594ddead1fbe8f19d04ef6f3944f993">06251</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_M      0x0000000C  // Interrupt Sense</span>
<a name="l06252"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a6f4bf1b74ae7de7bd45758f4c1779c">06252</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL</span>
<a name="l06253"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d284f697db8063f05fb38aeceaa22e0">06253</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_FALL   0x00000004  // Falling edge</span>
<a name="l06254"></a><a class="code" href="tm4c123gh6pm_8h.html#a4467ec01813fa91e6bd98815a37a41bb">06254</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_RISE   0x00000008  // Rising edge</span>
<a name="l06255"></a><a class="code" href="tm4c123gh6pm_8h.html#af9a4c8eda756ca958eb6330b755b12e6">06255</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_BOTH   0x0000000C  // Either edge</span>
<a name="l06256"></a><a class="code" href="tm4c123gh6pm_8h.html#a4babb17b0c89b3e261d020cbb93d1497">06256</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL0_CINV        0x00000002  // Comparator Output Invert</span>
<a name="l06257"></a>06257 <span class="preprocessor"></span>
<a name="l06258"></a>06258 <span class="comment">//*****************************************************************************</span>
<a name="l06259"></a>06259 <span class="comment">//</span>
<a name="l06260"></a>06260 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT1 register.</span>
<a name="l06261"></a>06261 <span class="comment">//</span>
<a name="l06262"></a>06262 <span class="comment">//*****************************************************************************</span>
<a name="l06263"></a><a class="code" href="tm4c123gh6pm_8h.html#a7604b7950717fbc4f930b42811cf59eb">06263</a> <span class="preprocessor">#define COMP_ACSTAT1_OVAL       0x00000002  // Comparator Output Value</span>
<a name="l06264"></a>06264 <span class="preprocessor"></span>
<a name="l06265"></a>06265 <span class="comment">//*****************************************************************************</span>
<a name="l06266"></a>06266 <span class="comment">//</span>
<a name="l06267"></a>06267 <span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL1 register.</span>
<a name="l06268"></a>06268 <span class="comment">//</span>
<a name="l06269"></a>06269 <span class="comment">//*****************************************************************************</span>
<a name="l06270"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f3405eecafb6c257800ae7361576045">06270</a> <span class="preprocessor">#define COMP_ACCTL1_TOEN        0x00000800  // Trigger Output Enable</span>
<a name="l06271"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f5e3eb0dfffcb1e136bfda68c99f96e">06271</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_M     0x00000600  // Analog Source Positive</span>
<a name="l06272"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7b63d9b935c4eb437cc4c6e72368339">06272</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN   0x00000000  // Pin value of Cn+</span>
<a name="l06273"></a><a class="code" href="tm4c123gh6pm_8h.html#abf7130f71acc9e004fd0672560c04cb6">06273</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN0  0x00000200  // Pin value of C0+</span>
<a name="l06274"></a><a class="code" href="tm4c123gh6pm_8h.html#afed1d029af20ef9f56aa7baf36a56731">06274</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_REF   0x00000400  // Internal voltage reference</span>
<a name="l06275"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ed71206505fb61166eaa70da76650a0">06275</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_TSLVAL      0x00000080  // Trigger Sense Level Value</span>
<a name="l06276"></a><a class="code" href="tm4c123gh6pm_8h.html#a14c85c7cc6baddabe8c8613aed499825">06276</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_M      0x00000060  // Trigger Sense</span>
<a name="l06277"></a><a class="code" href="tm4c123gh6pm_8h.html#ab279eb74979e5db2beb2c7d1bc1ccb54">06277</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_LEVEL  0x00000000  // Level sense, see TSLVAL</span>
<a name="l06278"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b74b29ec47ecc6b88478ef6b1f3ff82">06278</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_FALL   0x00000020  // Falling edge</span>
<a name="l06279"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3eb6bc050c6b15540f246975e7ddaf7">06279</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_RISE   0x00000040  // Rising edge</span>
<a name="l06280"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fb18b1fcd6801b670ea3c9b09fc04e1">06280</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_BOTH   0x00000060  // Either edge</span>
<a name="l06281"></a><a class="code" href="tm4c123gh6pm_8h.html#a029006841b6f39a1a1409c7f3af91997">06281</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ISLVAL      0x00000010  // Interrupt Sense Level Value</span>
<a name="l06282"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6be2f47547fd53ded899e3af3492fb4">06282</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_M      0x0000000C  // Interrupt Sense</span>
<a name="l06283"></a><a class="code" href="tm4c123gh6pm_8h.html#a042ab56e10d6d0da6cd0be35ad57b8f9">06283</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_LEVEL  0x00000000  // Level sense, see ISLVAL</span>
<a name="l06284"></a><a class="code" href="tm4c123gh6pm_8h.html#ac16e838e13be05c24e5c81ad8351bc95">06284</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_FALL   0x00000004  // Falling edge</span>
<a name="l06285"></a><a class="code" href="tm4c123gh6pm_8h.html#a60547f3e18c167af3b97996b7412c34f">06285</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_RISE   0x00000008  // Rising edge</span>
<a name="l06286"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ea9889e413f8510ffbfd7ddab2983ac">06286</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_BOTH   0x0000000C  // Either edge</span>
<a name="l06287"></a><a class="code" href="tm4c123gh6pm_8h.html#afa884eab599412147dd259544c46b93d">06287</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_ACCTL1_CINV        0x00000002  // Comparator Output Invert</span>
<a name="l06288"></a>06288 <span class="preprocessor"></span>
<a name="l06289"></a>06289 <span class="comment">//*****************************************************************************</span>
<a name="l06290"></a>06290 <span class="comment">//</span>
<a name="l06291"></a>06291 <span class="comment">// The following are defines for the bit fields in the COMP_O_PP register.</span>
<a name="l06292"></a>06292 <span class="comment">//</span>
<a name="l06293"></a>06293 <span class="comment">//*****************************************************************************</span>
<a name="l06294"></a><a class="code" href="tm4c123gh6pm_8h.html#a0244fb2998a4d0849920b39806912082">06294</a> <span class="preprocessor">#define COMP_PP_C1O             0x00020000  // Comparator Output 1 Present</span>
<a name="l06295"></a><a class="code" href="tm4c123gh6pm_8h.html#a7937a244a93f88645de4e750ab748abf">06295</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_PP_C0O             0x00010000  // Comparator Output 0 Present</span>
<a name="l06296"></a><a class="code" href="tm4c123gh6pm_8h.html#ab09372cc58833093e3836bb8965a38e6">06296</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_PP_CMP1            0x00000002  // Comparator 1 Present</span>
<a name="l06297"></a><a class="code" href="tm4c123gh6pm_8h.html#a52f0be4268a139fefd12c5c767eccdd7">06297</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_PP_CMP0            0x00000001  // Comparator 0 Present</span>
<a name="l06298"></a>06298 <span class="preprocessor"></span>
<a name="l06299"></a>06299 <span class="comment">//*****************************************************************************</span>
<a name="l06300"></a>06300 <span class="comment">//</span>
<a name="l06301"></a>06301 <span class="comment">// The following are defines for the bit fields in the CAN_O_CTL register.</span>
<a name="l06302"></a>06302 <span class="comment">//</span>
<a name="l06303"></a>06303 <span class="comment">//*****************************************************************************</span>
<a name="l06304"></a><a class="code" href="tm4c123gh6pm_8h.html#a2963a2f2d6852c18534fa7b953938b62">06304</a> <span class="preprocessor">#define CAN_CTL_TEST            0x00000080  // Test Mode Enable</span>
<a name="l06305"></a><a class="code" href="tm4c123gh6pm_8h.html#aea9262df6dc9fce95ea7b0817604e745">06305</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_CTL_CCE             0x00000040  // Configuration Change Enable</span>
<a name="l06306"></a><a class="code" href="tm4c123gh6pm_8h.html#a18993295b55d8d847bad3f7443f39077">06306</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_CTL_DAR             0x00000020  // Disable Automatic-Retransmission</span>
<a name="l06307"></a><a class="code" href="tm4c123gh6pm_8h.html#adcd830f70200e2133ca49243f98ce512">06307</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_CTL_EIE             0x00000008  // Error Interrupt Enable</span>
<a name="l06308"></a><a class="code" href="tm4c123gh6pm_8h.html#a6611fbeb800d02e41f23be24cb3c5e8a">06308</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_CTL_SIE             0x00000004  // Status Interrupt Enable</span>
<a name="l06309"></a><a class="code" href="tm4c123gh6pm_8h.html#abdc2dc4ed20896716d77d16049d7e3ab">06309</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_CTL_IE              0x00000002  // CAN Interrupt Enable</span>
<a name="l06310"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1ef01ed2b07ee875608c73a70e97c53">06310</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_CTL_INIT            0x00000001  // Initialization</span>
<a name="l06311"></a>06311 <span class="preprocessor"></span>
<a name="l06312"></a>06312 <span class="comment">//*****************************************************************************</span>
<a name="l06313"></a>06313 <span class="comment">//</span>
<a name="l06314"></a>06314 <span class="comment">// The following are defines for the bit fields in the CAN_O_STS register.</span>
<a name="l06315"></a>06315 <span class="comment">//</span>
<a name="l06316"></a>06316 <span class="comment">//*****************************************************************************</span>
<a name="l06317"></a><a class="code" href="tm4c123gh6pm_8h.html#a006fffaee6e98ca203e3945d4e0a4f01">06317</a> <span class="preprocessor">#define CAN_STS_BOFF            0x00000080  // Bus-Off Status</span>
<a name="l06318"></a><a class="code" href="tm4c123gh6pm_8h.html#a773622a4ef0adfe0cc5c15af91947692">06318</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_EWARN           0x00000040  // Warning Status</span>
<a name="l06319"></a><a class="code" href="tm4c123gh6pm_8h.html#a64bbaefd30cd330e7d95b2d40485e78e">06319</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_EPASS           0x00000020  // Error Passive</span>
<a name="l06320"></a><a class="code" href="tm4c123gh6pm_8h.html#a06cd908b190e3bf6de6af5d607d2859b">06320</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_RXOK            0x00000010  // Received a Message Successfully</span>
<a name="l06321"></a><a class="code" href="tm4c123gh6pm_8h.html#afa6e8abbaf4b70e50cb5c9ab8d8c8d1a">06321</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_TXOK            0x00000008  // Transmitted a Message</span>
<a name="l06322"></a>06322 <span class="preprocessor"></span>                                            <span class="comment">// Successfully</span>
<a name="l06323"></a><a class="code" href="tm4c123gh6pm_8h.html#ae10cf6e0db5b8d432f9857b1ac37fbbe">06323</a> <span class="preprocessor">#define CAN_STS_LEC_M           0x00000007  // Last Error Code</span>
<a name="l06324"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cd3d5744194209a2474b43d68779cc1">06324</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_NONE        0x00000000  // No Error</span>
<a name="l06325"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a6d3d32cd5e34be949766099c844bae">06325</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_STUFF       0x00000001  // Stuff Error</span>
<a name="l06326"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cfc5ecc95acc593688122155e65bd3e">06326</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_FORM        0x00000002  // Format Error</span>
<a name="l06327"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d61791fa7edcd2a77363dcfe7c60a52">06327</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_ACK         0x00000003  // ACK Error</span>
<a name="l06328"></a><a class="code" href="tm4c123gh6pm_8h.html#aaedeedfcab8c82be8f9d40b838ed11ca">06328</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_BIT1        0x00000004  // Bit 1 Error</span>
<a name="l06329"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5fe5336da1ac2301b799701034e21b5">06329</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_BIT0        0x00000005  // Bit 0 Error</span>
<a name="l06330"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf02f1833d093cc9d7a0b15c36e4b88b">06330</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_CRC         0x00000006  // CRC Error</span>
<a name="l06331"></a><a class="code" href="tm4c123gh6pm_8h.html#a80f169ac88ec441883752b7452032446">06331</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_STS_LEC_NOEVENT     0x00000007  // No Event</span>
<a name="l06332"></a>06332 <span class="preprocessor"></span>
<a name="l06333"></a>06333 <span class="comment">//*****************************************************************************</span>
<a name="l06334"></a>06334 <span class="comment">//</span>
<a name="l06335"></a>06335 <span class="comment">// The following are defines for the bit fields in the CAN_O_ERR register.</span>
<a name="l06336"></a>06336 <span class="comment">//</span>
<a name="l06337"></a>06337 <span class="comment">//*****************************************************************************</span>
<a name="l06338"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a6f949029c21725e65fbacc5604db87">06338</a> <span class="preprocessor">#define CAN_ERR_RP              0x00008000  // Received Error Passive</span>
<a name="l06339"></a><a class="code" href="tm4c123gh6pm_8h.html#a5af768a06dd21f82408b653340bc764a">06339</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ERR_REC_M           0x00007F00  // Receive Error Counter</span>
<a name="l06340"></a><a class="code" href="tm4c123gh6pm_8h.html#af15ba8042d32b329f469aff8a0febe4e">06340</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ERR_TEC_M           0x000000FF  // Transmit Error Counter</span>
<a name="l06341"></a><a class="code" href="tm4c123gh6pm_8h.html#acb7bb617fe25c6e02e2d7db893bdfaf6">06341</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ERR_REC_S           8</span>
<a name="l06342"></a><a class="code" href="tm4c123gh6pm_8h.html#af7c06af0d6d0b12946780a5a6acaf13c">06342</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_ERR_TEC_S           0</span>
<a name="l06343"></a>06343 <span class="preprocessor"></span>
<a name="l06344"></a>06344 <span class="comment">//*****************************************************************************</span>
<a name="l06345"></a>06345 <span class="comment">//</span>
<a name="l06346"></a>06346 <span class="comment">// The following are defines for the bit fields in the CAN_O_BIT register.</span>
<a name="l06347"></a>06347 <span class="comment">//</span>
<a name="l06348"></a>06348 <span class="comment">//*****************************************************************************</span>
<a name="l06349"></a><a class="code" href="tm4c123gh6pm_8h.html#a522ee1e9168abca71a6e9ead7f21df96">06349</a> <span class="preprocessor">#define CAN_BIT_TSEG2_M         0x00007000  // Time Segment after Sample Point</span>
<a name="l06350"></a><a class="code" href="tm4c123gh6pm_8h.html#a1db83e803a101a703fbbd7af448dc8a1">06350</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_TSEG1_M         0x00000F00  // Time Segment Before Sample Point</span>
<a name="l06351"></a><a class="code" href="tm4c123gh6pm_8h.html#afa008702003847bab1850bfaf1cec012">06351</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_SJW_M           0x000000C0  // (Re)Synchronization Jump Width</span>
<a name="l06352"></a><a class="code" href="tm4c123gh6pm_8h.html#a7558fc2c52cd9f63a99b884f12085848">06352</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_BRP_M           0x0000003F  // Baud Rate Prescaler</span>
<a name="l06353"></a><a class="code" href="tm4c123gh6pm_8h.html#aac0592d3b3c1babd034c433fa7578e0b">06353</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_TSEG2_S         12</span>
<a name="l06354"></a><a class="code" href="tm4c123gh6pm_8h.html#aae71cde62b984f8fcdeb4b7d16f2cba1">06354</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_TSEG1_S         8</span>
<a name="l06355"></a><a class="code" href="tm4c123gh6pm_8h.html#ae513439fe1397ac72711ff71307804f8">06355</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_SJW_S           6</span>
<a name="l06356"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fbdd40ed37549523cd3f3d9af60e97e">06356</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BIT_BRP_S           0</span>
<a name="l06357"></a>06357 <span class="preprocessor"></span>
<a name="l06358"></a>06358 <span class="comment">//*****************************************************************************</span>
<a name="l06359"></a>06359 <span class="comment">//</span>
<a name="l06360"></a>06360 <span class="comment">// The following are defines for the bit fields in the CAN_O_INT register.</span>
<a name="l06361"></a>06361 <span class="comment">//</span>
<a name="l06362"></a>06362 <span class="comment">//*****************************************************************************</span>
<a name="l06363"></a><a class="code" href="tm4c123gh6pm_8h.html#a9afdd2b833f08bfbdc5c327450238615">06363</a> <span class="preprocessor">#define CAN_INT_INTID_M         0x0000FFFF  // Interrupt Identifier</span>
<a name="l06364"></a><a class="code" href="tm4c123gh6pm_8h.html#a546e7bd2aee01650b9be99b46cda3eb9">06364</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_INT_INTID_NONE      0x00000000  // No interrupt pending</span>
<a name="l06365"></a><a class="code" href="tm4c123gh6pm_8h.html#a20f8cb17967fc1b1c22a066fa359bd2e">06365</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_INT_INTID_STATUS    0x00008000  // Status Interrupt</span>
<a name="l06366"></a>06366 <span class="preprocessor"></span>
<a name="l06367"></a>06367 <span class="comment">//*****************************************************************************</span>
<a name="l06368"></a>06368 <span class="comment">//</span>
<a name="l06369"></a>06369 <span class="comment">// The following are defines for the bit fields in the CAN_O_TST register.</span>
<a name="l06370"></a>06370 <span class="comment">//</span>
<a name="l06371"></a>06371 <span class="comment">//*****************************************************************************</span>
<a name="l06372"></a><a class="code" href="tm4c123gh6pm_8h.html#ad480f601e53da799b5dcba14bf83d725">06372</a> <span class="preprocessor">#define CAN_TST_RX              0x00000080  // Receive Observation</span>
<a name="l06373"></a><a class="code" href="tm4c123gh6pm_8h.html#a20bc02e70e7fd065e842f80831d42818">06373</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_TX_M            0x00000060  // Transmit Control</span>
<a name="l06374"></a><a class="code" href="tm4c123gh6pm_8h.html#aaea07bbd2bbdbd50a0e29f8e4e4ba7cb">06374</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_TX_CANCTL       0x00000000  // CAN Module Control</span>
<a name="l06375"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6100a014b2313dbf887a8cc258c7c33">06375</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_TX_SAMPLE       0x00000020  // Sample Point</span>
<a name="l06376"></a><a class="code" href="tm4c123gh6pm_8h.html#a214d9e512cc310986d2729a5367b8857">06376</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_TX_DOMINANT     0x00000040  // Driven Low</span>
<a name="l06377"></a><a class="code" href="tm4c123gh6pm_8h.html#a628d46a7ebb0efa7e1c3d4ac9fbfb3e3">06377</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_TX_RECESSIVE    0x00000060  // Driven High</span>
<a name="l06378"></a><a class="code" href="tm4c123gh6pm_8h.html#a165ce0a3d42b744b067e5d5b10a69b95">06378</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_LBACK           0x00000010  // Loopback Mode</span>
<a name="l06379"></a><a class="code" href="tm4c123gh6pm_8h.html#aab323b76ee86e80bbd9c0d6a4b4d6f8e">06379</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_SILENT          0x00000008  // Silent Mode</span>
<a name="l06380"></a><a class="code" href="tm4c123gh6pm_8h.html#af9255cd2e3fc8b76602a73120dda8bfd">06380</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TST_BASIC           0x00000004  // Basic Mode</span>
<a name="l06381"></a>06381 <span class="preprocessor"></span>
<a name="l06382"></a>06382 <span class="comment">//*****************************************************************************</span>
<a name="l06383"></a>06383 <span class="comment">//</span>
<a name="l06384"></a>06384 <span class="comment">// The following are defines for the bit fields in the CAN_O_BRPE register.</span>
<a name="l06385"></a>06385 <span class="comment">//</span>
<a name="l06386"></a>06386 <span class="comment">//*****************************************************************************</span>
<a name="l06387"></a><a class="code" href="tm4c123gh6pm_8h.html#a3da55e49eabef76186df07ee6993ae51">06387</a> <span class="preprocessor">#define CAN_BRPE_BRPE_M         0x0000000F  // Baud Rate Prescaler Extension</span>
<a name="l06388"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5d1d9c75267ef36864be3e0a76eb475">06388</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_BRPE_BRPE_S         0</span>
<a name="l06389"></a>06389 <span class="preprocessor"></span>
<a name="l06390"></a>06390 <span class="comment">//*****************************************************************************</span>
<a name="l06391"></a>06391 <span class="comment">//</span>
<a name="l06392"></a>06392 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CRQ register.</span>
<a name="l06393"></a>06393 <span class="comment">//</span>
<a name="l06394"></a>06394 <span class="comment">//*****************************************************************************</span>
<a name="l06395"></a><a class="code" href="tm4c123gh6pm_8h.html#acdefd7830a26bca16b676dba5598b66d">06395</a> <span class="preprocessor">#define CAN_IF1CRQ_BUSY         0x00008000  // Busy Flag</span>
<a name="l06396"></a><a class="code" href="tm4c123gh6pm_8h.html#ab55e3e802b91a63c8adec7b5b70a989b">06396</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CRQ_MNUM_M       0x0000003F  // Message Number</span>
<a name="l06397"></a><a class="code" href="tm4c123gh6pm_8h.html#ab97492c2188bcb25e8a1c8a4689b4707">06397</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CRQ_MNUM_S       0</span>
<a name="l06398"></a>06398 <span class="preprocessor"></span>
<a name="l06399"></a>06399 <span class="comment">//*****************************************************************************</span>
<a name="l06400"></a>06400 <span class="comment">//</span>
<a name="l06401"></a>06401 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CMSK register.</span>
<a name="l06402"></a>06402 <span class="comment">//</span>
<a name="l06403"></a>06403 <span class="comment">//*****************************************************************************</span>
<a name="l06404"></a><a class="code" href="tm4c123gh6pm_8h.html#af00e227e4d72a2b47cfd5a31bf3b261d">06404</a> <span class="preprocessor">#define CAN_IF1CMSK_WRNRD       0x00000080  // Write, Not Read</span>
<a name="l06405"></a><a class="code" href="tm4c123gh6pm_8h.html#a3da272cd5f07203740b6d98d527b8b96">06405</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_MASK        0x00000040  // Access Mask Bits</span>
<a name="l06406"></a><a class="code" href="tm4c123gh6pm_8h.html#a46ff14762fa3eecad699c4c0a2f71944">06406</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_ARB         0x00000020  // Access Arbitration Bits</span>
<a name="l06407"></a><a class="code" href="tm4c123gh6pm_8h.html#ae67ae84bd00fc509ed7a025f1608fc29">06407</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_CONTROL     0x00000010  // Access Control Bits</span>
<a name="l06408"></a><a class="code" href="tm4c123gh6pm_8h.html#aa57248d35f2b29e2a2f8e9fe684e7677">06408</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit</span>
<a name="l06409"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ea0427c10c0b69d8da0cc5c8be449ea">06409</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_NEWDAT      0x00000004  // Access New Data</span>
<a name="l06410"></a><a class="code" href="tm4c123gh6pm_8h.html#a75ef57730464cf74215f681785b710d1">06410</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_TXRQST      0x00000004  // Access Transmission Request</span>
<a name="l06411"></a><a class="code" href="tm4c123gh6pm_8h.html#a9acd5e5e84d4ec86afcf8b8c2c884248">06411</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3</span>
<a name="l06412"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0a8df1a3d309780888bb9019de5994a">06412</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7</span>
<a name="l06413"></a>06413 <span class="preprocessor"></span>
<a name="l06414"></a>06414 <span class="comment">//*****************************************************************************</span>
<a name="l06415"></a>06415 <span class="comment">//</span>
<a name="l06416"></a>06416 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK1 register.</span>
<a name="l06417"></a>06417 <span class="comment">//</span>
<a name="l06418"></a>06418 <span class="comment">//*****************************************************************************</span>
<a name="l06419"></a><a class="code" href="tm4c123gh6pm_8h.html#aea08a0d7b0443f01fb9d8aba6dddc49e">06419</a> <span class="preprocessor">#define CAN_IF1MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask</span>
<a name="l06420"></a><a class="code" href="tm4c123gh6pm_8h.html#a756e51a3fc49714c912e43089bd48781">06420</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MSK1_IDMSK_S     0</span>
<a name="l06421"></a>06421 <span class="preprocessor"></span>
<a name="l06422"></a>06422 <span class="comment">//*****************************************************************************</span>
<a name="l06423"></a>06423 <span class="comment">//</span>
<a name="l06424"></a>06424 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK2 register.</span>
<a name="l06425"></a>06425 <span class="comment">//</span>
<a name="l06426"></a>06426 <span class="comment">//*****************************************************************************</span>
<a name="l06427"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b0a0eb1094a504a0d8cf4b2aa10340f">06427</a> <span class="preprocessor">#define CAN_IF1MSK2_MXTD        0x00008000  // Mask Extended Identifier</span>
<a name="l06428"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9fff4ea5089e7bef8455237fcce5d0d">06428</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MSK2_MDIR        0x00004000  // Mask Message Direction</span>
<a name="l06429"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a1ff4f3f8e143c4812610bda59d110f">06429</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MSK2_IDMSK_M     0x00001FFF  // Identifier Mask</span>
<a name="l06430"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a2ae66c94f30c2a98a138683ae6150e">06430</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MSK2_IDMSK_S     0</span>
<a name="l06431"></a>06431 <span class="preprocessor"></span>
<a name="l06432"></a>06432 <span class="comment">//*****************************************************************************</span>
<a name="l06433"></a>06433 <span class="comment">//</span>
<a name="l06434"></a>06434 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB1 register.</span>
<a name="l06435"></a>06435 <span class="comment">//</span>
<a name="l06436"></a>06436 <span class="comment">//*****************************************************************************</span>
<a name="l06437"></a><a class="code" href="tm4c123gh6pm_8h.html#a3127889a0fb8304f4139d9a021419b2d">06437</a> <span class="preprocessor">#define CAN_IF1ARB1_ID_M        0x0000FFFF  // Message Identifier</span>
<a name="l06438"></a><a class="code" href="tm4c123gh6pm_8h.html#a4155ba30570656d369f2e95a35915db2">06438</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1ARB1_ID_S        0</span>
<a name="l06439"></a>06439 <span class="preprocessor"></span>
<a name="l06440"></a>06440 <span class="comment">//*****************************************************************************</span>
<a name="l06441"></a>06441 <span class="comment">//</span>
<a name="l06442"></a>06442 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB2 register.</span>
<a name="l06443"></a>06443 <span class="comment">//</span>
<a name="l06444"></a>06444 <span class="comment">//*****************************************************************************</span>
<a name="l06445"></a><a class="code" href="tm4c123gh6pm_8h.html#ad41d0ad96c595704f772601b59e4d1a6">06445</a> <span class="preprocessor">#define CAN_IF1ARB2_MSGVAL      0x00008000  // Message Valid</span>
<a name="l06446"></a><a class="code" href="tm4c123gh6pm_8h.html#a97435ac5ad7528954c4587a5f63d520b">06446</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1ARB2_XTD         0x00004000  // Extended Identifier</span>
<a name="l06447"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1cfc44f626d46436b70bf5c6ab4b477">06447</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1ARB2_DIR         0x00002000  // Message Direction</span>
<a name="l06448"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9d9fa5fda4f0e0f07fd1286f315bf51">06448</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1ARB2_ID_M        0x00001FFF  // Message Identifier</span>
<a name="l06449"></a><a class="code" href="tm4c123gh6pm_8h.html#a608c38aca9908e237096ddcd8fc65a2c">06449</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1ARB2_ID_S        0</span>
<a name="l06450"></a>06450 <span class="preprocessor"></span>
<a name="l06451"></a>06451 <span class="comment">//*****************************************************************************</span>
<a name="l06452"></a>06452 <span class="comment">//</span>
<a name="l06453"></a>06453 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MCTL register.</span>
<a name="l06454"></a>06454 <span class="comment">//</span>
<a name="l06455"></a>06455 <span class="comment">//*****************************************************************************</span>
<a name="l06456"></a><a class="code" href="tm4c123gh6pm_8h.html#aee0a1ed309d4e8d2685762f6cd147265">06456</a> <span class="preprocessor">#define CAN_IF1MCTL_NEWDAT      0x00008000  // New Data</span>
<a name="l06457"></a><a class="code" href="tm4c123gh6pm_8h.html#a7813ecbdd30247499d4339a4344d4102">06457</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_MSGLST      0x00004000  // Message Lost</span>
<a name="l06458"></a><a class="code" href="tm4c123gh6pm_8h.html#adac04b199197db28b34c9c13d4d6b9ca">06458</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_INTPND      0x00002000  // Interrupt Pending</span>
<a name="l06459"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e911f69ad77d25bf51ef1181de6880b">06459</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_UMASK       0x00001000  // Use Acceptance Mask</span>
<a name="l06460"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ecb8e7b5de7eecb2c3081618c7b4732">06460</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_TXIE        0x00000800  // Transmit Interrupt Enable</span>
<a name="l06461"></a><a class="code" href="tm4c123gh6pm_8h.html#aacf3956de09eb53abad09494b93ea303">06461</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_RXIE        0x00000400  // Receive Interrupt Enable</span>
<a name="l06462"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ce05e9b987ef87c70c797b0280b94fb">06462</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_RMTEN       0x00000200  // Remote Enable</span>
<a name="l06463"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ea1b9778334e424cf2bb31dff9eef84">06463</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_TXRQST      0x00000100  // Transmit Request</span>
<a name="l06464"></a><a class="code" href="tm4c123gh6pm_8h.html#acaf249bdfbec88c5dadb8bee297249aa">06464</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_EOB         0x00000080  // End of Buffer</span>
<a name="l06465"></a><a class="code" href="tm4c123gh6pm_8h.html#ac35986ffbbc66e48a14dca6b41bd2ac4">06465</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_DLC_M       0x0000000F  // Data Length Code</span>
<a name="l06466"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e06ad8dd07bd9c83634db56fbcf8dbe">06466</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1MCTL_DLC_S       0</span>
<a name="l06467"></a>06467 <span class="preprocessor"></span>
<a name="l06468"></a>06468 <span class="comment">//*****************************************************************************</span>
<a name="l06469"></a>06469 <span class="comment">//</span>
<a name="l06470"></a>06470 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA1 register.</span>
<a name="l06471"></a>06471 <span class="comment">//</span>
<a name="l06472"></a>06472 <span class="comment">//*****************************************************************************</span>
<a name="l06473"></a><a class="code" href="tm4c123gh6pm_8h.html#ac083fba106a39db42f96a96d4fce9891">06473</a> <span class="preprocessor">#define CAN_IF1DA1_DATA_M       0x0000FFFF  // Data</span>
<a name="l06474"></a><a class="code" href="tm4c123gh6pm_8h.html#a80b6fcc51d00bbbfc2907c52363d4975">06474</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1DA1_DATA_S       0</span>
<a name="l06475"></a>06475 <span class="preprocessor"></span>
<a name="l06476"></a>06476 <span class="comment">//*****************************************************************************</span>
<a name="l06477"></a>06477 <span class="comment">//</span>
<a name="l06478"></a>06478 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA2 register.</span>
<a name="l06479"></a>06479 <span class="comment">//</span>
<a name="l06480"></a>06480 <span class="comment">//*****************************************************************************</span>
<a name="l06481"></a><a class="code" href="tm4c123gh6pm_8h.html#a636ce3bf7199d5841fa13c47b3a0c6f2">06481</a> <span class="preprocessor">#define CAN_IF1DA2_DATA_M       0x0000FFFF  // Data</span>
<a name="l06482"></a><a class="code" href="tm4c123gh6pm_8h.html#a989392777bbebbdb7d5b11dca4cfea7d">06482</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1DA2_DATA_S       0</span>
<a name="l06483"></a>06483 <span class="preprocessor"></span>
<a name="l06484"></a>06484 <span class="comment">//*****************************************************************************</span>
<a name="l06485"></a>06485 <span class="comment">//</span>
<a name="l06486"></a>06486 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB1 register.</span>
<a name="l06487"></a>06487 <span class="comment">//</span>
<a name="l06488"></a>06488 <span class="comment">//*****************************************************************************</span>
<a name="l06489"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a90b1c991cb2461b2f65190e0039c4f">06489</a> <span class="preprocessor">#define CAN_IF1DB1_DATA_M       0x0000FFFF  // Data</span>
<a name="l06490"></a><a class="code" href="tm4c123gh6pm_8h.html#a25ca55ba9cb25b578715b1a48a08c774">06490</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1DB1_DATA_S       0</span>
<a name="l06491"></a>06491 <span class="preprocessor"></span>
<a name="l06492"></a>06492 <span class="comment">//*****************************************************************************</span>
<a name="l06493"></a>06493 <span class="comment">//</span>
<a name="l06494"></a>06494 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB2 register.</span>
<a name="l06495"></a>06495 <span class="comment">//</span>
<a name="l06496"></a>06496 <span class="comment">//*****************************************************************************</span>
<a name="l06497"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e183d356d18d4732c0329250e332dcc">06497</a> <span class="preprocessor">#define CAN_IF1DB2_DATA_M       0x0000FFFF  // Data</span>
<a name="l06498"></a><a class="code" href="tm4c123gh6pm_8h.html#a2060bdd3b6811d09ea550fc3d4415e16">06498</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF1DB2_DATA_S       0</span>
<a name="l06499"></a>06499 <span class="preprocessor"></span>
<a name="l06500"></a>06500 <span class="comment">//*****************************************************************************</span>
<a name="l06501"></a>06501 <span class="comment">//</span>
<a name="l06502"></a>06502 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CRQ register.</span>
<a name="l06503"></a>06503 <span class="comment">//</span>
<a name="l06504"></a>06504 <span class="comment">//*****************************************************************************</span>
<a name="l06505"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0b0fe323e40ee50c1454102f2e3c915">06505</a> <span class="preprocessor">#define CAN_IF2CRQ_BUSY         0x00008000  // Busy Flag</span>
<a name="l06506"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f46448a17d193af789b8b2a97668dd2">06506</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CRQ_MNUM_M       0x0000003F  // Message Number</span>
<a name="l06507"></a><a class="code" href="tm4c123gh6pm_8h.html#ae93781ef2f8e099a5d2b4862562cd742">06507</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CRQ_MNUM_S       0</span>
<a name="l06508"></a>06508 <span class="preprocessor"></span>
<a name="l06509"></a>06509 <span class="comment">//*****************************************************************************</span>
<a name="l06510"></a>06510 <span class="comment">//</span>
<a name="l06511"></a>06511 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CMSK register.</span>
<a name="l06512"></a>06512 <span class="comment">//</span>
<a name="l06513"></a>06513 <span class="comment">//*****************************************************************************</span>
<a name="l06514"></a><a class="code" href="tm4c123gh6pm_8h.html#afe89dc472b3c0c974238d8d021a11ac0">06514</a> <span class="preprocessor">#define CAN_IF2CMSK_WRNRD       0x00000080  // Write, Not Read</span>
<a name="l06515"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1da91167307102d5fa0e4ba7fe3ba10">06515</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_MASK        0x00000040  // Access Mask Bits</span>
<a name="l06516"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b5149c87bfaa9a73632b92696a6d444">06516</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_ARB         0x00000020  // Access Arbitration Bits</span>
<a name="l06517"></a><a class="code" href="tm4c123gh6pm_8h.html#af5d5ed2b0f3fc2b9911b5bc745dc4a68">06517</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_CONTROL     0x00000010  // Access Control Bits</span>
<a name="l06518"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ee9748e55adebed62b81d9804a03796">06518</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_CLRINTPND   0x00000008  // Clear Interrupt Pending Bit</span>
<a name="l06519"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ff43150508db09d9a2f973763cde7bd">06519</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_NEWDAT      0x00000004  // Access New Data</span>
<a name="l06520"></a><a class="code" href="tm4c123gh6pm_8h.html#a41134768b65e71c4be30861aecb791d1">06520</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_TXRQST      0x00000004  // Access Transmission Request</span>
<a name="l06521"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f2c66364e3547df72c046787ddf38cb">06521</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_DATAA       0x00000002  // Access Data Byte 0 to 3</span>
<a name="l06522"></a><a class="code" href="tm4c123gh6pm_8h.html#ae56dcbe2ad414f41d38bdb50a25549e6">06522</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2CMSK_DATAB       0x00000001  // Access Data Byte 4 to 7</span>
<a name="l06523"></a>06523 <span class="preprocessor"></span>
<a name="l06524"></a>06524 <span class="comment">//*****************************************************************************</span>
<a name="l06525"></a>06525 <span class="comment">//</span>
<a name="l06526"></a>06526 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK1 register.</span>
<a name="l06527"></a>06527 <span class="comment">//</span>
<a name="l06528"></a>06528 <span class="comment">//*****************************************************************************</span>
<a name="l06529"></a><a class="code" href="tm4c123gh6pm_8h.html#a14bad02c614e8a293b0cf86ba8a409e6">06529</a> <span class="preprocessor">#define CAN_IF2MSK1_IDMSK_M     0x0000FFFF  // Identifier Mask</span>
<a name="l06530"></a><a class="code" href="tm4c123gh6pm_8h.html#ae31caddf8da16edfaca8b1bbcb95bb8c">06530</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MSK1_IDMSK_S     0</span>
<a name="l06531"></a>06531 <span class="preprocessor"></span>
<a name="l06532"></a>06532 <span class="comment">//*****************************************************************************</span>
<a name="l06533"></a>06533 <span class="comment">//</span>
<a name="l06534"></a>06534 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK2 register.</span>
<a name="l06535"></a>06535 <span class="comment">//</span>
<a name="l06536"></a>06536 <span class="comment">//*****************************************************************************</span>
<a name="l06537"></a><a class="code" href="tm4c123gh6pm_8h.html#a4aa7144caa1a6a1c7bff47a96df531c3">06537</a> <span class="preprocessor">#define CAN_IF2MSK2_MXTD        0x00008000  // Mask Extended Identifier</span>
<a name="l06538"></a><a class="code" href="tm4c123gh6pm_8h.html#ae13d290c9a419bad9d26c6c5e731d1a3">06538</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MSK2_MDIR        0x00004000  // Mask Message Direction</span>
<a name="l06539"></a><a class="code" href="tm4c123gh6pm_8h.html#a9914362dfe467d4f66308477a027f570">06539</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MSK2_IDMSK_M     0x00001FFF  // Identifier Mask</span>
<a name="l06540"></a><a class="code" href="tm4c123gh6pm_8h.html#a250c81cd8089fd1c614ee330e085b8fc">06540</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MSK2_IDMSK_S     0</span>
<a name="l06541"></a>06541 <span class="preprocessor"></span>
<a name="l06542"></a>06542 <span class="comment">//*****************************************************************************</span>
<a name="l06543"></a>06543 <span class="comment">//</span>
<a name="l06544"></a>06544 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB1 register.</span>
<a name="l06545"></a>06545 <span class="comment">//</span>
<a name="l06546"></a>06546 <span class="comment">//*****************************************************************************</span>
<a name="l06547"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d3e5c83c1609d04b24242d2679e71f3">06547</a> <span class="preprocessor">#define CAN_IF2ARB1_ID_M        0x0000FFFF  // Message Identifier</span>
<a name="l06548"></a><a class="code" href="tm4c123gh6pm_8h.html#a65b9dcd262de084b4bb308fda72211c5">06548</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2ARB1_ID_S        0</span>
<a name="l06549"></a>06549 <span class="preprocessor"></span>
<a name="l06550"></a>06550 <span class="comment">//*****************************************************************************</span>
<a name="l06551"></a>06551 <span class="comment">//</span>
<a name="l06552"></a>06552 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB2 register.</span>
<a name="l06553"></a>06553 <span class="comment">//</span>
<a name="l06554"></a>06554 <span class="comment">//*****************************************************************************</span>
<a name="l06555"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6ee190c98c02b9903b8e3fb3626ce5b">06555</a> <span class="preprocessor">#define CAN_IF2ARB2_MSGVAL      0x00008000  // Message Valid</span>
<a name="l06556"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1e2e6c03218cd1f101debbe70aad9f7">06556</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2ARB2_XTD         0x00004000  // Extended Identifier</span>
<a name="l06557"></a><a class="code" href="tm4c123gh6pm_8h.html#a42b385045554dd09528360ea34a48fcc">06557</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2ARB2_DIR         0x00002000  // Message Direction</span>
<a name="l06558"></a><a class="code" href="tm4c123gh6pm_8h.html#a42ab5bf98d1b678e0f90fd103774eeca">06558</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2ARB2_ID_M        0x00001FFF  // Message Identifier</span>
<a name="l06559"></a><a class="code" href="tm4c123gh6pm_8h.html#a035258db2f9f2b8ae8b7ab80f40e5e62">06559</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2ARB2_ID_S        0</span>
<a name="l06560"></a>06560 <span class="preprocessor"></span>
<a name="l06561"></a>06561 <span class="comment">//*****************************************************************************</span>
<a name="l06562"></a>06562 <span class="comment">//</span>
<a name="l06563"></a>06563 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MCTL register.</span>
<a name="l06564"></a>06564 <span class="comment">//</span>
<a name="l06565"></a>06565 <span class="comment">//*****************************************************************************</span>
<a name="l06566"></a><a class="code" href="tm4c123gh6pm_8h.html#a89eb1402ce737c0754fbb52f1179fa23">06566</a> <span class="preprocessor">#define CAN_IF2MCTL_NEWDAT      0x00008000  // New Data</span>
<a name="l06567"></a><a class="code" href="tm4c123gh6pm_8h.html#a222650fb0a6084d56c1f913c8ff8a5bb">06567</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_MSGLST      0x00004000  // Message Lost</span>
<a name="l06568"></a><a class="code" href="tm4c123gh6pm_8h.html#ab44a9973b389c723fec48cf4b5c6e888">06568</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_INTPND      0x00002000  // Interrupt Pending</span>
<a name="l06569"></a><a class="code" href="tm4c123gh6pm_8h.html#a3fb70ec6eb012cbfff45767960505191">06569</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_UMASK       0x00001000  // Use Acceptance Mask</span>
<a name="l06570"></a><a class="code" href="tm4c123gh6pm_8h.html#a031c78bcdb1a5d5025bff1411d2d8239">06570</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_TXIE        0x00000800  // Transmit Interrupt Enable</span>
<a name="l06571"></a><a class="code" href="tm4c123gh6pm_8h.html#a3bf935d1548375502f2a2b1fc2fa1b8b">06571</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_RXIE        0x00000400  // Receive Interrupt Enable</span>
<a name="l06572"></a><a class="code" href="tm4c123gh6pm_8h.html#a693765002df8a4a6909502af27a478b4">06572</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_RMTEN       0x00000200  // Remote Enable</span>
<a name="l06573"></a><a class="code" href="tm4c123gh6pm_8h.html#a664ca940f77777ba674e54c516c9c1dd">06573</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_TXRQST      0x00000100  // Transmit Request</span>
<a name="l06574"></a><a class="code" href="tm4c123gh6pm_8h.html#a6528e1b494b9741aec27d3da4cf20f3c">06574</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_EOB         0x00000080  // End of Buffer</span>
<a name="l06575"></a><a class="code" href="tm4c123gh6pm_8h.html#a49e405e6dd9c81f538c7f8d8149406be">06575</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_DLC_M       0x0000000F  // Data Length Code</span>
<a name="l06576"></a><a class="code" href="tm4c123gh6pm_8h.html#aafc275bf9983a9d3a7b2280632147c3b">06576</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2MCTL_DLC_S       0</span>
<a name="l06577"></a>06577 <span class="preprocessor"></span>
<a name="l06578"></a>06578 <span class="comment">//*****************************************************************************</span>
<a name="l06579"></a>06579 <span class="comment">//</span>
<a name="l06580"></a>06580 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA1 register.</span>
<a name="l06581"></a>06581 <span class="comment">//</span>
<a name="l06582"></a>06582 <span class="comment">//*****************************************************************************</span>
<a name="l06583"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ad73756394523185338a9e1154734f0">06583</a> <span class="preprocessor">#define CAN_IF2DA1_DATA_M       0x0000FFFF  // Data</span>
<a name="l06584"></a><a class="code" href="tm4c123gh6pm_8h.html#a8922b10c3089418d8c977ed34927c36d">06584</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2DA1_DATA_S       0</span>
<a name="l06585"></a>06585 <span class="preprocessor"></span>
<a name="l06586"></a>06586 <span class="comment">//*****************************************************************************</span>
<a name="l06587"></a>06587 <span class="comment">//</span>
<a name="l06588"></a>06588 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA2 register.</span>
<a name="l06589"></a>06589 <span class="comment">//</span>
<a name="l06590"></a>06590 <span class="comment">//*****************************************************************************</span>
<a name="l06591"></a><a class="code" href="tm4c123gh6pm_8h.html#aaba09bdef6394939225b824b7c65f0b6">06591</a> <span class="preprocessor">#define CAN_IF2DA2_DATA_M       0x0000FFFF  // Data</span>
<a name="l06592"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2e188aeedae0b39c96a09219e536ab0">06592</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2DA2_DATA_S       0</span>
<a name="l06593"></a>06593 <span class="preprocessor"></span>
<a name="l06594"></a>06594 <span class="comment">//*****************************************************************************</span>
<a name="l06595"></a>06595 <span class="comment">//</span>
<a name="l06596"></a>06596 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB1 register.</span>
<a name="l06597"></a>06597 <span class="comment">//</span>
<a name="l06598"></a>06598 <span class="comment">//*****************************************************************************</span>
<a name="l06599"></a><a class="code" href="tm4c123gh6pm_8h.html#a7faa576d9a7476e6a0c8a4addc0dea8b">06599</a> <span class="preprocessor">#define CAN_IF2DB1_DATA_M       0x0000FFFF  // Data</span>
<a name="l06600"></a><a class="code" href="tm4c123gh6pm_8h.html#a985715215f3ce343653fc927163620f1">06600</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2DB1_DATA_S       0</span>
<a name="l06601"></a>06601 <span class="preprocessor"></span>
<a name="l06602"></a>06602 <span class="comment">//*****************************************************************************</span>
<a name="l06603"></a>06603 <span class="comment">//</span>
<a name="l06604"></a>06604 <span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB2 register.</span>
<a name="l06605"></a>06605 <span class="comment">//</span>
<a name="l06606"></a>06606 <span class="comment">//*****************************************************************************</span>
<a name="l06607"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ccdb8ca4c9aa31b6466246349119bff">06607</a> <span class="preprocessor">#define CAN_IF2DB2_DATA_M       0x0000FFFF  // Data</span>
<a name="l06608"></a><a class="code" href="tm4c123gh6pm_8h.html#a24f0b0955a68566420681ae48f5051cd">06608</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_IF2DB2_DATA_S       0</span>
<a name="l06609"></a>06609 <span class="preprocessor"></span>
<a name="l06610"></a>06610 <span class="comment">//*****************************************************************************</span>
<a name="l06611"></a>06611 <span class="comment">//</span>
<a name="l06612"></a>06612 <span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ1 register.</span>
<a name="l06613"></a>06613 <span class="comment">//</span>
<a name="l06614"></a>06614 <span class="comment">//*****************************************************************************</span>
<a name="l06615"></a><a class="code" href="tm4c123gh6pm_8h.html#a11ed6794d1cd389309b407bdf3aebd1b">06615</a> <span class="preprocessor">#define CAN_TXRQ1_TXRQST_M      0x0000FFFF  // Transmission Request Bits</span>
<a name="l06616"></a><a class="code" href="tm4c123gh6pm_8h.html#ab51e65e8df38aeef3e40f9fc8bf1ec8f">06616</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TXRQ1_TXRQST_S      0</span>
<a name="l06617"></a>06617 <span class="preprocessor"></span>
<a name="l06618"></a>06618 <span class="comment">//*****************************************************************************</span>
<a name="l06619"></a>06619 <span class="comment">//</span>
<a name="l06620"></a>06620 <span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ2 register.</span>
<a name="l06621"></a>06621 <span class="comment">//</span>
<a name="l06622"></a>06622 <span class="comment">//*****************************************************************************</span>
<a name="l06623"></a><a class="code" href="tm4c123gh6pm_8h.html#a55a586a4a857e705d7cd3d369f465424">06623</a> <span class="preprocessor">#define CAN_TXRQ2_TXRQST_M      0x0000FFFF  // Transmission Request Bits</span>
<a name="l06624"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f273080bb5d0d8d4556bb0f9c96a584">06624</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_TXRQ2_TXRQST_S      0</span>
<a name="l06625"></a>06625 <span class="preprocessor"></span>
<a name="l06626"></a>06626 <span class="comment">//*****************************************************************************</span>
<a name="l06627"></a>06627 <span class="comment">//</span>
<a name="l06628"></a>06628 <span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA1 register.</span>
<a name="l06629"></a>06629 <span class="comment">//</span>
<a name="l06630"></a>06630 <span class="comment">//*****************************************************************************</span>
<a name="l06631"></a><a class="code" href="tm4c123gh6pm_8h.html#abc1bf09ffdfe8362eb4429babee4638f">06631</a> <span class="preprocessor">#define CAN_NWDA1_NEWDAT_M      0x0000FFFF  // New Data Bits</span>
<a name="l06632"></a><a class="code" href="tm4c123gh6pm_8h.html#a768e0b1f99616cd739c5d8adf42e2649">06632</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_NWDA1_NEWDAT_S      0</span>
<a name="l06633"></a>06633 <span class="preprocessor"></span>
<a name="l06634"></a>06634 <span class="comment">//*****************************************************************************</span>
<a name="l06635"></a>06635 <span class="comment">//</span>
<a name="l06636"></a>06636 <span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA2 register.</span>
<a name="l06637"></a>06637 <span class="comment">//</span>
<a name="l06638"></a>06638 <span class="comment">//*****************************************************************************</span>
<a name="l06639"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f22dba7f559d7324f8ab1954523ac76">06639</a> <span class="preprocessor">#define CAN_NWDA2_NEWDAT_M      0x0000FFFF  // New Data Bits</span>
<a name="l06640"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b4b9181fbadfd98076b6a6274ec616b">06640</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_NWDA2_NEWDAT_S      0</span>
<a name="l06641"></a>06641 <span class="preprocessor"></span>
<a name="l06642"></a>06642 <span class="comment">//*****************************************************************************</span>
<a name="l06643"></a>06643 <span class="comment">//</span>
<a name="l06644"></a>06644 <span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1INT register.</span>
<a name="l06645"></a>06645 <span class="comment">//</span>
<a name="l06646"></a>06646 <span class="comment">//*****************************************************************************</span>
<a name="l06647"></a><a class="code" href="tm4c123gh6pm_8h.html#a111532a4ae7ccf9578a731cafe9c6068">06647</a> <span class="preprocessor">#define CAN_MSG1INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits</span>
<a name="l06648"></a><a class="code" href="tm4c123gh6pm_8h.html#a371320b497116694cc20f0e1b1a71171">06648</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSG1INT_INTPND_S    0</span>
<a name="l06649"></a>06649 <span class="preprocessor"></span>
<a name="l06650"></a>06650 <span class="comment">//*****************************************************************************</span>
<a name="l06651"></a>06651 <span class="comment">//</span>
<a name="l06652"></a>06652 <span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2INT register.</span>
<a name="l06653"></a>06653 <span class="comment">//</span>
<a name="l06654"></a>06654 <span class="comment">//*****************************************************************************</span>
<a name="l06655"></a><a class="code" href="tm4c123gh6pm_8h.html#a809fea17c358275a93203bbc7574e60e">06655</a> <span class="preprocessor">#define CAN_MSG2INT_INTPND_M    0x0000FFFF  // Interrupt Pending Bits</span>
<a name="l06656"></a><a class="code" href="tm4c123gh6pm_8h.html#aa30906f69bac567cd59a33842aed1c52">06656</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSG2INT_INTPND_S    0</span>
<a name="l06657"></a>06657 <span class="preprocessor"></span>
<a name="l06658"></a>06658 <span class="comment">//*****************************************************************************</span>
<a name="l06659"></a>06659 <span class="comment">//</span>
<a name="l06660"></a>06660 <span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1VAL register.</span>
<a name="l06661"></a>06661 <span class="comment">//</span>
<a name="l06662"></a>06662 <span class="comment">//*****************************************************************************</span>
<a name="l06663"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fe5d0b6456119827dc7b3a8508db4c2">06663</a> <span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits</span>
<a name="l06664"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cd452b1b475748912f58498a8e37bc8">06664</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_S    0</span>
<a name="l06665"></a>06665 <span class="preprocessor"></span>
<a name="l06666"></a>06666 <span class="comment">//*****************************************************************************</span>
<a name="l06667"></a>06667 <span class="comment">//</span>
<a name="l06668"></a>06668 <span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2VAL register.</span>
<a name="l06669"></a>06669 <span class="comment">//</span>
<a name="l06670"></a>06670 <span class="comment">//*****************************************************************************</span>
<a name="l06671"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c810144ded73e36b6cc65b68974ab7e">06671</a> <span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_M    0x0000FFFF  // Message Valid Bits</span>
<a name="l06672"></a><a class="code" href="tm4c123gh6pm_8h.html#af7bd4ddc0db55ae931a4bc9615b6320b">06672</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_S    0</span>
<a name="l06673"></a>06673 <span class="preprocessor"></span>
<a name="l06674"></a>06674 <span class="comment">//*****************************************************************************</span>
<a name="l06675"></a>06675 <span class="comment">//</span>
<a name="l06676"></a>06676 <span class="comment">// The following are defines for the bit fields in the USB_O_FADDR register.</span>
<a name="l06677"></a>06677 <span class="comment">//</span>
<a name="l06678"></a>06678 <span class="comment">//*****************************************************************************</span>
<a name="l06679"></a><a class="code" href="tm4c123gh6pm_8h.html#a50e3aa9f432084738bd3ff82f2d826b9">06679</a> <span class="preprocessor">#define USB_FADDR_M             0x0000007F  // Function Address</span>
<a name="l06680"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b600ae6283bd0af5a3774f3f4e93fbf">06680</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FADDR_S             0</span>
<a name="l06681"></a>06681 <span class="preprocessor"></span>
<a name="l06682"></a>06682 <span class="comment">//*****************************************************************************</span>
<a name="l06683"></a>06683 <span class="comment">//</span>
<a name="l06684"></a>06684 <span class="comment">// The following are defines for the bit fields in the USB_O_POWER register.</span>
<a name="l06685"></a>06685 <span class="comment">//</span>
<a name="l06686"></a>06686 <span class="comment">//*****************************************************************************</span>
<a name="l06687"></a><a class="code" href="tm4c123gh6pm_8h.html#af571b356b470125bebacd49b2a9ca638">06687</a> <span class="preprocessor">#define USB_POWER_ISOUP         0x00000080  // Isochronous Update</span>
<a name="l06688"></a><a class="code" href="tm4c123gh6pm_8h.html#a924294c1d15dc9e28ed111eea2e24afc">06688</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_POWER_SOFTCONN      0x00000040  // Soft Connect/Disconnect</span>
<a name="l06689"></a><a class="code" href="tm4c123gh6pm_8h.html#a07be6b6ae6bc5b8829d50f4364e72170">06689</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_POWER_RESET         0x00000008  // RESET Signaling</span>
<a name="l06690"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b7d36d2650b70ee144894419244e4c8">06690</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_POWER_RESUME        0x00000004  // RESUME Signaling</span>
<a name="l06691"></a><a class="code" href="tm4c123gh6pm_8h.html#a26f24c171021e851e56f6bc09ce30e1f">06691</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_POWER_SUSPEND       0x00000002  // SUSPEND Mode</span>
<a name="l06692"></a><a class="code" href="tm4c123gh6pm_8h.html#a173a03da0b3497bbce7301e0a41c06f5">06692</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_POWER_PWRDNPHY      0x00000001  // Power Down PHY</span>
<a name="l06693"></a>06693 <span class="preprocessor"></span>
<a name="l06694"></a>06694 <span class="comment">//*****************************************************************************</span>
<a name="l06695"></a>06695 <span class="comment">//</span>
<a name="l06696"></a>06696 <span class="comment">// The following are defines for the bit fields in the USB_O_TXIS register.</span>
<a name="l06697"></a>06697 <span class="comment">//</span>
<a name="l06698"></a>06698 <span class="comment">//*****************************************************************************</span>
<a name="l06699"></a><a class="code" href="tm4c123gh6pm_8h.html#ae137275943d07102d90e4d4b336e9a28">06699</a> <span class="preprocessor">#define USB_TXIS_EP7            0x00000080  // TX Endpoint 7 Interrupt</span>
<a name="l06700"></a><a class="code" href="tm4c123gh6pm_8h.html#a54bc3ef31648d1373539d149e95d4303">06700</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP6            0x00000040  // TX Endpoint 6 Interrupt</span>
<a name="l06701"></a><a class="code" href="tm4c123gh6pm_8h.html#a9995f31f4a851c7e644d4ac3e403bca2">06701</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP5            0x00000020  // TX Endpoint 5 Interrupt</span>
<a name="l06702"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4db02cb2c13e20ca6e9a782f97fc912">06702</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP4            0x00000010  // TX Endpoint 4 Interrupt</span>
<a name="l06703"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d4d80d643a9a553fcbc1cb585134b8b">06703</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP3            0x00000008  // TX Endpoint 3 Interrupt</span>
<a name="l06704"></a><a class="code" href="tm4c123gh6pm_8h.html#adbbe5eccaabcf9cafcbfe8d7f62640dc">06704</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP2            0x00000004  // TX Endpoint 2 Interrupt</span>
<a name="l06705"></a><a class="code" href="tm4c123gh6pm_8h.html#acfdcf0c914b3e048abcc994d719feacc">06705</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP1            0x00000002  // TX Endpoint 1 Interrupt</span>
<a name="l06706"></a><a class="code" href="tm4c123gh6pm_8h.html#a691e056ccc66ef11e77e4621168abe95">06706</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIS_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt</span>
<a name="l06707"></a>06707 <span class="preprocessor"></span>
<a name="l06708"></a>06708 <span class="comment">//*****************************************************************************</span>
<a name="l06709"></a>06709 <span class="comment">//</span>
<a name="l06710"></a>06710 <span class="comment">// The following are defines for the bit fields in the USB_O_RXIS register.</span>
<a name="l06711"></a>06711 <span class="comment">//</span>
<a name="l06712"></a>06712 <span class="comment">//*****************************************************************************</span>
<a name="l06713"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7497bccbcc4b37b8b274cac5cdf03f6">06713</a> <span class="preprocessor">#define USB_RXIS_EP7            0x00000080  // RX Endpoint 7 Interrupt</span>
<a name="l06714"></a><a class="code" href="tm4c123gh6pm_8h.html#a310dd1c1c4e10c7675026cfaeba16408">06714</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIS_EP6            0x00000040  // RX Endpoint 6 Interrupt</span>
<a name="l06715"></a><a class="code" href="tm4c123gh6pm_8h.html#a350ebb92c338253bafac181b0fa46c8e">06715</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIS_EP5            0x00000020  // RX Endpoint 5 Interrupt</span>
<a name="l06716"></a><a class="code" href="tm4c123gh6pm_8h.html#a771536b8c4ae7092f42845b59444582c">06716</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIS_EP4            0x00000010  // RX Endpoint 4 Interrupt</span>
<a name="l06717"></a><a class="code" href="tm4c123gh6pm_8h.html#adba5dd82f3dd05f0818f47fcee3d0a3b">06717</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIS_EP3            0x00000008  // RX Endpoint 3 Interrupt</span>
<a name="l06718"></a><a class="code" href="tm4c123gh6pm_8h.html#a2842c4621a3cb5fbfb312f51b70fcdd1">06718</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIS_EP2            0x00000004  // RX Endpoint 2 Interrupt</span>
<a name="l06719"></a><a class="code" href="tm4c123gh6pm_8h.html#aabd4add9f5675400517504975146d0a0">06719</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIS_EP1            0x00000002  // RX Endpoint 1 Interrupt</span>
<a name="l06720"></a>06720 <span class="preprocessor"></span>
<a name="l06721"></a>06721 <span class="comment">//*****************************************************************************</span>
<a name="l06722"></a>06722 <span class="comment">//</span>
<a name="l06723"></a>06723 <span class="comment">// The following are defines for the bit fields in the USB_O_TXIE register.</span>
<a name="l06724"></a>06724 <span class="comment">//</span>
<a name="l06725"></a>06725 <span class="comment">//*****************************************************************************</span>
<a name="l06726"></a><a class="code" href="tm4c123gh6pm_8h.html#a66e79f42c10c67249eacb43c5608de37">06726</a> <span class="preprocessor">#define USB_TXIE_EP7            0x00000080  // TX Endpoint 7 Interrupt Enable</span>
<a name="l06727"></a><a class="code" href="tm4c123gh6pm_8h.html#a375107075fff8710aeda294a6f7e3b45">06727</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP6            0x00000040  // TX Endpoint 6 Interrupt Enable</span>
<a name="l06728"></a><a class="code" href="tm4c123gh6pm_8h.html#ae977cfb0bf4cda8bb8a2bec3f7f88e8e">06728</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP5            0x00000020  // TX Endpoint 5 Interrupt Enable</span>
<a name="l06729"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1ee07530f0287108f27558020eef9f3">06729</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP4            0x00000010  // TX Endpoint 4 Interrupt Enable</span>
<a name="l06730"></a><a class="code" href="tm4c123gh6pm_8h.html#a07dc92845ff05427cf2cfe926dde2a9b">06730</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP3            0x00000008  // TX Endpoint 3 Interrupt Enable</span>
<a name="l06731"></a><a class="code" href="tm4c123gh6pm_8h.html#a83b41b44ba10edd597e39aa6b73dbd87">06731</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP2            0x00000004  // TX Endpoint 2 Interrupt Enable</span>
<a name="l06732"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6575d8ed1626fc8a3d564aa190ff4a9">06732</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP1            0x00000002  // TX Endpoint 1 Interrupt Enable</span>
<a name="l06733"></a><a class="code" href="tm4c123gh6pm_8h.html#a70b7da96303cfde53426d68658ca1645">06733</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXIE_EP0            0x00000001  // TX and RX Endpoint 0 Interrupt</span>
<a name="l06734"></a>06734 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l06735"></a>06735 
<a name="l06736"></a>06736 <span class="comment">//*****************************************************************************</span>
<a name="l06737"></a>06737 <span class="comment">//</span>
<a name="l06738"></a>06738 <span class="comment">// The following are defines for the bit fields in the USB_O_RXIE register.</span>
<a name="l06739"></a>06739 <span class="comment">//</span>
<a name="l06740"></a>06740 <span class="comment">//*****************************************************************************</span>
<a name="l06741"></a><a class="code" href="tm4c123gh6pm_8h.html#a28e7d9369848075266df332c451e226d">06741</a> <span class="preprocessor">#define USB_RXIE_EP7            0x00000080  // RX Endpoint 7 Interrupt Enable</span>
<a name="l06742"></a><a class="code" href="tm4c123gh6pm_8h.html#a29f08333def1662ba352b15ff0cdae84">06742</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIE_EP6            0x00000040  // RX Endpoint 6 Interrupt Enable</span>
<a name="l06743"></a><a class="code" href="tm4c123gh6pm_8h.html#a40248eaf32995196c1a9a7ec55e73020">06743</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIE_EP5            0x00000020  // RX Endpoint 5 Interrupt Enable</span>
<a name="l06744"></a><a class="code" href="tm4c123gh6pm_8h.html#a174a9e706d793d476ea57ae7133fcafa">06744</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIE_EP4            0x00000010  // RX Endpoint 4 Interrupt Enable</span>
<a name="l06745"></a><a class="code" href="tm4c123gh6pm_8h.html#a99ce39c03722e771f5decd83fd1b0104">06745</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIE_EP3            0x00000008  // RX Endpoint 3 Interrupt Enable</span>
<a name="l06746"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d98a7276053af2fab205773fbfde4f6">06746</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIE_EP2            0x00000004  // RX Endpoint 2 Interrupt Enable</span>
<a name="l06747"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e96168fb84ee0d78f5392ebc6d06e92">06747</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXIE_EP1            0x00000002  // RX Endpoint 1 Interrupt Enable</span>
<a name="l06748"></a>06748 <span class="preprocessor"></span>
<a name="l06749"></a>06749 <span class="comment">//*****************************************************************************</span>
<a name="l06750"></a>06750 <span class="comment">//</span>
<a name="l06751"></a>06751 <span class="comment">// The following are defines for the bit fields in the USB_O_IS register.</span>
<a name="l06752"></a>06752 <span class="comment">//</span>
<a name="l06753"></a>06753 <span class="comment">//*****************************************************************************</span>
<a name="l06754"></a><a class="code" href="tm4c123gh6pm_8h.html#a82eb4dc51d84dcdf963a2d876003bc49">06754</a> <span class="preprocessor">#define USB_IS_VBUSERR          0x00000080  // VBUS Error (OTG only)</span>
<a name="l06755"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e8c23b56c20027f2b2a345a6fe4f2b1">06755</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_SESREQ           0x00000040  // SESSION REQUEST (OTG only)</span>
<a name="l06756"></a><a class="code" href="tm4c123gh6pm_8h.html#a266e62840e64f8be9ed52b8962f72515">06756</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_DISCON           0x00000020  // Session Disconnect (OTG only)</span>
<a name="l06757"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4b76fe41452d25a34a0d4b22264a2ba">06757</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_CONN             0x00000010  // Session Connect</span>
<a name="l06758"></a><a class="code" href="tm4c123gh6pm_8h.html#a73a511b5a4f8bbad3fca07b1c2049970">06758</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_SOF              0x00000008  // Start of Frame</span>
<a name="l06759"></a><a class="code" href="tm4c123gh6pm_8h.html#a7745bd3f6c6b7e87d91ee371f2425546">06759</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_BABBLE           0x00000004  // Babble Detected</span>
<a name="l06760"></a><a class="code" href="tm4c123gh6pm_8h.html#af1ea91939348ab1bcb9eb0377d9781e2">06760</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_RESET            0x00000004  // RESET Signaling Detected</span>
<a name="l06761"></a><a class="code" href="tm4c123gh6pm_8h.html#a47a688f2f233973ebd7df302edacfa75">06761</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_RESUME           0x00000002  // RESUME Signaling Detected</span>
<a name="l06762"></a><a class="code" href="tm4c123gh6pm_8h.html#ab970e7eb68507bb87cbd40c6e31fc930">06762</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IS_SUSPEND          0x00000001  // SUSPEND Signaling Detected</span>
<a name="l06763"></a>06763 <span class="preprocessor"></span>
<a name="l06764"></a>06764 <span class="comment">//*****************************************************************************</span>
<a name="l06765"></a>06765 <span class="comment">//</span>
<a name="l06766"></a>06766 <span class="comment">// The following are defines for the bit fields in the USB_O_IE register.</span>
<a name="l06767"></a>06767 <span class="comment">//</span>
<a name="l06768"></a>06768 <span class="comment">//*****************************************************************************</span>
<a name="l06769"></a><a class="code" href="tm4c123gh6pm_8h.html#a85370c559fbedb0d112938d97736e07c">06769</a> <span class="preprocessor">#define USB_IE_VBUSERR          0x00000080  // Enable VBUS Error Interrupt (OTG</span>
<a name="l06770"></a>06770 <span class="preprocessor"></span>                                            <span class="comment">// only)</span>
<a name="l06771"></a><a class="code" href="tm4c123gh6pm_8h.html#a8eba872542ebc72b166264575fe72fb4">06771</a> <span class="preprocessor">#define USB_IE_SESREQ           0x00000040  // Enable Session Request (OTG</span>
<a name="l06772"></a>06772 <span class="preprocessor"></span>                                            <span class="comment">// only)</span>
<a name="l06773"></a><a class="code" href="tm4c123gh6pm_8h.html#ab184ebe947e94bfd5836932d6a65a2a6">06773</a> <span class="preprocessor">#define USB_IE_DISCON           0x00000020  // Enable Disconnect Interrupt</span>
<a name="l06774"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0c58ba3d0aea0a65b710b79d3944d07">06774</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IE_CONN             0x00000010  // Enable Connect Interrupt</span>
<a name="l06775"></a><a class="code" href="tm4c123gh6pm_8h.html#a129b18e38d06d6709c37be55de664192">06775</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IE_SOF              0x00000008  // Enable Start-of-Frame Interrupt</span>
<a name="l06776"></a><a class="code" href="tm4c123gh6pm_8h.html#aa21fe41c85e3e3383cd07e8f1958e2b8">06776</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IE_BABBLE           0x00000004  // Enable Babble Interrupt</span>
<a name="l06777"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4f6e62b83eb5e02d03f0687aaba7626">06777</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IE_RESET            0x00000004  // Enable RESET Interrupt</span>
<a name="l06778"></a><a class="code" href="tm4c123gh6pm_8h.html#a61e896218c1ea6bbad2911054d5e0d3b">06778</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IE_RESUME           0x00000002  // Enable RESUME Interrupt</span>
<a name="l06779"></a><a class="code" href="tm4c123gh6pm_8h.html#aa97a412922537a378bd7ff3b5e9e0770">06779</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_IE_SUSPND           0x00000001  // Enable SUSPEND Interrupt</span>
<a name="l06780"></a>06780 <span class="preprocessor"></span>
<a name="l06781"></a>06781 <span class="comment">//*****************************************************************************</span>
<a name="l06782"></a>06782 <span class="comment">//</span>
<a name="l06783"></a>06783 <span class="comment">// The following are defines for the bit fields in the USB_O_FRAME register.</span>
<a name="l06784"></a>06784 <span class="comment">//</span>
<a name="l06785"></a>06785 <span class="comment">//*****************************************************************************</span>
<a name="l06786"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e5fa7ecb89e166644f654182fb278aa">06786</a> <span class="preprocessor">#define USB_FRAME_M             0x000007FF  // Frame Number</span>
<a name="l06787"></a><a class="code" href="tm4c123gh6pm_8h.html#a3941ae14c547ce5b15eee05733323c86">06787</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FRAME_S             0</span>
<a name="l06788"></a>06788 <span class="preprocessor"></span>
<a name="l06789"></a>06789 <span class="comment">//*****************************************************************************</span>
<a name="l06790"></a>06790 <span class="comment">//</span>
<a name="l06791"></a>06791 <span class="comment">// The following are defines for the bit fields in the USB_O_EPIDX register.</span>
<a name="l06792"></a>06792 <span class="comment">//</span>
<a name="l06793"></a>06793 <span class="comment">//*****************************************************************************</span>
<a name="l06794"></a><a class="code" href="tm4c123gh6pm_8h.html#a65240ef58be8bc6cd3627cd5f2b561df">06794</a> <span class="preprocessor">#define USB_EPIDX_EPIDX_M       0x0000000F  // Endpoint Index</span>
<a name="l06795"></a><a class="code" href="tm4c123gh6pm_8h.html#ac09c2bceaea83ca82d0c3d3f333483ff">06795</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPIDX_EPIDX_S       0</span>
<a name="l06796"></a>06796 <span class="preprocessor"></span>
<a name="l06797"></a>06797 <span class="comment">//*****************************************************************************</span>
<a name="l06798"></a>06798 <span class="comment">//</span>
<a name="l06799"></a>06799 <span class="comment">// The following are defines for the bit fields in the USB_O_TEST register.</span>
<a name="l06800"></a>06800 <span class="comment">//</span>
<a name="l06801"></a>06801 <span class="comment">//*****************************************************************************</span>
<a name="l06802"></a><a class="code" href="tm4c123gh6pm_8h.html#a0425ba3b385675deb90466ef223313b8">06802</a> <span class="preprocessor">#define USB_TEST_FORCEH         0x00000080  // Force Host Mode</span>
<a name="l06803"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ef6bcfd81ebb6bd35155adcc311755a">06803</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TEST_FIFOACC        0x00000040  // FIFO Access</span>
<a name="l06804"></a><a class="code" href="tm4c123gh6pm_8h.html#a55a48b6aae7b23e5dd88dc7f169b33ef">06804</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TEST_FORCEFS        0x00000020  // Force Full-Speed Mode</span>
<a name="l06805"></a>06805 <span class="preprocessor"></span>
<a name="l06806"></a>06806 <span class="comment">//*****************************************************************************</span>
<a name="l06807"></a>06807 <span class="comment">//</span>
<a name="l06808"></a>06808 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO0 register.</span>
<a name="l06809"></a>06809 <span class="comment">//</span>
<a name="l06810"></a>06810 <span class="comment">//*****************************************************************************</span>
<a name="l06811"></a><a class="code" href="tm4c123gh6pm_8h.html#abea0c57a6ffaa41102e4f050b636f881">06811</a> <span class="preprocessor">#define USB_FIFO0_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06812"></a><a class="code" href="tm4c123gh6pm_8h.html#a4666a138c9a24cec6e3be0e505737d9c">06812</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO0_EPDATA_S      0</span>
<a name="l06813"></a>06813 <span class="preprocessor"></span>
<a name="l06814"></a>06814 <span class="comment">//*****************************************************************************</span>
<a name="l06815"></a>06815 <span class="comment">//</span>
<a name="l06816"></a>06816 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO1 register.</span>
<a name="l06817"></a>06817 <span class="comment">//</span>
<a name="l06818"></a>06818 <span class="comment">//*****************************************************************************</span>
<a name="l06819"></a><a class="code" href="tm4c123gh6pm_8h.html#a9998a888f1ea9840237c6d1cb6f70b03">06819</a> <span class="preprocessor">#define USB_FIFO1_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06820"></a><a class="code" href="tm4c123gh6pm_8h.html#aed97c71797e0f29977cd977b8a819c12">06820</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO1_EPDATA_S      0</span>
<a name="l06821"></a>06821 <span class="preprocessor"></span>
<a name="l06822"></a>06822 <span class="comment">//*****************************************************************************</span>
<a name="l06823"></a>06823 <span class="comment">//</span>
<a name="l06824"></a>06824 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO2 register.</span>
<a name="l06825"></a>06825 <span class="comment">//</span>
<a name="l06826"></a>06826 <span class="comment">//*****************************************************************************</span>
<a name="l06827"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5b2e904019b892e1d55465a5bf72013">06827</a> <span class="preprocessor">#define USB_FIFO2_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06828"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4cb0f3a4adca653b2bf62b84069138d">06828</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO2_EPDATA_S      0</span>
<a name="l06829"></a>06829 <span class="preprocessor"></span>
<a name="l06830"></a>06830 <span class="comment">//*****************************************************************************</span>
<a name="l06831"></a>06831 <span class="comment">//</span>
<a name="l06832"></a>06832 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO3 register.</span>
<a name="l06833"></a>06833 <span class="comment">//</span>
<a name="l06834"></a>06834 <span class="comment">//*****************************************************************************</span>
<a name="l06835"></a><a class="code" href="tm4c123gh6pm_8h.html#ad55b9f4acf4565e9a7d8613de60762e6">06835</a> <span class="preprocessor">#define USB_FIFO3_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06836"></a><a class="code" href="tm4c123gh6pm_8h.html#a54f067251d2ec616c47eb950672beffe">06836</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO3_EPDATA_S      0</span>
<a name="l06837"></a>06837 <span class="preprocessor"></span>
<a name="l06838"></a>06838 <span class="comment">//*****************************************************************************</span>
<a name="l06839"></a>06839 <span class="comment">//</span>
<a name="l06840"></a>06840 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO4 register.</span>
<a name="l06841"></a>06841 <span class="comment">//</span>
<a name="l06842"></a>06842 <span class="comment">//*****************************************************************************</span>
<a name="l06843"></a><a class="code" href="tm4c123gh6pm_8h.html#a1790c6c0b0ef840bfa814519b96c0194">06843</a> <span class="preprocessor">#define USB_FIFO4_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06844"></a><a class="code" href="tm4c123gh6pm_8h.html#afc1a72386e14c95065bacef368a3d979">06844</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO4_EPDATA_S      0</span>
<a name="l06845"></a>06845 <span class="preprocessor"></span>
<a name="l06846"></a>06846 <span class="comment">//*****************************************************************************</span>
<a name="l06847"></a>06847 <span class="comment">//</span>
<a name="l06848"></a>06848 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO5 register.</span>
<a name="l06849"></a>06849 <span class="comment">//</span>
<a name="l06850"></a>06850 <span class="comment">//*****************************************************************************</span>
<a name="l06851"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f676661cdeb17eb05f4db9b7fb12b8b">06851</a> <span class="preprocessor">#define USB_FIFO5_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06852"></a><a class="code" href="tm4c123gh6pm_8h.html#aea8b75ccf242b2a0060719e75d263755">06852</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO5_EPDATA_S      0</span>
<a name="l06853"></a>06853 <span class="preprocessor"></span>
<a name="l06854"></a>06854 <span class="comment">//*****************************************************************************</span>
<a name="l06855"></a>06855 <span class="comment">//</span>
<a name="l06856"></a>06856 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO6 register.</span>
<a name="l06857"></a>06857 <span class="comment">//</span>
<a name="l06858"></a>06858 <span class="comment">//*****************************************************************************</span>
<a name="l06859"></a><a class="code" href="tm4c123gh6pm_8h.html#ab69243e78fe2fa77962c640fdbffd3c6">06859</a> <span class="preprocessor">#define USB_FIFO6_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06860"></a><a class="code" href="tm4c123gh6pm_8h.html#a74b8d7343365cf59c952ffa0fa4dc76d">06860</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO6_EPDATA_S      0</span>
<a name="l06861"></a>06861 <span class="preprocessor"></span>
<a name="l06862"></a>06862 <span class="comment">//*****************************************************************************</span>
<a name="l06863"></a>06863 <span class="comment">//</span>
<a name="l06864"></a>06864 <span class="comment">// The following are defines for the bit fields in the USB_O_FIFO7 register.</span>
<a name="l06865"></a>06865 <span class="comment">//</span>
<a name="l06866"></a>06866 <span class="comment">//*****************************************************************************</span>
<a name="l06867"></a><a class="code" href="tm4c123gh6pm_8h.html#ae76a1b790c261fb3064bd9aefbdeaea5">06867</a> <span class="preprocessor">#define USB_FIFO7_EPDATA_M      0xFFFFFFFF  // Endpoint Data</span>
<a name="l06868"></a><a class="code" href="tm4c123gh6pm_8h.html#a36ba6c88b10732f0d836d4d7296972b7">06868</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FIFO7_EPDATA_S      0</span>
<a name="l06869"></a>06869 <span class="preprocessor"></span>
<a name="l06870"></a>06870 <span class="comment">//*****************************************************************************</span>
<a name="l06871"></a>06871 <span class="comment">//</span>
<a name="l06872"></a>06872 <span class="comment">// The following are defines for the bit fields in the USB_O_DEVCTL register.</span>
<a name="l06873"></a>06873 <span class="comment">//</span>
<a name="l06874"></a>06874 <span class="comment">//*****************************************************************************</span>
<a name="l06875"></a><a class="code" href="tm4c123gh6pm_8h.html#acce0cfc6452c14814e625c7b3f97de08">06875</a> <span class="preprocessor">#define USB_DEVCTL_DEV          0x00000080  // Device Mode (OTG only)</span>
<a name="l06876"></a><a class="code" href="tm4c123gh6pm_8h.html#aa141482d4f6178876a5b3334cb6678e6">06876</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_FSDEV        0x00000040  // Full-Speed Device Detected</span>
<a name="l06877"></a><a class="code" href="tm4c123gh6pm_8h.html#a0074b44b7d227fc7082abf54a3efee80">06877</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_LSDEV        0x00000020  // Low-Speed Device Detected</span>
<a name="l06878"></a><a class="code" href="tm4c123gh6pm_8h.html#a36b225f3c5c97d06991d3967b10fcafd">06878</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_VBUS_M       0x00000018  // VBUS Level (OTG only)</span>
<a name="l06879"></a><a class="code" href="tm4c123gh6pm_8h.html#acc64e235bc8136035b22e45cfcd5da9d">06879</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_VBUS_NONE    0x00000000  // Below SessionEnd</span>
<a name="l06880"></a><a class="code" href="tm4c123gh6pm_8h.html#a62ab41a4104d26fdb1a9ab3345a97da5">06880</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_VBUS_SEND    0x00000008  // Above SessionEnd, below AValid</span>
<a name="l06881"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c30d568fd40173e742047e493bd79ce">06881</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_VBUS_AVALID  0x00000010  // Above AValid, below VBUSValid</span>
<a name="l06882"></a><a class="code" href="tm4c123gh6pm_8h.html#a21ebb9064a33fc19cf73f98ecb3bcbcc">06882</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_VBUS_VALID   0x00000018  // Above VBUSValid</span>
<a name="l06883"></a><a class="code" href="tm4c123gh6pm_8h.html#a93a1f0f40862a7514f85e803658af660">06883</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_HOST         0x00000004  // Host Mode</span>
<a name="l06884"></a><a class="code" href="tm4c123gh6pm_8h.html#ab95b6af78cbff0f3dbe6c4e442c842c7">06884</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_HOSTREQ      0x00000002  // Host Request (OTG only)</span>
<a name="l06885"></a><a class="code" href="tm4c123gh6pm_8h.html#a707749eaf6fa16e4ec6145193938eec5">06885</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DEVCTL_SESSION      0x00000001  // Session Start/End (OTG only)</span>
<a name="l06886"></a>06886 <span class="preprocessor"></span>
<a name="l06887"></a>06887 <span class="comment">//*****************************************************************************</span>
<a name="l06888"></a>06888 <span class="comment">//</span>
<a name="l06889"></a>06889 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOSZ register.</span>
<a name="l06890"></a>06890 <span class="comment">//</span>
<a name="l06891"></a>06891 <span class="comment">//*****************************************************************************</span>
<a name="l06892"></a><a class="code" href="tm4c123gh6pm_8h.html#a75c783e7bdd861d324f429dec9dd66b8">06892</a> <span class="preprocessor">#define USB_TXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support</span>
<a name="l06893"></a><a class="code" href="tm4c123gh6pm_8h.html#a53930fb415e2c250ac1955685ed5141c">06893</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size</span>
<a name="l06894"></a><a class="code" href="tm4c123gh6pm_8h.html#a0099d3061e196f752f568997d936f8dc">06894</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_8     0x00000000  // 8</span>
<a name="l06895"></a><a class="code" href="tm4c123gh6pm_8h.html#a83be1bb3371bf9bb1fb3517717aebb17">06895</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_16    0x00000001  // 16</span>
<a name="l06896"></a><a class="code" href="tm4c123gh6pm_8h.html#a4820bee6260d4cc83c041d408abf2e55">06896</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_32    0x00000002  // 32</span>
<a name="l06897"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a8c595fa6aaaa7514349987bfe4992a">06897</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_64    0x00000003  // 64</span>
<a name="l06898"></a><a class="code" href="tm4c123gh6pm_8h.html#a83ea339657c8cb843068c837d0eef6e4">06898</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_128   0x00000004  // 128</span>
<a name="l06899"></a><a class="code" href="tm4c123gh6pm_8h.html#adb5f974e460d1e4d5ac444a13bce751c">06899</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_256   0x00000005  // 256</span>
<a name="l06900"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6b0f8c9fb07dcca2c9e7434fff27da5">06900</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_512   0x00000006  // 512</span>
<a name="l06901"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bbea18f88d303f6fe8ed29bfaf84fb9">06901</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_1024  0x00000007  // 1024</span>
<a name="l06902"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fcf368311e43bc748319bd5b3b316f4">06902</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_2048  0x00000008  // 2048</span>
<a name="l06903"></a>06903 <span class="preprocessor"></span>
<a name="l06904"></a>06904 <span class="comment">//*****************************************************************************</span>
<a name="l06905"></a>06905 <span class="comment">//</span>
<a name="l06906"></a>06906 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOSZ register.</span>
<a name="l06907"></a>06907 <span class="comment">//</span>
<a name="l06908"></a>06908 <span class="comment">//*****************************************************************************</span>
<a name="l06909"></a><a class="code" href="tm4c123gh6pm_8h.html#a5daeb68cbb4b480f2a416f0e213de4fa">06909</a> <span class="preprocessor">#define USB_RXFIFOSZ_DPB        0x00000010  // Double Packet Buffer Support</span>
<a name="l06910"></a><a class="code" href="tm4c123gh6pm_8h.html#ae24d5c79badb63a619aaf47e13500ef3">06910</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_M     0x0000000F  // Max Packet Size</span>
<a name="l06911"></a><a class="code" href="tm4c123gh6pm_8h.html#a02adb5456f70b6b3fe04cad11ba3e214">06911</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_8     0x00000000  // 8</span>
<a name="l06912"></a><a class="code" href="tm4c123gh6pm_8h.html#a13fff929f47a7837fe412f38eac22561">06912</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_16    0x00000001  // 16</span>
<a name="l06913"></a><a class="code" href="tm4c123gh6pm_8h.html#aad6bf0f74c68b0d53aa8e744b8c06f7c">06913</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_32    0x00000002  // 32</span>
<a name="l06914"></a><a class="code" href="tm4c123gh6pm_8h.html#ab995c117b2abe622db1123d265677095">06914</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_64    0x00000003  // 64</span>
<a name="l06915"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3807cb3735372bf111c56b21cb65b06">06915</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_128   0x00000004  // 128</span>
<a name="l06916"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7aecea833df5fd8616424d09543fa02">06916</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_256   0x00000005  // 256</span>
<a name="l06917"></a><a class="code" href="tm4c123gh6pm_8h.html#af8ee156a92ee08450e873b8a64766b86">06917</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_512   0x00000006  // 512</span>
<a name="l06918"></a><a class="code" href="tm4c123gh6pm_8h.html#abcc9262c2a27b80b8ef5079b935de8a9">06918</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_1024  0x00000007  // 1024</span>
<a name="l06919"></a><a class="code" href="tm4c123gh6pm_8h.html#a38e406f9b121e7ccc34fa3b24bc75e29">06919</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_2048  0x00000008  // 2048</span>
<a name="l06920"></a>06920 <span class="preprocessor"></span>
<a name="l06921"></a>06921 <span class="comment">//*****************************************************************************</span>
<a name="l06922"></a>06922 <span class="comment">//</span>
<a name="l06923"></a>06923 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOADD</span>
<a name="l06924"></a>06924 <span class="comment">// register.</span>
<a name="l06925"></a>06925 <span class="comment">//</span>
<a name="l06926"></a>06926 <span class="comment">//*****************************************************************************</span>
<a name="l06927"></a><a class="code" href="tm4c123gh6pm_8h.html#a30cf28b8830d8a5c13f1551aafef53d6">06927</a> <span class="preprocessor">#define USB_TXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address</span>
<a name="l06928"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e1fe611b42a156f111aa30b94a34c89">06928</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFIFOADD_ADDR_S    0</span>
<a name="l06929"></a>06929 <span class="preprocessor"></span>
<a name="l06930"></a>06930 <span class="comment">//*****************************************************************************</span>
<a name="l06931"></a>06931 <span class="comment">//</span>
<a name="l06932"></a>06932 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOADD</span>
<a name="l06933"></a>06933 <span class="comment">// register.</span>
<a name="l06934"></a>06934 <span class="comment">//</span>
<a name="l06935"></a>06935 <span class="comment">//*****************************************************************************</span>
<a name="l06936"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f82b240688836f0f6d36e80b759d4a8">06936</a> <span class="preprocessor">#define USB_RXFIFOADD_ADDR_M    0x000001FF  // Transmit/Receive Start Address</span>
<a name="l06937"></a><a class="code" href="tm4c123gh6pm_8h.html#a846ffd8fd42a5f29359467750b8c7f1f">06937</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFIFOADD_ADDR_S    0</span>
<a name="l06938"></a>06938 <span class="preprocessor"></span>
<a name="l06939"></a>06939 <span class="comment">//*****************************************************************************</span>
<a name="l06940"></a>06940 <span class="comment">//</span>
<a name="l06941"></a>06941 <span class="comment">// The following are defines for the bit fields in the USB_O_CONTIM register.</span>
<a name="l06942"></a>06942 <span class="comment">//</span>
<a name="l06943"></a>06943 <span class="comment">//*****************************************************************************</span>
<a name="l06944"></a><a class="code" href="tm4c123gh6pm_8h.html#a941e808ca85a00299eebe4405a325f57">06944</a> <span class="preprocessor">#define USB_CONTIM_WTCON_M      0x000000F0  // Connect Wait</span>
<a name="l06945"></a><a class="code" href="tm4c123gh6pm_8h.html#a764e53c50ad2314722346a47d4fea79d">06945</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CONTIM_WTID_M       0x0000000F  // Wait ID</span>
<a name="l06946"></a><a class="code" href="tm4c123gh6pm_8h.html#ade6b993b8e488ba09c448ab9a58335e9">06946</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CONTIM_WTCON_S      4</span>
<a name="l06947"></a><a class="code" href="tm4c123gh6pm_8h.html#a36cc7c1bf7eeabca28f91723402a3043">06947</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CONTIM_WTID_S       0</span>
<a name="l06948"></a>06948 <span class="preprocessor"></span>
<a name="l06949"></a>06949 <span class="comment">//*****************************************************************************</span>
<a name="l06950"></a>06950 <span class="comment">//</span>
<a name="l06951"></a>06951 <span class="comment">// The following are defines for the bit fields in the USB_O_VPLEN register.</span>
<a name="l06952"></a>06952 <span class="comment">//</span>
<a name="l06953"></a>06953 <span class="comment">//*****************************************************************************</span>
<a name="l06954"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c0cdd0be0b1e86b79da76f0e2161f4e">06954</a> <span class="preprocessor">#define USB_VPLEN_VPLEN_M       0x000000FF  // VBUS Pulse Length</span>
<a name="l06955"></a><a class="code" href="tm4c123gh6pm_8h.html#a2554b9bdc0d58c9df0cd0b7c6d17aff6">06955</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_VPLEN_VPLEN_S       0</span>
<a name="l06956"></a>06956 <span class="preprocessor"></span>
<a name="l06957"></a>06957 <span class="comment">//*****************************************************************************</span>
<a name="l06958"></a>06958 <span class="comment">//</span>
<a name="l06959"></a>06959 <span class="comment">// The following are defines for the bit fields in the USB_O_FSEOF register.</span>
<a name="l06960"></a>06960 <span class="comment">//</span>
<a name="l06961"></a>06961 <span class="comment">//*****************************************************************************</span>
<a name="l06962"></a><a class="code" href="tm4c123gh6pm_8h.html#a85196d978ceb2c9167e7c1ef7330eaec">06962</a> <span class="preprocessor">#define USB_FSEOF_FSEOFG_M      0x000000FF  // Full-Speed End-of-Frame Gap</span>
<a name="l06963"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9e2e943c764e8003b203c8d2ad741d4">06963</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_FSEOF_FSEOFG_S      0</span>
<a name="l06964"></a>06964 <span class="preprocessor"></span>
<a name="l06965"></a>06965 <span class="comment">//*****************************************************************************</span>
<a name="l06966"></a>06966 <span class="comment">//</span>
<a name="l06967"></a>06967 <span class="comment">// The following are defines for the bit fields in the USB_O_LSEOF register.</span>
<a name="l06968"></a>06968 <span class="comment">//</span>
<a name="l06969"></a>06969 <span class="comment">//*****************************************************************************</span>
<a name="l06970"></a><a class="code" href="tm4c123gh6pm_8h.html#abb34229c2b81ef5aaca01ba0063e532c">06970</a> <span class="preprocessor">#define USB_LSEOF_LSEOFG_M      0x000000FF  // Low-Speed End-of-Frame Gap</span>
<a name="l06971"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fcb2c9aff778aa2d52bd4eafb5683a8">06971</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_LSEOF_LSEOFG_S      0</span>
<a name="l06972"></a>06972 <span class="preprocessor"></span>
<a name="l06973"></a>06973 <span class="comment">//*****************************************************************************</span>
<a name="l06974"></a>06974 <span class="comment">//</span>
<a name="l06975"></a>06975 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR0</span>
<a name="l06976"></a>06976 <span class="comment">// register.</span>
<a name="l06977"></a>06977 <span class="comment">//</span>
<a name="l06978"></a>06978 <span class="comment">//*****************************************************************************</span>
<a name="l06979"></a><a class="code" href="tm4c123gh6pm_8h.html#a947a93549c5d57a7fbc9186f0a4844bc">06979</a> <span class="preprocessor">#define USB_TXFUNCADDR0_ADDR_M  0x0000007F  // Device Address</span>
<a name="l06980"></a><a class="code" href="tm4c123gh6pm_8h.html#a2affd3c507fa60a75a8275594afa2d34">06980</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR0_ADDR_S  0</span>
<a name="l06981"></a>06981 <span class="preprocessor"></span>
<a name="l06982"></a>06982 <span class="comment">//*****************************************************************************</span>
<a name="l06983"></a>06983 <span class="comment">//</span>
<a name="l06984"></a>06984 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR0</span>
<a name="l06985"></a>06985 <span class="comment">// register.</span>
<a name="l06986"></a>06986 <span class="comment">//</span>
<a name="l06987"></a>06987 <span class="comment">//*****************************************************************************</span>
<a name="l06988"></a><a class="code" href="tm4c123gh6pm_8h.html#a20e3af07f6d4f60b77020d78146e9019">06988</a> <span class="preprocessor">#define USB_TXHUBADDR0_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l06989"></a><a class="code" href="tm4c123gh6pm_8h.html#adfdf29af1a66aae1cebbe401bdcf7022">06989</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR0_ADDR_S   0</span>
<a name="l06990"></a>06990 <span class="preprocessor"></span>
<a name="l06991"></a>06991 <span class="comment">//*****************************************************************************</span>
<a name="l06992"></a>06992 <span class="comment">//</span>
<a name="l06993"></a>06993 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT0</span>
<a name="l06994"></a>06994 <span class="comment">// register.</span>
<a name="l06995"></a>06995 <span class="comment">//</span>
<a name="l06996"></a>06996 <span class="comment">//*****************************************************************************</span>
<a name="l06997"></a><a class="code" href="tm4c123gh6pm_8h.html#aa29a4d2c258b24d3e97b8ba98bb91d77">06997</a> <span class="preprocessor">#define USB_TXHUBPORT0_PORT_M   0x0000007F  // Hub Port</span>
<a name="l06998"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d16c3808d5b379907e57ab1e7e9a532">06998</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT0_PORT_S   0</span>
<a name="l06999"></a>06999 <span class="preprocessor"></span>
<a name="l07000"></a>07000 <span class="comment">//*****************************************************************************</span>
<a name="l07001"></a>07001 <span class="comment">//</span>
<a name="l07002"></a>07002 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR1</span>
<a name="l07003"></a>07003 <span class="comment">// register.</span>
<a name="l07004"></a>07004 <span class="comment">//</span>
<a name="l07005"></a>07005 <span class="comment">//*****************************************************************************</span>
<a name="l07006"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f2f2ce5a3a088dca439c81ab6a5149b">07006</a> <span class="preprocessor">#define USB_TXFUNCADDR1_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07007"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6b25a8272bb596aec9ff6952faf5b7b">07007</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR1_ADDR_S  0</span>
<a name="l07008"></a>07008 <span class="preprocessor"></span>
<a name="l07009"></a>07009 <span class="comment">//*****************************************************************************</span>
<a name="l07010"></a>07010 <span class="comment">//</span>
<a name="l07011"></a>07011 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR1</span>
<a name="l07012"></a>07012 <span class="comment">// register.</span>
<a name="l07013"></a>07013 <span class="comment">//</span>
<a name="l07014"></a>07014 <span class="comment">//*****************************************************************************</span>
<a name="l07015"></a><a class="code" href="tm4c123gh6pm_8h.html#afabbee39b73463c1159d74847d16dc40">07015</a> <span class="preprocessor">#define USB_TXHUBADDR1_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07016"></a><a class="code" href="tm4c123gh6pm_8h.html#a6859476374c86aec0ea73da14fa2cc86">07016</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR1_ADDR_S   0</span>
<a name="l07017"></a>07017 <span class="preprocessor"></span>
<a name="l07018"></a>07018 <span class="comment">//*****************************************************************************</span>
<a name="l07019"></a>07019 <span class="comment">//</span>
<a name="l07020"></a>07020 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT1</span>
<a name="l07021"></a>07021 <span class="comment">// register.</span>
<a name="l07022"></a>07022 <span class="comment">//</span>
<a name="l07023"></a>07023 <span class="comment">//*****************************************************************************</span>
<a name="l07024"></a><a class="code" href="tm4c123gh6pm_8h.html#a2dead38b5856ab74e10b28063cfa0f9c">07024</a> <span class="preprocessor">#define USB_TXHUBPORT1_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07025"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cf015fbd184cc20a21079cb5ba8c633">07025</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT1_PORT_S   0</span>
<a name="l07026"></a>07026 <span class="preprocessor"></span>
<a name="l07027"></a>07027 <span class="comment">//*****************************************************************************</span>
<a name="l07028"></a>07028 <span class="comment">//</span>
<a name="l07029"></a>07029 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR1</span>
<a name="l07030"></a>07030 <span class="comment">// register.</span>
<a name="l07031"></a>07031 <span class="comment">//</span>
<a name="l07032"></a>07032 <span class="comment">//*****************************************************************************</span>
<a name="l07033"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fcc49d0e3af1533f959f09e046b1f18">07033</a> <span class="preprocessor">#define USB_RXFUNCADDR1_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07034"></a><a class="code" href="tm4c123gh6pm_8h.html#a3653895af871069ba5b690ebb8d32f6d">07034</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR1_ADDR_S  0</span>
<a name="l07035"></a>07035 <span class="preprocessor"></span>
<a name="l07036"></a>07036 <span class="comment">//*****************************************************************************</span>
<a name="l07037"></a>07037 <span class="comment">//</span>
<a name="l07038"></a>07038 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR1</span>
<a name="l07039"></a>07039 <span class="comment">// register.</span>
<a name="l07040"></a>07040 <span class="comment">//</span>
<a name="l07041"></a>07041 <span class="comment">//*****************************************************************************</span>
<a name="l07042"></a><a class="code" href="tm4c123gh6pm_8h.html#a8730dfa265c99905f55d294b6b8a2203">07042</a> <span class="preprocessor">#define USB_RXHUBADDR1_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07043"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1054d562a4af1d54f6d912020a4235a">07043</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR1_ADDR_S   0</span>
<a name="l07044"></a>07044 <span class="preprocessor"></span>
<a name="l07045"></a>07045 <span class="comment">//*****************************************************************************</span>
<a name="l07046"></a>07046 <span class="comment">//</span>
<a name="l07047"></a>07047 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT1</span>
<a name="l07048"></a>07048 <span class="comment">// register.</span>
<a name="l07049"></a>07049 <span class="comment">//</span>
<a name="l07050"></a>07050 <span class="comment">//*****************************************************************************</span>
<a name="l07051"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4ed76e64ed3052c085a7afce4a8ea1d">07051</a> <span class="preprocessor">#define USB_RXHUBPORT1_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07052"></a><a class="code" href="tm4c123gh6pm_8h.html#a35ad44c435bea9130f74dbe2961e36ea">07052</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT1_PORT_S   0</span>
<a name="l07053"></a>07053 <span class="preprocessor"></span>
<a name="l07054"></a>07054 <span class="comment">//*****************************************************************************</span>
<a name="l07055"></a>07055 <span class="comment">//</span>
<a name="l07056"></a>07056 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR2</span>
<a name="l07057"></a>07057 <span class="comment">// register.</span>
<a name="l07058"></a>07058 <span class="comment">//</span>
<a name="l07059"></a>07059 <span class="comment">//*****************************************************************************</span>
<a name="l07060"></a><a class="code" href="tm4c123gh6pm_8h.html#a3616abb6b78f6346e2e2a2a90660fbcd">07060</a> <span class="preprocessor">#define USB_TXFUNCADDR2_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07061"></a><a class="code" href="tm4c123gh6pm_8h.html#a86355ddd5bb2fe5e9df7715717a77be6">07061</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR2_ADDR_S  0</span>
<a name="l07062"></a>07062 <span class="preprocessor"></span>
<a name="l07063"></a>07063 <span class="comment">//*****************************************************************************</span>
<a name="l07064"></a>07064 <span class="comment">//</span>
<a name="l07065"></a>07065 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR2</span>
<a name="l07066"></a>07066 <span class="comment">// register.</span>
<a name="l07067"></a>07067 <span class="comment">//</span>
<a name="l07068"></a>07068 <span class="comment">//*****************************************************************************</span>
<a name="l07069"></a><a class="code" href="tm4c123gh6pm_8h.html#a003ed9a6d1a27573ed4dc779746acbdd">07069</a> <span class="preprocessor">#define USB_TXHUBADDR2_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07070"></a><a class="code" href="tm4c123gh6pm_8h.html#a000bbb10649b085bde981c99849756ea">07070</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR2_ADDR_S   0</span>
<a name="l07071"></a>07071 <span class="preprocessor"></span>
<a name="l07072"></a>07072 <span class="comment">//*****************************************************************************</span>
<a name="l07073"></a>07073 <span class="comment">//</span>
<a name="l07074"></a>07074 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT2</span>
<a name="l07075"></a>07075 <span class="comment">// register.</span>
<a name="l07076"></a>07076 <span class="comment">//</span>
<a name="l07077"></a>07077 <span class="comment">//*****************************************************************************</span>
<a name="l07078"></a><a class="code" href="tm4c123gh6pm_8h.html#aea142aed6d9be3107b4eab9a3816e6f9">07078</a> <span class="preprocessor">#define USB_TXHUBPORT2_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07079"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4fee62bae3fad1a4952636f900a2128">07079</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT2_PORT_S   0</span>
<a name="l07080"></a>07080 <span class="preprocessor"></span>
<a name="l07081"></a>07081 <span class="comment">//*****************************************************************************</span>
<a name="l07082"></a>07082 <span class="comment">//</span>
<a name="l07083"></a>07083 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR2</span>
<a name="l07084"></a>07084 <span class="comment">// register.</span>
<a name="l07085"></a>07085 <span class="comment">//</span>
<a name="l07086"></a>07086 <span class="comment">//*****************************************************************************</span>
<a name="l07087"></a><a class="code" href="tm4c123gh6pm_8h.html#ace78f90440ed81c6f4ff7de58fad6675">07087</a> <span class="preprocessor">#define USB_RXFUNCADDR2_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07088"></a><a class="code" href="tm4c123gh6pm_8h.html#ace40d1e9ea99007d763869c5648025f8">07088</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR2_ADDR_S  0</span>
<a name="l07089"></a>07089 <span class="preprocessor"></span>
<a name="l07090"></a>07090 <span class="comment">//*****************************************************************************</span>
<a name="l07091"></a>07091 <span class="comment">//</span>
<a name="l07092"></a>07092 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR2</span>
<a name="l07093"></a>07093 <span class="comment">// register.</span>
<a name="l07094"></a>07094 <span class="comment">//</span>
<a name="l07095"></a>07095 <span class="comment">//*****************************************************************************</span>
<a name="l07096"></a><a class="code" href="tm4c123gh6pm_8h.html#a097f540dbcba25c4ffdf0a864e1338c5">07096</a> <span class="preprocessor">#define USB_RXHUBADDR2_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07097"></a><a class="code" href="tm4c123gh6pm_8h.html#a80991f7d21fb4a2dfca250765e0d09fc">07097</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR2_ADDR_S   0</span>
<a name="l07098"></a>07098 <span class="preprocessor"></span>
<a name="l07099"></a>07099 <span class="comment">//*****************************************************************************</span>
<a name="l07100"></a>07100 <span class="comment">//</span>
<a name="l07101"></a>07101 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT2</span>
<a name="l07102"></a>07102 <span class="comment">// register.</span>
<a name="l07103"></a>07103 <span class="comment">//</span>
<a name="l07104"></a>07104 <span class="comment">//*****************************************************************************</span>
<a name="l07105"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b03d2e0cb2752c3586dbbf001cdf69e">07105</a> <span class="preprocessor">#define USB_RXHUBPORT2_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07106"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8da9a887419ec7f7d1d9cad09ff8efd">07106</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT2_PORT_S   0</span>
<a name="l07107"></a>07107 <span class="preprocessor"></span>
<a name="l07108"></a>07108 <span class="comment">//*****************************************************************************</span>
<a name="l07109"></a>07109 <span class="comment">//</span>
<a name="l07110"></a>07110 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR3</span>
<a name="l07111"></a>07111 <span class="comment">// register.</span>
<a name="l07112"></a>07112 <span class="comment">//</span>
<a name="l07113"></a>07113 <span class="comment">//*****************************************************************************</span>
<a name="l07114"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e3e573d6b90e6c14937441e7396b692">07114</a> <span class="preprocessor">#define USB_TXFUNCADDR3_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07115"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e3d6cb823b912ff77d9b537bcb471f6">07115</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR3_ADDR_S  0</span>
<a name="l07116"></a>07116 <span class="preprocessor"></span>
<a name="l07117"></a>07117 <span class="comment">//*****************************************************************************</span>
<a name="l07118"></a>07118 <span class="comment">//</span>
<a name="l07119"></a>07119 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR3</span>
<a name="l07120"></a>07120 <span class="comment">// register.</span>
<a name="l07121"></a>07121 <span class="comment">//</span>
<a name="l07122"></a>07122 <span class="comment">//*****************************************************************************</span>
<a name="l07123"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7044fdd8087bdce635d2d38ffb51cf3">07123</a> <span class="preprocessor">#define USB_TXHUBADDR3_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07124"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d5cea8e81c8a13e1a7442a0b1e4a2a5">07124</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR3_ADDR_S   0</span>
<a name="l07125"></a>07125 <span class="preprocessor"></span>
<a name="l07126"></a>07126 <span class="comment">//*****************************************************************************</span>
<a name="l07127"></a>07127 <span class="comment">//</span>
<a name="l07128"></a>07128 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT3</span>
<a name="l07129"></a>07129 <span class="comment">// register.</span>
<a name="l07130"></a>07130 <span class="comment">//</span>
<a name="l07131"></a>07131 <span class="comment">//*****************************************************************************</span>
<a name="l07132"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aead031ae97e7bbca924f18dbc9f985">07132</a> <span class="preprocessor">#define USB_TXHUBPORT3_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07133"></a><a class="code" href="tm4c123gh6pm_8h.html#a818f1ecc9b8274aa1b4e84c3465d8629">07133</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT3_PORT_S   0</span>
<a name="l07134"></a>07134 <span class="preprocessor"></span>
<a name="l07135"></a>07135 <span class="comment">//*****************************************************************************</span>
<a name="l07136"></a>07136 <span class="comment">//</span>
<a name="l07137"></a>07137 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR3</span>
<a name="l07138"></a>07138 <span class="comment">// register.</span>
<a name="l07139"></a>07139 <span class="comment">//</span>
<a name="l07140"></a>07140 <span class="comment">//*****************************************************************************</span>
<a name="l07141"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d46e170ce3386c2afe06ca76fe33955">07141</a> <span class="preprocessor">#define USB_RXFUNCADDR3_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07142"></a><a class="code" href="tm4c123gh6pm_8h.html#af710fbac9cb7f281c3b8afa5a3a5162d">07142</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR3_ADDR_S  0</span>
<a name="l07143"></a>07143 <span class="preprocessor"></span>
<a name="l07144"></a>07144 <span class="comment">//*****************************************************************************</span>
<a name="l07145"></a>07145 <span class="comment">//</span>
<a name="l07146"></a>07146 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR3</span>
<a name="l07147"></a>07147 <span class="comment">// register.</span>
<a name="l07148"></a>07148 <span class="comment">//</span>
<a name="l07149"></a>07149 <span class="comment">//*****************************************************************************</span>
<a name="l07150"></a><a class="code" href="tm4c123gh6pm_8h.html#a63e33894aceacc2d95a4d9ba930c83e2">07150</a> <span class="preprocessor">#define USB_RXHUBADDR3_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07151"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5ae7c96eeb2c2a8a54303ac7e3ab674">07151</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR3_ADDR_S   0</span>
<a name="l07152"></a>07152 <span class="preprocessor"></span>
<a name="l07153"></a>07153 <span class="comment">//*****************************************************************************</span>
<a name="l07154"></a>07154 <span class="comment">//</span>
<a name="l07155"></a>07155 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT3</span>
<a name="l07156"></a>07156 <span class="comment">// register.</span>
<a name="l07157"></a>07157 <span class="comment">//</span>
<a name="l07158"></a>07158 <span class="comment">//*****************************************************************************</span>
<a name="l07159"></a><a class="code" href="tm4c123gh6pm_8h.html#a22baa2fec91ce4c3483e80a808fcdb1f">07159</a> <span class="preprocessor">#define USB_RXHUBPORT3_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07160"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4cde7550735ae3fc8701ed7c805e44b">07160</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT3_PORT_S   0</span>
<a name="l07161"></a>07161 <span class="preprocessor"></span>
<a name="l07162"></a>07162 <span class="comment">//*****************************************************************************</span>
<a name="l07163"></a>07163 <span class="comment">//</span>
<a name="l07164"></a>07164 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR4</span>
<a name="l07165"></a>07165 <span class="comment">// register.</span>
<a name="l07166"></a>07166 <span class="comment">//</span>
<a name="l07167"></a>07167 <span class="comment">//*****************************************************************************</span>
<a name="l07168"></a><a class="code" href="tm4c123gh6pm_8h.html#a51c7fe13809810d083b1f95f7f80b51c">07168</a> <span class="preprocessor">#define USB_TXFUNCADDR4_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07169"></a><a class="code" href="tm4c123gh6pm_8h.html#a000238eaf09cfed2291801e52293e33d">07169</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR4_ADDR_S  0</span>
<a name="l07170"></a>07170 <span class="preprocessor"></span>
<a name="l07171"></a>07171 <span class="comment">//*****************************************************************************</span>
<a name="l07172"></a>07172 <span class="comment">//</span>
<a name="l07173"></a>07173 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR4</span>
<a name="l07174"></a>07174 <span class="comment">// register.</span>
<a name="l07175"></a>07175 <span class="comment">//</span>
<a name="l07176"></a>07176 <span class="comment">//*****************************************************************************</span>
<a name="l07177"></a><a class="code" href="tm4c123gh6pm_8h.html#ab04b7f1d7ef234cba51990e3f407e704">07177</a> <span class="preprocessor">#define USB_TXHUBADDR4_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07178"></a><a class="code" href="tm4c123gh6pm_8h.html#ae859df31d804181870d78aac2fe854a5">07178</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR4_ADDR_S   0</span>
<a name="l07179"></a>07179 <span class="preprocessor"></span>
<a name="l07180"></a>07180 <span class="comment">//*****************************************************************************</span>
<a name="l07181"></a>07181 <span class="comment">//</span>
<a name="l07182"></a>07182 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT4</span>
<a name="l07183"></a>07183 <span class="comment">// register.</span>
<a name="l07184"></a>07184 <span class="comment">//</span>
<a name="l07185"></a>07185 <span class="comment">//*****************************************************************************</span>
<a name="l07186"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b69c2a43496ae9944abb7bc487e39d8">07186</a> <span class="preprocessor">#define USB_TXHUBPORT4_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07187"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f3a8d4224673231d78427bd416cf27a">07187</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT4_PORT_S   0</span>
<a name="l07188"></a>07188 <span class="preprocessor"></span>
<a name="l07189"></a>07189 <span class="comment">//*****************************************************************************</span>
<a name="l07190"></a>07190 <span class="comment">//</span>
<a name="l07191"></a>07191 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR4</span>
<a name="l07192"></a>07192 <span class="comment">// register.</span>
<a name="l07193"></a>07193 <span class="comment">//</span>
<a name="l07194"></a>07194 <span class="comment">//*****************************************************************************</span>
<a name="l07195"></a><a class="code" href="tm4c123gh6pm_8h.html#aedaeab6baa319db484f5dab2e809565a">07195</a> <span class="preprocessor">#define USB_RXFUNCADDR4_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07196"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c0382f0c71f0ad8894623beeeb5603f">07196</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR4_ADDR_S  0</span>
<a name="l07197"></a>07197 <span class="preprocessor"></span>
<a name="l07198"></a>07198 <span class="comment">//*****************************************************************************</span>
<a name="l07199"></a>07199 <span class="comment">//</span>
<a name="l07200"></a>07200 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR4</span>
<a name="l07201"></a>07201 <span class="comment">// register.</span>
<a name="l07202"></a>07202 <span class="comment">//</span>
<a name="l07203"></a>07203 <span class="comment">//*****************************************************************************</span>
<a name="l07204"></a><a class="code" href="tm4c123gh6pm_8h.html#aa045fe6eee92c676d64e550f25f77983">07204</a> <span class="preprocessor">#define USB_RXHUBADDR4_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07205"></a><a class="code" href="tm4c123gh6pm_8h.html#a16ea70a4e82e2fe16d3c60b91ac02383">07205</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR4_ADDR_S   0</span>
<a name="l07206"></a>07206 <span class="preprocessor"></span>
<a name="l07207"></a>07207 <span class="comment">//*****************************************************************************</span>
<a name="l07208"></a>07208 <span class="comment">//</span>
<a name="l07209"></a>07209 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT4</span>
<a name="l07210"></a>07210 <span class="comment">// register.</span>
<a name="l07211"></a>07211 <span class="comment">//</span>
<a name="l07212"></a>07212 <span class="comment">//*****************************************************************************</span>
<a name="l07213"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4e3674a1058bed8278a5aba9c70850d">07213</a> <span class="preprocessor">#define USB_RXHUBPORT4_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07214"></a><a class="code" href="tm4c123gh6pm_8h.html#ac29179eb07a8120e7a1802bf10191370">07214</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT4_PORT_S   0</span>
<a name="l07215"></a>07215 <span class="preprocessor"></span>
<a name="l07216"></a>07216 <span class="comment">//*****************************************************************************</span>
<a name="l07217"></a>07217 <span class="comment">//</span>
<a name="l07218"></a>07218 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR5</span>
<a name="l07219"></a>07219 <span class="comment">// register.</span>
<a name="l07220"></a>07220 <span class="comment">//</span>
<a name="l07221"></a>07221 <span class="comment">//*****************************************************************************</span>
<a name="l07222"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c45ecc181e4661bc7d1998e08f1c2f2">07222</a> <span class="preprocessor">#define USB_TXFUNCADDR5_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07223"></a><a class="code" href="tm4c123gh6pm_8h.html#a9970132c0edce22c3e42217e9a15a7a3">07223</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR5_ADDR_S  0</span>
<a name="l07224"></a>07224 <span class="preprocessor"></span>
<a name="l07225"></a>07225 <span class="comment">//*****************************************************************************</span>
<a name="l07226"></a>07226 <span class="comment">//</span>
<a name="l07227"></a>07227 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR5</span>
<a name="l07228"></a>07228 <span class="comment">// register.</span>
<a name="l07229"></a>07229 <span class="comment">//</span>
<a name="l07230"></a>07230 <span class="comment">//*****************************************************************************</span>
<a name="l07231"></a><a class="code" href="tm4c123gh6pm_8h.html#a26d111e0cf876b72e149db663fd7ec0d">07231</a> <span class="preprocessor">#define USB_TXHUBADDR5_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07232"></a><a class="code" href="tm4c123gh6pm_8h.html#a3201ee41f01c5e2dd662d61db1da6625">07232</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR5_ADDR_S   0</span>
<a name="l07233"></a>07233 <span class="preprocessor"></span>
<a name="l07234"></a>07234 <span class="comment">//*****************************************************************************</span>
<a name="l07235"></a>07235 <span class="comment">//</span>
<a name="l07236"></a>07236 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT5</span>
<a name="l07237"></a>07237 <span class="comment">// register.</span>
<a name="l07238"></a>07238 <span class="comment">//</span>
<a name="l07239"></a>07239 <span class="comment">//*****************************************************************************</span>
<a name="l07240"></a><a class="code" href="tm4c123gh6pm_8h.html#a077bc48441a7c2b785f4144a28e481c9">07240</a> <span class="preprocessor">#define USB_TXHUBPORT5_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07241"></a><a class="code" href="tm4c123gh6pm_8h.html#ac73cbbc05d4981bc53f342cf0437ffb6">07241</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT5_PORT_S   0</span>
<a name="l07242"></a>07242 <span class="preprocessor"></span>
<a name="l07243"></a>07243 <span class="comment">//*****************************************************************************</span>
<a name="l07244"></a>07244 <span class="comment">//</span>
<a name="l07245"></a>07245 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR5</span>
<a name="l07246"></a>07246 <span class="comment">// register.</span>
<a name="l07247"></a>07247 <span class="comment">//</span>
<a name="l07248"></a>07248 <span class="comment">//*****************************************************************************</span>
<a name="l07249"></a><a class="code" href="tm4c123gh6pm_8h.html#a686da032893e5dfe1f82dc9b2658c779">07249</a> <span class="preprocessor">#define USB_RXFUNCADDR5_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07250"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2a498f91f3451cfc9e2669c7a31425a">07250</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR5_ADDR_S  0</span>
<a name="l07251"></a>07251 <span class="preprocessor"></span>
<a name="l07252"></a>07252 <span class="comment">//*****************************************************************************</span>
<a name="l07253"></a>07253 <span class="comment">//</span>
<a name="l07254"></a>07254 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR5</span>
<a name="l07255"></a>07255 <span class="comment">// register.</span>
<a name="l07256"></a>07256 <span class="comment">//</span>
<a name="l07257"></a>07257 <span class="comment">//*****************************************************************************</span>
<a name="l07258"></a><a class="code" href="tm4c123gh6pm_8h.html#afb81053b9fb0a2584c92e4a8deeff98f">07258</a> <span class="preprocessor">#define USB_RXHUBADDR5_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07259"></a><a class="code" href="tm4c123gh6pm_8h.html#a550fc92b032d735a10d1f07fb951a492">07259</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR5_ADDR_S   0</span>
<a name="l07260"></a>07260 <span class="preprocessor"></span>
<a name="l07261"></a>07261 <span class="comment">//*****************************************************************************</span>
<a name="l07262"></a>07262 <span class="comment">//</span>
<a name="l07263"></a>07263 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT5</span>
<a name="l07264"></a>07264 <span class="comment">// register.</span>
<a name="l07265"></a>07265 <span class="comment">//</span>
<a name="l07266"></a>07266 <span class="comment">//*****************************************************************************</span>
<a name="l07267"></a><a class="code" href="tm4c123gh6pm_8h.html#a18db725396c95c797d4d78d937709671">07267</a> <span class="preprocessor">#define USB_RXHUBPORT5_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07268"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c1903b900c10ef6cdc64f5e4db28b65">07268</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT5_PORT_S   0</span>
<a name="l07269"></a>07269 <span class="preprocessor"></span>
<a name="l07270"></a>07270 <span class="comment">//*****************************************************************************</span>
<a name="l07271"></a>07271 <span class="comment">//</span>
<a name="l07272"></a>07272 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR6</span>
<a name="l07273"></a>07273 <span class="comment">// register.</span>
<a name="l07274"></a>07274 <span class="comment">//</span>
<a name="l07275"></a>07275 <span class="comment">//*****************************************************************************</span>
<a name="l07276"></a><a class="code" href="tm4c123gh6pm_8h.html#aa981eaee0777532f8f310a4f752309ef">07276</a> <span class="preprocessor">#define USB_TXFUNCADDR6_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07277"></a><a class="code" href="tm4c123gh6pm_8h.html#a49a0dfb10b5f0a62a08ca38f69a4d3c8">07277</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR6_ADDR_S  0</span>
<a name="l07278"></a>07278 <span class="preprocessor"></span>
<a name="l07279"></a>07279 <span class="comment">//*****************************************************************************</span>
<a name="l07280"></a>07280 <span class="comment">//</span>
<a name="l07281"></a>07281 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR6</span>
<a name="l07282"></a>07282 <span class="comment">// register.</span>
<a name="l07283"></a>07283 <span class="comment">//</span>
<a name="l07284"></a>07284 <span class="comment">//*****************************************************************************</span>
<a name="l07285"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c66629ec2f370d8a8fcdf03a84ba1dc">07285</a> <span class="preprocessor">#define USB_TXHUBADDR6_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07286"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6f434bd7a7450534b0d1f9d476970cd">07286</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR6_ADDR_S   0</span>
<a name="l07287"></a>07287 <span class="preprocessor"></span>
<a name="l07288"></a>07288 <span class="comment">//*****************************************************************************</span>
<a name="l07289"></a>07289 <span class="comment">//</span>
<a name="l07290"></a>07290 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT6</span>
<a name="l07291"></a>07291 <span class="comment">// register.</span>
<a name="l07292"></a>07292 <span class="comment">//</span>
<a name="l07293"></a>07293 <span class="comment">//*****************************************************************************</span>
<a name="l07294"></a><a class="code" href="tm4c123gh6pm_8h.html#a3175d6e793088b14c89c46f10576d9a6">07294</a> <span class="preprocessor">#define USB_TXHUBPORT6_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07295"></a><a class="code" href="tm4c123gh6pm_8h.html#a42a95d67e8581f0bc86978a59f25c1ec">07295</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT6_PORT_S   0</span>
<a name="l07296"></a>07296 <span class="preprocessor"></span>
<a name="l07297"></a>07297 <span class="comment">//*****************************************************************************</span>
<a name="l07298"></a>07298 <span class="comment">//</span>
<a name="l07299"></a>07299 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR6</span>
<a name="l07300"></a>07300 <span class="comment">// register.</span>
<a name="l07301"></a>07301 <span class="comment">//</span>
<a name="l07302"></a>07302 <span class="comment">//*****************************************************************************</span>
<a name="l07303"></a><a class="code" href="tm4c123gh6pm_8h.html#a3dda1702bca14f2ed831e9136253447d">07303</a> <span class="preprocessor">#define USB_RXFUNCADDR6_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07304"></a><a class="code" href="tm4c123gh6pm_8h.html#a707003022c35cd726d7510c5fe3d25a1">07304</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR6_ADDR_S  0</span>
<a name="l07305"></a>07305 <span class="preprocessor"></span>
<a name="l07306"></a>07306 <span class="comment">//*****************************************************************************</span>
<a name="l07307"></a>07307 <span class="comment">//</span>
<a name="l07308"></a>07308 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR6</span>
<a name="l07309"></a>07309 <span class="comment">// register.</span>
<a name="l07310"></a>07310 <span class="comment">//</span>
<a name="l07311"></a>07311 <span class="comment">//*****************************************************************************</span>
<a name="l07312"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fb2e3cc1db26ffa1a8b113f1929df91">07312</a> <span class="preprocessor">#define USB_RXHUBADDR6_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07313"></a><a class="code" href="tm4c123gh6pm_8h.html#a331bdde07e00b1b1549ce85ea63fc2f0">07313</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR6_ADDR_S   0</span>
<a name="l07314"></a>07314 <span class="preprocessor"></span>
<a name="l07315"></a>07315 <span class="comment">//*****************************************************************************</span>
<a name="l07316"></a>07316 <span class="comment">//</span>
<a name="l07317"></a>07317 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT6</span>
<a name="l07318"></a>07318 <span class="comment">// register.</span>
<a name="l07319"></a>07319 <span class="comment">//</span>
<a name="l07320"></a>07320 <span class="comment">//*****************************************************************************</span>
<a name="l07321"></a><a class="code" href="tm4c123gh6pm_8h.html#ab580d4f8c21b70da27a74042c05eb0b2">07321</a> <span class="preprocessor">#define USB_RXHUBPORT6_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07322"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d5d67bb9881fb36c9fe9cdc124edb11">07322</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT6_PORT_S   0</span>
<a name="l07323"></a>07323 <span class="preprocessor"></span>
<a name="l07324"></a>07324 <span class="comment">//*****************************************************************************</span>
<a name="l07325"></a>07325 <span class="comment">//</span>
<a name="l07326"></a>07326 <span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR7</span>
<a name="l07327"></a>07327 <span class="comment">// register.</span>
<a name="l07328"></a>07328 <span class="comment">//</span>
<a name="l07329"></a>07329 <span class="comment">//*****************************************************************************</span>
<a name="l07330"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2dcee9407465d9eaa10f7c16564fbfd">07330</a> <span class="preprocessor">#define USB_TXFUNCADDR7_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07331"></a><a class="code" href="tm4c123gh6pm_8h.html#a04e0d30b0506b40025910686f0fda4b6">07331</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXFUNCADDR7_ADDR_S  0</span>
<a name="l07332"></a>07332 <span class="preprocessor"></span>
<a name="l07333"></a>07333 <span class="comment">//*****************************************************************************</span>
<a name="l07334"></a>07334 <span class="comment">//</span>
<a name="l07335"></a>07335 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR7</span>
<a name="l07336"></a>07336 <span class="comment">// register.</span>
<a name="l07337"></a>07337 <span class="comment">//</span>
<a name="l07338"></a>07338 <span class="comment">//*****************************************************************************</span>
<a name="l07339"></a><a class="code" href="tm4c123gh6pm_8h.html#a33853f01d75ae9ddcb277e43ad1b6388">07339</a> <span class="preprocessor">#define USB_TXHUBADDR7_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07340"></a><a class="code" href="tm4c123gh6pm_8h.html#a31573436d56f332334e4c814974233ac">07340</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBADDR7_ADDR_S   0</span>
<a name="l07341"></a>07341 <span class="preprocessor"></span>
<a name="l07342"></a>07342 <span class="comment">//*****************************************************************************</span>
<a name="l07343"></a>07343 <span class="comment">//</span>
<a name="l07344"></a>07344 <span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT7</span>
<a name="l07345"></a>07345 <span class="comment">// register.</span>
<a name="l07346"></a>07346 <span class="comment">//</span>
<a name="l07347"></a>07347 <span class="comment">//*****************************************************************************</span>
<a name="l07348"></a><a class="code" href="tm4c123gh6pm_8h.html#af2fcfe3283e0a70bf27aec03e5333ea8">07348</a> <span class="preprocessor">#define USB_TXHUBPORT7_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07349"></a><a class="code" href="tm4c123gh6pm_8h.html#ad07cfdb843e1702c75d7ce3f0d517911">07349</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXHUBPORT7_PORT_S   0</span>
<a name="l07350"></a>07350 <span class="preprocessor"></span>
<a name="l07351"></a>07351 <span class="comment">//*****************************************************************************</span>
<a name="l07352"></a>07352 <span class="comment">//</span>
<a name="l07353"></a>07353 <span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR7</span>
<a name="l07354"></a>07354 <span class="comment">// register.</span>
<a name="l07355"></a>07355 <span class="comment">//</span>
<a name="l07356"></a>07356 <span class="comment">//*****************************************************************************</span>
<a name="l07357"></a><a class="code" href="tm4c123gh6pm_8h.html#a0252e4040f747f496e67760239ba9534">07357</a> <span class="preprocessor">#define USB_RXFUNCADDR7_ADDR_M  0x0000007F  // Device Address</span>
<a name="l07358"></a><a class="code" href="tm4c123gh6pm_8h.html#ab74a07fdf1f4f20b9e929d494157d325">07358</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXFUNCADDR7_ADDR_S  0</span>
<a name="l07359"></a>07359 <span class="preprocessor"></span>
<a name="l07360"></a>07360 <span class="comment">//*****************************************************************************</span>
<a name="l07361"></a>07361 <span class="comment">//</span>
<a name="l07362"></a>07362 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR7</span>
<a name="l07363"></a>07363 <span class="comment">// register.</span>
<a name="l07364"></a>07364 <span class="comment">//</span>
<a name="l07365"></a>07365 <span class="comment">//*****************************************************************************</span>
<a name="l07366"></a><a class="code" href="tm4c123gh6pm_8h.html#aef7f89f7262a2aeec4ea4fc14318571f">07366</a> <span class="preprocessor">#define USB_RXHUBADDR7_ADDR_M   0x0000007F  // Hub Address</span>
<a name="l07367"></a><a class="code" href="tm4c123gh6pm_8h.html#ada06d3388339f89f9b563516d697ec31">07367</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBADDR7_ADDR_S   0</span>
<a name="l07368"></a>07368 <span class="preprocessor"></span>
<a name="l07369"></a>07369 <span class="comment">//*****************************************************************************</span>
<a name="l07370"></a>07370 <span class="comment">//</span>
<a name="l07371"></a>07371 <span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT7</span>
<a name="l07372"></a>07372 <span class="comment">// register.</span>
<a name="l07373"></a>07373 <span class="comment">//</span>
<a name="l07374"></a>07374 <span class="comment">//*****************************************************************************</span>
<a name="l07375"></a><a class="code" href="tm4c123gh6pm_8h.html#af9e4f4ca4ba37b63c9d93e927bd58282">07375</a> <span class="preprocessor">#define USB_RXHUBPORT7_PORT_M   0x0000007F  // Hub Port</span>
<a name="l07376"></a><a class="code" href="tm4c123gh6pm_8h.html#a306b9b1f2a545cf7ceaff4ea2bbd13db">07376</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXHUBPORT7_PORT_S   0</span>
<a name="l07377"></a>07377 <span class="preprocessor"></span>
<a name="l07378"></a>07378 <span class="comment">//*****************************************************************************</span>
<a name="l07379"></a>07379 <span class="comment">//</span>
<a name="l07380"></a>07380 <span class="comment">// The following are defines for the bit fields in the USB_O_CSRL0 register.</span>
<a name="l07381"></a>07381 <span class="comment">//</span>
<a name="l07382"></a>07382 <span class="comment">//*****************************************************************************</span>
<a name="l07383"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6e4cbd295f2d748f9c76617bfdcef01">07383</a> <span class="preprocessor">#define USB_CSRL0_NAKTO         0x00000080  // NAK Timeout</span>
<a name="l07384"></a><a class="code" href="tm4c123gh6pm_8h.html#af99ad022830386b6eeec1668cf509228">07384</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_SETENDC       0x00000080  // Setup End Clear</span>
<a name="l07385"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bb1082edc6cc4924ee478cfaa4a020f">07385</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_STATUS        0x00000040  // STATUS Packet</span>
<a name="l07386"></a><a class="code" href="tm4c123gh6pm_8h.html#a48e2f3edca2d034139b6ee968e041d34">07386</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_RXRDYC        0x00000040  // RXRDY Clear</span>
<a name="l07387"></a><a class="code" href="tm4c123gh6pm_8h.html#a7141119d1f34061a07538d8cec93b05e">07387</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_REQPKT        0x00000020  // Request Packet</span>
<a name="l07388"></a><a class="code" href="tm4c123gh6pm_8h.html#ab41d8813224b450b8d5fb8602d7f8362">07388</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_STALL         0x00000020  // Send Stall</span>
<a name="l07389"></a><a class="code" href="tm4c123gh6pm_8h.html#ab649bf662d9310d93032aadde771d022">07389</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_SETEND        0x00000010  // Setup End</span>
<a name="l07390"></a><a class="code" href="tm4c123gh6pm_8h.html#a14ed6e28c632d3636f46fe0abef2792c">07390</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_ERROR         0x00000010  // Error</span>
<a name="l07391"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d0b019991becfdfb91fe4227daad63e">07391</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_DATAEND       0x00000008  // Data End</span>
<a name="l07392"></a><a class="code" href="tm4c123gh6pm_8h.html#aac4f2f072b5b3030345398634fe919b4">07392</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_SETUP         0x00000008  // Setup Packet</span>
<a name="l07393"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0f1b7e9ac27a773a386af520e89980d">07393</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_STALLED       0x00000004  // Endpoint Stalled</span>
<a name="l07394"></a><a class="code" href="tm4c123gh6pm_8h.html#a66cb7a914c02dce1716cb0b6669da104">07394</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_TXRDY         0x00000002  // Transmit Packet Ready</span>
<a name="l07395"></a><a class="code" href="tm4c123gh6pm_8h.html#aa46f20c660cc47f9b3d8f9feace51914">07395</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRL0_RXRDY         0x00000001  // Receive Packet Ready</span>
<a name="l07396"></a>07396 <span class="preprocessor"></span>
<a name="l07397"></a>07397 <span class="comment">//*****************************************************************************</span>
<a name="l07398"></a>07398 <span class="comment">//</span>
<a name="l07399"></a>07399 <span class="comment">// The following are defines for the bit fields in the USB_O_CSRH0 register.</span>
<a name="l07400"></a>07400 <span class="comment">//</span>
<a name="l07401"></a>07401 <span class="comment">//*****************************************************************************</span>
<a name="l07402"></a><a class="code" href="tm4c123gh6pm_8h.html#a3dfeb869eb77d4235fa81f14e16dcb4f">07402</a> <span class="preprocessor">#define USB_CSRH0_DTWE          0x00000004  // Data Toggle Write Enable</span>
<a name="l07403"></a><a class="code" href="tm4c123gh6pm_8h.html#a53d350895f5d8cf5e6010bdf8c105bb4">07403</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRH0_DT            0x00000002  // Data Toggle</span>
<a name="l07404"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6749e9d7f8d7b2afaa90cd3fa1e50ad">07404</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_CSRH0_FLUSH         0x00000001  // Flush FIFO</span>
<a name="l07405"></a>07405 <span class="preprocessor"></span>
<a name="l07406"></a>07406 <span class="comment">//*****************************************************************************</span>
<a name="l07407"></a>07407 <span class="comment">//</span>
<a name="l07408"></a>07408 <span class="comment">// The following are defines for the bit fields in the USB_O_COUNT0 register.</span>
<a name="l07409"></a>07409 <span class="comment">//</span>
<a name="l07410"></a>07410 <span class="comment">//*****************************************************************************</span>
<a name="l07411"></a><a class="code" href="tm4c123gh6pm_8h.html#a019823dc6547e7cd3b6bcfc62514eb66">07411</a> <span class="preprocessor">#define USB_COUNT0_COUNT_M      0x0000007F  // FIFO Count</span>
<a name="l07412"></a><a class="code" href="tm4c123gh6pm_8h.html#a4844910ea560832d9446b63ef6216bbf">07412</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_COUNT0_COUNT_S      0</span>
<a name="l07413"></a>07413 <span class="preprocessor"></span>
<a name="l07414"></a>07414 <span class="comment">//*****************************************************************************</span>
<a name="l07415"></a>07415 <span class="comment">//</span>
<a name="l07416"></a>07416 <span class="comment">// The following are defines for the bit fields in the USB_O_TYPE0 register.</span>
<a name="l07417"></a>07417 <span class="comment">//</span>
<a name="l07418"></a>07418 <span class="comment">//*****************************************************************************</span>
<a name="l07419"></a><a class="code" href="tm4c123gh6pm_8h.html#abe073e205e34b59e75a9b7c09e135afa">07419</a> <span class="preprocessor">#define USB_TYPE0_SPEED_M       0x000000C0  // Operating Speed</span>
<a name="l07420"></a><a class="code" href="tm4c123gh6pm_8h.html#ad75009234bcb791c90f83a6eba56558e">07420</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TYPE0_SPEED_FULL    0x00000080  // Full</span>
<a name="l07421"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c11924120fbb14d0f29521e30c31264">07421</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TYPE0_SPEED_LOW     0x000000C0  // Low</span>
<a name="l07422"></a>07422 <span class="preprocessor"></span>
<a name="l07423"></a>07423 <span class="comment">//*****************************************************************************</span>
<a name="l07424"></a>07424 <span class="comment">//</span>
<a name="l07425"></a>07425 <span class="comment">// The following are defines for the bit fields in the USB_O_NAKLMT register.</span>
<a name="l07426"></a>07426 <span class="comment">//</span>
<a name="l07427"></a>07427 <span class="comment">//*****************************************************************************</span>
<a name="l07428"></a><a class="code" href="tm4c123gh6pm_8h.html#a097000b667f85af3ca764cf68ab74c38">07428</a> <span class="preprocessor">#define USB_NAKLMT_NAKLMT_M     0x0000001F  // EP0 NAK Limit</span>
<a name="l07429"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f760e0ab65278180ed9588a4032ca1b">07429</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_NAKLMT_NAKLMT_S     0</span>
<a name="l07430"></a>07430 <span class="preprocessor"></span>
<a name="l07431"></a>07431 <span class="comment">//*****************************************************************************</span>
<a name="l07432"></a>07432 <span class="comment">//</span>
<a name="l07433"></a>07433 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP1 register.</span>
<a name="l07434"></a>07434 <span class="comment">//</span>
<a name="l07435"></a>07435 <span class="comment">//*****************************************************************************</span>
<a name="l07436"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bd0ee915413be04a5802f9b3993b2be">07436</a> <span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07437"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9e275393d1ba8f9b7491f5fe6cc4f66">07437</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_S   0</span>
<a name="l07438"></a>07438 <span class="preprocessor"></span>
<a name="l07439"></a>07439 <span class="comment">//*****************************************************************************</span>
<a name="l07440"></a>07440 <span class="comment">//</span>
<a name="l07441"></a>07441 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL1 register.</span>
<a name="l07442"></a>07442 <span class="comment">//</span>
<a name="l07443"></a>07443 <span class="comment">//*****************************************************************************</span>
<a name="l07444"></a><a class="code" href="tm4c123gh6pm_8h.html#a1eb02a4a69f990561895180410a05850">07444</a> <span class="preprocessor">#define USB_TXCSRL1_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l07445"></a><a class="code" href="tm4c123gh6pm_8h.html#a70a1b1e35e89f7ef19cf13df87a011bf">07445</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l07446"></a><a class="code" href="tm4c123gh6pm_8h.html#a1386169b6005024ea7ce15648f253839">07446</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l07447"></a><a class="code" href="tm4c123gh6pm_8h.html#a37d6d15e1848c4aef25049a3dc9e09d2">07447</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_STALL       0x00000010  // Send STALL</span>
<a name="l07448"></a><a class="code" href="tm4c123gh6pm_8h.html#a922b8123580cfe778f8e1fde6cf2b223">07448</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_SETUP       0x00000010  // Setup Packet</span>
<a name="l07449"></a><a class="code" href="tm4c123gh6pm_8h.html#a3bfc1bfbaa15f17d9f658de533fd33e3">07449</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l07450"></a><a class="code" href="tm4c123gh6pm_8h.html#a45a4bb9491e8452fb8496d218e9fc86f">07450</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_ERROR       0x00000004  // Error</span>
<a name="l07451"></a><a class="code" href="tm4c123gh6pm_8h.html#a69c08bcec8b5d8321a78c56a4a4d5eca">07451</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_UNDRN       0x00000004  // Underrun</span>
<a name="l07452"></a><a class="code" href="tm4c123gh6pm_8h.html#a89dcaee968ea2111b4e70a56789e59a5">07452</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l07453"></a><a class="code" href="tm4c123gh6pm_8h.html#a2dee22637008a182c7e810ea6ad2615c">07453</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL1_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l07454"></a>07454 <span class="preprocessor"></span>
<a name="l07455"></a>07455 <span class="comment">//*****************************************************************************</span>
<a name="l07456"></a>07456 <span class="comment">//</span>
<a name="l07457"></a>07457 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH1 register.</span>
<a name="l07458"></a>07458 <span class="comment">//</span>
<a name="l07459"></a>07459 <span class="comment">//*****************************************************************************</span>
<a name="l07460"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a74dc0cf7f4010a9562834742a12569">07460</a> <span class="preprocessor">#define USB_TXCSRH1_AUTOSET     0x00000080  // Auto Set</span>
<a name="l07461"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7f88966e1ed96f9874b97457f8e3aa9">07461</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07462"></a><a class="code" href="tm4c123gh6pm_8h.html#aee023e9f4d503121558b8d0c83ec60a7">07462</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_MODE        0x00000020  // Mode</span>
<a name="l07463"></a><a class="code" href="tm4c123gh6pm_8h.html#a70a09d67fe2b11247e013449470a04d0">07463</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l07464"></a><a class="code" href="tm4c123gh6pm_8h.html#a327d2a9a741c4a3eaa465adb254d1d9d">07464</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_FDT         0x00000008  // Force Data Toggle</span>
<a name="l07465"></a><a class="code" href="tm4c123gh6pm_8h.html#abd420b366edbcda207b59235e060eea6">07465</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l07466"></a><a class="code" href="tm4c123gh6pm_8h.html#a11b3d8939e767c6f6a67facfae442c13">07466</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l07467"></a><a class="code" href="tm4c123gh6pm_8h.html#a1fd2de9ccb64b357ad1827970dc32779">07467</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH1_DT          0x00000001  // Data Toggle</span>
<a name="l07468"></a>07468 <span class="preprocessor"></span>
<a name="l07469"></a>07469 <span class="comment">//*****************************************************************************</span>
<a name="l07470"></a>07470 <span class="comment">//</span>
<a name="l07471"></a>07471 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP1 register.</span>
<a name="l07472"></a>07472 <span class="comment">//</span>
<a name="l07473"></a>07473 <span class="comment">//*****************************************************************************</span>
<a name="l07474"></a><a class="code" href="tm4c123gh6pm_8h.html#a9911eb6d503705f669fa2873bd31d2b8">07474</a> <span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07475"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d8d92045ced93881d6a78cde6cbd92e">07475</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_S   0</span>
<a name="l07476"></a>07476 <span class="preprocessor"></span>
<a name="l07477"></a>07477 <span class="comment">//*****************************************************************************</span>
<a name="l07478"></a>07478 <span class="comment">//</span>
<a name="l07479"></a>07479 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL1 register.</span>
<a name="l07480"></a>07480 <span class="comment">//</span>
<a name="l07481"></a>07481 <span class="comment">//*****************************************************************************</span>
<a name="l07482"></a><a class="code" href="tm4c123gh6pm_8h.html#aee0bc3c1d82b61a1fabab0e5347f052c">07482</a> <span class="preprocessor">#define USB_RXCSRL1_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l07483"></a><a class="code" href="tm4c123gh6pm_8h.html#a538d1dd26c7eb2bc5112ac4e20e8f6d4">07483</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l07484"></a><a class="code" href="tm4c123gh6pm_8h.html#a14d69e7194f31c15b10dfda9c5109b5f">07484</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_STALL       0x00000020  // Send STALL</span>
<a name="l07485"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0c39bc6e00519be3dae6d53610e5156">07485</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_REQPKT      0x00000020  // Request Packet</span>
<a name="l07486"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c358f9fcfc75cff2eebd913bc0d0400">07486</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l07487"></a><a class="code" href="tm4c123gh6pm_8h.html#a98f6c73841da3327e4608d1b8721410c">07487</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_DATAERR     0x00000008  // Data Error</span>
<a name="l07488"></a><a class="code" href="tm4c123gh6pm_8h.html#ab67eb32cdcab65ab7cc8071d7c18e239">07488</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l07489"></a><a class="code" href="tm4c123gh6pm_8h.html#af02f9e268f899559bef1877157f14399">07489</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_OVER        0x00000004  // Overrun</span>
<a name="l07490"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0c5077b6d874569823bd4f213e91d2b">07490</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_ERROR       0x00000004  // Error</span>
<a name="l07491"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1066bb16f5bcf6f312e499ec48f499a">07491</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_FULL        0x00000002  // FIFO Full</span>
<a name="l07492"></a><a class="code" href="tm4c123gh6pm_8h.html#aacc88e8db2bd97c22301ac3544a0d3ce">07492</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL1_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l07493"></a>07493 <span class="preprocessor"></span>
<a name="l07494"></a>07494 <span class="comment">//*****************************************************************************</span>
<a name="l07495"></a>07495 <span class="comment">//</span>
<a name="l07496"></a>07496 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH1 register.</span>
<a name="l07497"></a>07497 <span class="comment">//</span>
<a name="l07498"></a>07498 <span class="comment">//*****************************************************************************</span>
<a name="l07499"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f19fc8cbdc83cd742276b0787c0705f">07499</a> <span class="preprocessor">#define USB_RXCSRH1_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l07500"></a><a class="code" href="tm4c123gh6pm_8h.html#ace44928f33d51fdb2ea895982f810c9d">07500</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_AUTORQ      0x00000040  // Auto Request</span>
<a name="l07501"></a><a class="code" href="tm4c123gh6pm_8h.html#a423af9f584de17f1261b1736e3e0b98b">07501</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07502"></a><a class="code" href="tm4c123gh6pm_8h.html#a77d6133e3e9658960e4bf88ea5e98219">07502</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l07503"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c83ed4e64462e78c83dd403118c842d">07503</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_DISNYET     0x00000010  // Disable NYET</span>
<a name="l07504"></a><a class="code" href="tm4c123gh6pm_8h.html#a1efc3cb99e794a31de2439d5f5e71241">07504</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_PIDERR      0x00000010  // PID Error</span>
<a name="l07505"></a><a class="code" href="tm4c123gh6pm_8h.html#a765b6bd345468708035e8c6d4efd8a29">07505</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l07506"></a><a class="code" href="tm4c123gh6pm_8h.html#a49a0a2b8744213d777d676496c862838">07506</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l07507"></a><a class="code" href="tm4c123gh6pm_8h.html#a5955eb93ff853fd246ec9eabd08ec50e">07507</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH1_DT          0x00000002  // Data Toggle</span>
<a name="l07508"></a>07508 <span class="preprocessor"></span>
<a name="l07509"></a>07509 <span class="comment">//*****************************************************************************</span>
<a name="l07510"></a>07510 <span class="comment">//</span>
<a name="l07511"></a>07511 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT1 register.</span>
<a name="l07512"></a>07512 <span class="comment">//</span>
<a name="l07513"></a>07513 <span class="comment">//*****************************************************************************</span>
<a name="l07514"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d3c91f419565912ed353a989afad29a">07514</a> <span class="preprocessor">#define USB_RXCOUNT1_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l07515"></a><a class="code" href="tm4c123gh6pm_8h.html#aea3e8b868eee3f9eb9036275ae1b4215">07515</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT1_COUNT_S    0</span>
<a name="l07516"></a>07516 <span class="preprocessor"></span>
<a name="l07517"></a>07517 <span class="comment">//*****************************************************************************</span>
<a name="l07518"></a>07518 <span class="comment">//</span>
<a name="l07519"></a>07519 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE1 register.</span>
<a name="l07520"></a>07520 <span class="comment">//</span>
<a name="l07521"></a>07521 <span class="comment">//*****************************************************************************</span>
<a name="l07522"></a><a class="code" href="tm4c123gh6pm_8h.html#a9122ae4476961b89262804328282d1ab">07522</a> <span class="preprocessor">#define USB_TXTYPE1_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07523"></a><a class="code" href="tm4c123gh6pm_8h.html#a08c18383082e22b75d15bc204a6a2635">07523</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07524"></a><a class="code" href="tm4c123gh6pm_8h.html#a25e094c993b8e4befbe82517aff7e0c4">07524</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_FULL  0x00000080  // Full</span>
<a name="l07525"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2e80f243222c9910924df86682a3862">07525</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07526"></a><a class="code" href="tm4c123gh6pm_8h.html#a90b371285bb1b54084c60e1e1e42aa1d">07526</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_M     0x00000030  // Protocol</span>
<a name="l07527"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9f06160100f5ea8021367a7998c421d">07527</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07528"></a><a class="code" href="tm4c123gh6pm_8h.html#a69bcc8c2b04150394222d31e20a332b4">07528</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07529"></a><a class="code" href="tm4c123gh6pm_8h.html#a28d9e128ba6150fa5285efb9e56c36bc">07529</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07530"></a><a class="code" href="tm4c123gh6pm_8h.html#a29c6b2764df8d6c668f65159ffb4fb31">07530</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07531"></a><a class="code" href="tm4c123gh6pm_8h.html#ad3b5d9ed461a4e5e9f77c99efa77ad0e">07531</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07532"></a><a class="code" href="tm4c123gh6pm_8h.html#a3079ef007e45246128c5326e483f03b6">07532</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE1_TEP_S       0</span>
<a name="l07533"></a>07533 <span class="preprocessor"></span>
<a name="l07534"></a>07534 <span class="comment">//*****************************************************************************</span>
<a name="l07535"></a>07535 <span class="comment">//</span>
<a name="l07536"></a>07536 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL1</span>
<a name="l07537"></a>07537 <span class="comment">// register.</span>
<a name="l07538"></a>07538 <span class="comment">//</span>
<a name="l07539"></a>07539 <span class="comment">//*****************************************************************************</span>
<a name="l07540"></a><a class="code" href="tm4c123gh6pm_8h.html#a5124353a90d75516ac0c95865aeeff1b">07540</a> <span class="preprocessor">#define USB_TXINTERVAL1_NAKLMT_M                                              \</span>
<a name="l07541"></a>07541 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07542"></a><a class="code" href="tm4c123gh6pm_8h.html#a83bbece7980ab3fbd3d9351a642348ec">07542</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL1_TXPOLL_M                                              \</span>
<a name="l07543"></a>07543 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l07544"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb58b31a469764612ca27134ec0a0b0e">07544</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL1_TXPOLL_S                                              \</span>
<a name="l07545"></a>07545 <span class="preprocessor">                                0</span>
<a name="l07546"></a><a class="code" href="tm4c123gh6pm_8h.html#a84691bf15e256c5713054cabefd80dfc">07546</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL1_NAKLMT_S                                              \</span>
<a name="l07547"></a>07547 <span class="preprocessor">                                0</span>
<a name="l07548"></a>07548 <span class="preprocessor"></span>
<a name="l07549"></a>07549 <span class="comment">//*****************************************************************************</span>
<a name="l07550"></a>07550 <span class="comment">//</span>
<a name="l07551"></a>07551 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE1 register.</span>
<a name="l07552"></a>07552 <span class="comment">//</span>
<a name="l07553"></a>07553 <span class="comment">//*****************************************************************************</span>
<a name="l07554"></a><a class="code" href="tm4c123gh6pm_8h.html#a3668954cf466d7d006d588fe6d106b4e">07554</a> <span class="preprocessor">#define USB_RXTYPE1_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07555"></a><a class="code" href="tm4c123gh6pm_8h.html#aee19711a4e277032a68100f01dc77f83">07555</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07556"></a><a class="code" href="tm4c123gh6pm_8h.html#a9836b813511c6f286cda4578f35c872d">07556</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_FULL  0x00000080  // Full</span>
<a name="l07557"></a><a class="code" href="tm4c123gh6pm_8h.html#aeea2a9c22698b91134d3f92c8891c88e">07557</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07558"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a45924a570ad5ef1b6b847895029d48">07558</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_M     0x00000030  // Protocol</span>
<a name="l07559"></a><a class="code" href="tm4c123gh6pm_8h.html#a497038e301ac2d74650d7627b692a962">07559</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07560"></a><a class="code" href="tm4c123gh6pm_8h.html#a732fc5ebd87fa14eb2a232b3073646a1">07560</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07561"></a><a class="code" href="tm4c123gh6pm_8h.html#a17a29f3bff6b679c1b108df9c3ddbada">07561</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07562"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d374e4ec8fc89d4e89e56129d5622ad">07562</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07563"></a><a class="code" href="tm4c123gh6pm_8h.html#a1769028d9bf4540455b39ce4ef6f11bf">07563</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07564"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0401e0bd17148b383a471e6d55d1ac0">07564</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE1_TEP_S       0</span>
<a name="l07565"></a>07565 <span class="preprocessor"></span>
<a name="l07566"></a>07566 <span class="comment">//*****************************************************************************</span>
<a name="l07567"></a>07567 <span class="comment">//</span>
<a name="l07568"></a>07568 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL1</span>
<a name="l07569"></a>07569 <span class="comment">// register.</span>
<a name="l07570"></a>07570 <span class="comment">//</span>
<a name="l07571"></a>07571 <span class="comment">//*****************************************************************************</span>
<a name="l07572"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b5bc7292e21966b83b571687c98c4bf">07572</a> <span class="preprocessor">#define USB_RXINTERVAL1_TXPOLL_M                                              \</span>
<a name="l07573"></a>07573 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l07574"></a><a class="code" href="tm4c123gh6pm_8h.html#ac536a77c2d2742e5172a87042ee061ba">07574</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL1_NAKLMT_M                                              \</span>
<a name="l07575"></a>07575 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07576"></a><a class="code" href="tm4c123gh6pm_8h.html#a44505464e13d97b22a380593b7c82c16">07576</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL1_TXPOLL_S                                              \</span>
<a name="l07577"></a>07577 <span class="preprocessor">                                0</span>
<a name="l07578"></a><a class="code" href="tm4c123gh6pm_8h.html#af27ce9c480a35b2008dff0daf6243f6e">07578</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL1_NAKLMT_S                                              \</span>
<a name="l07579"></a>07579 <span class="preprocessor">                                0</span>
<a name="l07580"></a>07580 <span class="preprocessor"></span>
<a name="l07581"></a>07581 <span class="comment">//*****************************************************************************</span>
<a name="l07582"></a>07582 <span class="comment">//</span>
<a name="l07583"></a>07583 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP2 register.</span>
<a name="l07584"></a>07584 <span class="comment">//</span>
<a name="l07585"></a>07585 <span class="comment">//*****************************************************************************</span>
<a name="l07586"></a><a class="code" href="tm4c123gh6pm_8h.html#a619a98a723a5efc593b0f40979b420ea">07586</a> <span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07587"></a><a class="code" href="tm4c123gh6pm_8h.html#afdca331cf7298f85ef2cb16398da14a4">07587</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_S   0</span>
<a name="l07588"></a>07588 <span class="preprocessor"></span>
<a name="l07589"></a>07589 <span class="comment">//*****************************************************************************</span>
<a name="l07590"></a>07590 <span class="comment">//</span>
<a name="l07591"></a>07591 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL2 register.</span>
<a name="l07592"></a>07592 <span class="comment">//</span>
<a name="l07593"></a>07593 <span class="comment">//*****************************************************************************</span>
<a name="l07594"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9534bbc6dfcc2b30af9281e23c2edeb">07594</a> <span class="preprocessor">#define USB_TXCSRL2_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l07595"></a><a class="code" href="tm4c123gh6pm_8h.html#af824bddd585714b1f26d96748f55b9fd">07595</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l07596"></a><a class="code" href="tm4c123gh6pm_8h.html#a69dddabac2740ca01b0adbc51e7ec14a">07596</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l07597"></a><a class="code" href="tm4c123gh6pm_8h.html#aeaea8afd19b2d5183e7b2cd6d47fd8cf">07597</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_SETUP       0x00000010  // Setup Packet</span>
<a name="l07598"></a><a class="code" href="tm4c123gh6pm_8h.html#adc11d4c056ae14107da8aec58be8bda3">07598</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_STALL       0x00000010  // Send STALL</span>
<a name="l07599"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d7e702175dc200dabec36796bf6d6a1">07599</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l07600"></a><a class="code" href="tm4c123gh6pm_8h.html#a278b14ece0c5366294b32e0c409acb13">07600</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_ERROR       0x00000004  // Error</span>
<a name="l07601"></a><a class="code" href="tm4c123gh6pm_8h.html#a8128074c4e6098749853242c982d5516">07601</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_UNDRN       0x00000004  // Underrun</span>
<a name="l07602"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa6b340e51d74c467a4efd90492498f0">07602</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l07603"></a><a class="code" href="tm4c123gh6pm_8h.html#a15ce84b0a5d253c97cb8d4d798f83e86">07603</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL2_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l07604"></a>07604 <span class="preprocessor"></span>
<a name="l07605"></a>07605 <span class="comment">//*****************************************************************************</span>
<a name="l07606"></a>07606 <span class="comment">//</span>
<a name="l07607"></a>07607 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH2 register.</span>
<a name="l07608"></a>07608 <span class="comment">//</span>
<a name="l07609"></a>07609 <span class="comment">//*****************************************************************************</span>
<a name="l07610"></a><a class="code" href="tm4c123gh6pm_8h.html#a7469d39777860750bf353105e4f74fcc">07610</a> <span class="preprocessor">#define USB_TXCSRH2_AUTOSET     0x00000080  // Auto Set</span>
<a name="l07611"></a><a class="code" href="tm4c123gh6pm_8h.html#a57fb0cdf75fa11caee62da0c39de8cbe">07611</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07612"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9f9f39b50da71ba1af43f3bb8d8019f">07612</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_MODE        0x00000020  // Mode</span>
<a name="l07613"></a><a class="code" href="tm4c123gh6pm_8h.html#a7dfbe98b708fc6b1f107bf3a1f667a86">07613</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l07614"></a><a class="code" href="tm4c123gh6pm_8h.html#a294a42f9f7ac7e355fa673f06e4c9ba5">07614</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_FDT         0x00000008  // Force Data Toggle</span>
<a name="l07615"></a><a class="code" href="tm4c123gh6pm_8h.html#a741a29bef1d8dfdb34c2ab09af443e81">07615</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l07616"></a><a class="code" href="tm4c123gh6pm_8h.html#a11289aed0709cada758ed178edf48fc1">07616</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l07617"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2d178e01f10b4beac48b75da11f3773">07617</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH2_DT          0x00000001  // Data Toggle</span>
<a name="l07618"></a>07618 <span class="preprocessor"></span>
<a name="l07619"></a>07619 <span class="comment">//*****************************************************************************</span>
<a name="l07620"></a>07620 <span class="comment">//</span>
<a name="l07621"></a>07621 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP2 register.</span>
<a name="l07622"></a>07622 <span class="comment">//</span>
<a name="l07623"></a>07623 <span class="comment">//*****************************************************************************</span>
<a name="l07624"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2b5d29e9b7bd86f1b18ba013c8713d9">07624</a> <span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07625"></a><a class="code" href="tm4c123gh6pm_8h.html#a95b7c815dd784a8ca4e4b2008fc3731a">07625</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_S   0</span>
<a name="l07626"></a>07626 <span class="preprocessor"></span>
<a name="l07627"></a>07627 <span class="comment">//*****************************************************************************</span>
<a name="l07628"></a>07628 <span class="comment">//</span>
<a name="l07629"></a>07629 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL2 register.</span>
<a name="l07630"></a>07630 <span class="comment">//</span>
<a name="l07631"></a>07631 <span class="comment">//*****************************************************************************</span>
<a name="l07632"></a><a class="code" href="tm4c123gh6pm_8h.html#adc47fe15f447f5a1d626a719a24258cb">07632</a> <span class="preprocessor">#define USB_RXCSRL2_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l07633"></a><a class="code" href="tm4c123gh6pm_8h.html#af8866445a7e6fa0f2632c7c34571e23d">07633</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l07634"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b3a171225277011e882ced4998b3cb4">07634</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_REQPKT      0x00000020  // Request Packet</span>
<a name="l07635"></a><a class="code" href="tm4c123gh6pm_8h.html#ae14003bd5e2a99043916e8727d51a73e">07635</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_STALL       0x00000020  // Send STALL</span>
<a name="l07636"></a><a class="code" href="tm4c123gh6pm_8h.html#a6555300e1c341558119ec90d22e5f25d">07636</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l07637"></a><a class="code" href="tm4c123gh6pm_8h.html#a374d6f62150fc531697d2e47a2b381de">07637</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_DATAERR     0x00000008  // Data Error</span>
<a name="l07638"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8a3fb7d9dc6d679bc4ac677910efaa4">07638</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l07639"></a><a class="code" href="tm4c123gh6pm_8h.html#aad55b06f6a0500022e48ea06df70c9e5">07639</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_ERROR       0x00000004  // Error</span>
<a name="l07640"></a><a class="code" href="tm4c123gh6pm_8h.html#ab90c1d90d2cbf457be961f5b6b9ab664">07640</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_OVER        0x00000004  // Overrun</span>
<a name="l07641"></a><a class="code" href="tm4c123gh6pm_8h.html#a268df422245a50733f6923c09ca73f25">07641</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_FULL        0x00000002  // FIFO Full</span>
<a name="l07642"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c1a7438aea58d412d714451ef944ade">07642</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL2_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l07643"></a>07643 <span class="preprocessor"></span>
<a name="l07644"></a>07644 <span class="comment">//*****************************************************************************</span>
<a name="l07645"></a>07645 <span class="comment">//</span>
<a name="l07646"></a>07646 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH2 register.</span>
<a name="l07647"></a>07647 <span class="comment">//</span>
<a name="l07648"></a>07648 <span class="comment">//*****************************************************************************</span>
<a name="l07649"></a><a class="code" href="tm4c123gh6pm_8h.html#a970de0d8b451388d78efcd2e7322ca16">07649</a> <span class="preprocessor">#define USB_RXCSRH2_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l07650"></a><a class="code" href="tm4c123gh6pm_8h.html#a002902bc62fd76460edae7585fc81359">07650</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_AUTORQ      0x00000040  // Auto Request</span>
<a name="l07651"></a><a class="code" href="tm4c123gh6pm_8h.html#abd8502dade45f908cabb55aa0627ef64">07651</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07652"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2a1b41e564d396a1fc49d469e0393a5">07652</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l07653"></a><a class="code" href="tm4c123gh6pm_8h.html#ab46508c8992051eaacb7ddd066a1f1c7">07653</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_DISNYET     0x00000010  // Disable NYET</span>
<a name="l07654"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a546fb267d7b5ac1a1eac0a347a025a">07654</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_PIDERR      0x00000010  // PID Error</span>
<a name="l07655"></a><a class="code" href="tm4c123gh6pm_8h.html#aa285117faeeb5d4e438662dcbf525faf">07655</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l07656"></a><a class="code" href="tm4c123gh6pm_8h.html#a660e4c22eefcb7c9dff3ab69953bba8a">07656</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l07657"></a><a class="code" href="tm4c123gh6pm_8h.html#a796fe2b846b6cc766d47e92d84d9da53">07657</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH2_DT          0x00000002  // Data Toggle</span>
<a name="l07658"></a>07658 <span class="preprocessor"></span>
<a name="l07659"></a>07659 <span class="comment">//*****************************************************************************</span>
<a name="l07660"></a>07660 <span class="comment">//</span>
<a name="l07661"></a>07661 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT2 register.</span>
<a name="l07662"></a>07662 <span class="comment">//</span>
<a name="l07663"></a>07663 <span class="comment">//*****************************************************************************</span>
<a name="l07664"></a><a class="code" href="tm4c123gh6pm_8h.html#acdf7de7a4827cab2a3abe5d03fd039a5">07664</a> <span class="preprocessor">#define USB_RXCOUNT2_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l07665"></a><a class="code" href="tm4c123gh6pm_8h.html#a990e63730ccdef42cee1a90b1f8560ec">07665</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT2_COUNT_S    0</span>
<a name="l07666"></a>07666 <span class="preprocessor"></span>
<a name="l07667"></a>07667 <span class="comment">//*****************************************************************************</span>
<a name="l07668"></a>07668 <span class="comment">//</span>
<a name="l07669"></a>07669 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE2 register.</span>
<a name="l07670"></a>07670 <span class="comment">//</span>
<a name="l07671"></a>07671 <span class="comment">//*****************************************************************************</span>
<a name="l07672"></a><a class="code" href="tm4c123gh6pm_8h.html#a45aeac0b0a482e58e5b52fd81bcd4ced">07672</a> <span class="preprocessor">#define USB_TXTYPE2_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07673"></a><a class="code" href="tm4c123gh6pm_8h.html#aad4d3b8039722dbc6d5d25ef8346bbb4">07673</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07674"></a><a class="code" href="tm4c123gh6pm_8h.html#a96f49db9e5b117564af5cacd52d971ed">07674</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_FULL  0x00000080  // Full</span>
<a name="l07675"></a><a class="code" href="tm4c123gh6pm_8h.html#a221caeabc41a0b35eddc635ad86e9729">07675</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07676"></a><a class="code" href="tm4c123gh6pm_8h.html#a9afe7844effe21e26251df8167e16eb7">07676</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_M     0x00000030  // Protocol</span>
<a name="l07677"></a><a class="code" href="tm4c123gh6pm_8h.html#a22fa6de3b6e469a3fc953a047f0bbd1b">07677</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07678"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e265e4f89156fcca6274ae1761f45e8">07678</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07679"></a><a class="code" href="tm4c123gh6pm_8h.html#afd6fa546fb2524d31cedc023a4a7da53">07679</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07680"></a><a class="code" href="tm4c123gh6pm_8h.html#a34c9bd9e98bbc378fe1bc9abf13716ff">07680</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07681"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d03107e27d2f5bf79bc3cbf8a8e0eca">07681</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07682"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b5064440bf7a1385a19445f94703592">07682</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE2_TEP_S       0</span>
<a name="l07683"></a>07683 <span class="preprocessor"></span>
<a name="l07684"></a>07684 <span class="comment">//*****************************************************************************</span>
<a name="l07685"></a>07685 <span class="comment">//</span>
<a name="l07686"></a>07686 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL2</span>
<a name="l07687"></a>07687 <span class="comment">// register.</span>
<a name="l07688"></a>07688 <span class="comment">//</span>
<a name="l07689"></a>07689 <span class="comment">//*****************************************************************************</span>
<a name="l07690"></a><a class="code" href="tm4c123gh6pm_8h.html#a96d8b8d3b691352ef86a13af491e3cbb">07690</a> <span class="preprocessor">#define USB_TXINTERVAL2_TXPOLL_M                                              \</span>
<a name="l07691"></a>07691 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l07692"></a><a class="code" href="tm4c123gh6pm_8h.html#ab465391ed4e378d3838b25045abfba08">07692</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL2_NAKLMT_M                                              \</span>
<a name="l07693"></a>07693 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07694"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aa765094bc039d941cb2f5a451aaf02">07694</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL2_NAKLMT_S                                              \</span>
<a name="l07695"></a>07695 <span class="preprocessor">                                0</span>
<a name="l07696"></a><a class="code" href="tm4c123gh6pm_8h.html#a5049cfc467e38222a7aa31b43fde2ac6">07696</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL2_TXPOLL_S                                              \</span>
<a name="l07697"></a>07697 <span class="preprocessor">                                0</span>
<a name="l07698"></a>07698 <span class="preprocessor"></span>
<a name="l07699"></a>07699 <span class="comment">//*****************************************************************************</span>
<a name="l07700"></a>07700 <span class="comment">//</span>
<a name="l07701"></a>07701 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE2 register.</span>
<a name="l07702"></a>07702 <span class="comment">//</span>
<a name="l07703"></a>07703 <span class="comment">//*****************************************************************************</span>
<a name="l07704"></a><a class="code" href="tm4c123gh6pm_8h.html#a5747e4e8aaf537e4a32ddbd3f049f533">07704</a> <span class="preprocessor">#define USB_RXTYPE2_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07705"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6eb4d94ae5878583f8be841adb613f7">07705</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07706"></a><a class="code" href="tm4c123gh6pm_8h.html#a241ea6da55c634ecf58d87c08428c0eb">07706</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_FULL  0x00000080  // Full</span>
<a name="l07707"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf6bb8cab510a2a99f908dd8c3d3f628">07707</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07708"></a><a class="code" href="tm4c123gh6pm_8h.html#aea79504934fb5eb464e81edd51bc466d">07708</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_M     0x00000030  // Protocol</span>
<a name="l07709"></a><a class="code" href="tm4c123gh6pm_8h.html#ad31ad33478ea9272274421d880059bdb">07709</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07710"></a><a class="code" href="tm4c123gh6pm_8h.html#ad03882fa3844e2711c0506cc07a095cb">07710</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07711"></a><a class="code" href="tm4c123gh6pm_8h.html#a980cb935288b4256a58924fa0e4a9d3d">07711</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07712"></a><a class="code" href="tm4c123gh6pm_8h.html#ae99d6207dc0d05c8ca89c65c58ac6f4c">07712</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07713"></a><a class="code" href="tm4c123gh6pm_8h.html#af0e4af5e9d9cacbf9a74dd2d12e19231">07713</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07714"></a><a class="code" href="tm4c123gh6pm_8h.html#a087d44dbdb4c581f26afa9bed7efd268">07714</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE2_TEP_S       0</span>
<a name="l07715"></a>07715 <span class="preprocessor"></span>
<a name="l07716"></a>07716 <span class="comment">//*****************************************************************************</span>
<a name="l07717"></a>07717 <span class="comment">//</span>
<a name="l07718"></a>07718 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL2</span>
<a name="l07719"></a>07719 <span class="comment">// register.</span>
<a name="l07720"></a>07720 <span class="comment">//</span>
<a name="l07721"></a>07721 <span class="comment">//*****************************************************************************</span>
<a name="l07722"></a><a class="code" href="tm4c123gh6pm_8h.html#aeaee1a9a074dae23f79a2ca468f17555">07722</a> <span class="preprocessor">#define USB_RXINTERVAL2_TXPOLL_M                                              \</span>
<a name="l07723"></a>07723 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l07724"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1cc9dfdb9cb4b9f56700cb437592dce">07724</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL2_NAKLMT_M                                              \</span>
<a name="l07725"></a>07725 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07726"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ff6a0610b4a8369d3370e48c2368cd2">07726</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL2_TXPOLL_S                                              \</span>
<a name="l07727"></a>07727 <span class="preprocessor">                                0</span>
<a name="l07728"></a><a class="code" href="tm4c123gh6pm_8h.html#acec06dc66f442e66ca12e73d3e10e28f">07728</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL2_NAKLMT_S                                              \</span>
<a name="l07729"></a>07729 <span class="preprocessor">                                0</span>
<a name="l07730"></a>07730 <span class="preprocessor"></span>
<a name="l07731"></a>07731 <span class="comment">//*****************************************************************************</span>
<a name="l07732"></a>07732 <span class="comment">//</span>
<a name="l07733"></a>07733 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP3 register.</span>
<a name="l07734"></a>07734 <span class="comment">//</span>
<a name="l07735"></a>07735 <span class="comment">//*****************************************************************************</span>
<a name="l07736"></a><a class="code" href="tm4c123gh6pm_8h.html#af3dc5a84fd36e510748f0b6603d26abc">07736</a> <span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07737"></a><a class="code" href="tm4c123gh6pm_8h.html#abf0960ad02f73cfa20e6407289eaa12d">07737</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_S   0</span>
<a name="l07738"></a>07738 <span class="preprocessor"></span>
<a name="l07739"></a>07739 <span class="comment">//*****************************************************************************</span>
<a name="l07740"></a>07740 <span class="comment">//</span>
<a name="l07741"></a>07741 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL3 register.</span>
<a name="l07742"></a>07742 <span class="comment">//</span>
<a name="l07743"></a>07743 <span class="comment">//*****************************************************************************</span>
<a name="l07744"></a><a class="code" href="tm4c123gh6pm_8h.html#a8db9087979dc9dbb25b092ef68065770">07744</a> <span class="preprocessor">#define USB_TXCSRL3_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l07745"></a><a class="code" href="tm4c123gh6pm_8h.html#a134f56755fb91f9861cc027ba50cf278">07745</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l07746"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bb400fa2434c98f0bcf7c53249ce0f0">07746</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l07747"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f1142f51a9b6e358c3aef53fc26c96e">07747</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_SETUP       0x00000010  // Setup Packet</span>
<a name="l07748"></a><a class="code" href="tm4c123gh6pm_8h.html#a47232a0e83d8dce6b48c76c73fe75742">07748</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_STALL       0x00000010  // Send STALL</span>
<a name="l07749"></a><a class="code" href="tm4c123gh6pm_8h.html#acc9c9bbdb3db010f96676c6dba1ce36b">07749</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l07750"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7f64fc4f63c13ef229f5a85a79c5a4f">07750</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_ERROR       0x00000004  // Error</span>
<a name="l07751"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c9fdcb8db954bb2e673e8b6fd799c3f">07751</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_UNDRN       0x00000004  // Underrun</span>
<a name="l07752"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4df3a2415f76be2122872fc2d31ced0">07752</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l07753"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fcbf9f26b0c489122183e5d7eaec19c">07753</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL3_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l07754"></a>07754 <span class="preprocessor"></span>
<a name="l07755"></a>07755 <span class="comment">//*****************************************************************************</span>
<a name="l07756"></a>07756 <span class="comment">//</span>
<a name="l07757"></a>07757 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH3 register.</span>
<a name="l07758"></a>07758 <span class="comment">//</span>
<a name="l07759"></a>07759 <span class="comment">//*****************************************************************************</span>
<a name="l07760"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f1f7d9d5f322b4eccaa51975d7ed472">07760</a> <span class="preprocessor">#define USB_TXCSRH3_AUTOSET     0x00000080  // Auto Set</span>
<a name="l07761"></a><a class="code" href="tm4c123gh6pm_8h.html#ac744f0f7897122474d07b6671f4bfa82">07761</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07762"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b21f8b0c3f84388fb50a13905fc613c">07762</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_MODE        0x00000020  // Mode</span>
<a name="l07763"></a><a class="code" href="tm4c123gh6pm_8h.html#a73d030d2e930596740e3929cf85e37f1">07763</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l07764"></a><a class="code" href="tm4c123gh6pm_8h.html#ae26a5dee7140a7470cff5323dd862dcf">07764</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_FDT         0x00000008  // Force Data Toggle</span>
<a name="l07765"></a><a class="code" href="tm4c123gh6pm_8h.html#a33d5a81bdd470850a2bf7c20dec39286">07765</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l07766"></a><a class="code" href="tm4c123gh6pm_8h.html#a41b473bdcc50a832c0cd9080dae7624e">07766</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l07767"></a><a class="code" href="tm4c123gh6pm_8h.html#a5514fdb22f54656c6a54ded8d17deadf">07767</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH3_DT          0x00000001  // Data Toggle</span>
<a name="l07768"></a>07768 <span class="preprocessor"></span>
<a name="l07769"></a>07769 <span class="comment">//*****************************************************************************</span>
<a name="l07770"></a>07770 <span class="comment">//</span>
<a name="l07771"></a>07771 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP3 register.</span>
<a name="l07772"></a>07772 <span class="comment">//</span>
<a name="l07773"></a>07773 <span class="comment">//*****************************************************************************</span>
<a name="l07774"></a><a class="code" href="tm4c123gh6pm_8h.html#a9effcbfe0afec137945e36c2e7f2e483">07774</a> <span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07775"></a><a class="code" href="tm4c123gh6pm_8h.html#a04d6809d6a38a526566228ee01049c47">07775</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_S   0</span>
<a name="l07776"></a>07776 <span class="preprocessor"></span>
<a name="l07777"></a>07777 <span class="comment">//*****************************************************************************</span>
<a name="l07778"></a>07778 <span class="comment">//</span>
<a name="l07779"></a>07779 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL3 register.</span>
<a name="l07780"></a>07780 <span class="comment">//</span>
<a name="l07781"></a>07781 <span class="comment">//*****************************************************************************</span>
<a name="l07782"></a><a class="code" href="tm4c123gh6pm_8h.html#a02b881cdba1b4af8019a3c657c7002cf">07782</a> <span class="preprocessor">#define USB_RXCSRL3_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l07783"></a><a class="code" href="tm4c123gh6pm_8h.html#afe8e1e5fd04d02ff3a73d197a0547189">07783</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l07784"></a><a class="code" href="tm4c123gh6pm_8h.html#adb317bdec8c5943db78a58380f526084">07784</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_STALL       0x00000020  // Send STALL</span>
<a name="l07785"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d6a379516d020cb20f5fe027a51a82b">07785</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_REQPKT      0x00000020  // Request Packet</span>
<a name="l07786"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f50e3d6d9166b3dee2fbd7555659210">07786</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l07787"></a><a class="code" href="tm4c123gh6pm_8h.html#a84a6041e60544667c29849cf1bacdc28">07787</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_DATAERR     0x00000008  // Data Error</span>
<a name="l07788"></a><a class="code" href="tm4c123gh6pm_8h.html#a101d299c15ea1a6eafe81f9415b0b63c">07788</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l07789"></a><a class="code" href="tm4c123gh6pm_8h.html#aec89e6e4576200b28432453b53ae7001">07789</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_ERROR       0x00000004  // Error</span>
<a name="l07790"></a><a class="code" href="tm4c123gh6pm_8h.html#ad05e9b2458dc628bf8b8d421556a4650">07790</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_OVER        0x00000004  // Overrun</span>
<a name="l07791"></a><a class="code" href="tm4c123gh6pm_8h.html#a84df42cf04f8b9ffbfae50d021915010">07791</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_FULL        0x00000002  // FIFO Full</span>
<a name="l07792"></a><a class="code" href="tm4c123gh6pm_8h.html#a75cd5dfd150b8d1c624096073e5f7233">07792</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL3_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l07793"></a>07793 <span class="preprocessor"></span>
<a name="l07794"></a>07794 <span class="comment">//*****************************************************************************</span>
<a name="l07795"></a>07795 <span class="comment">//</span>
<a name="l07796"></a>07796 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH3 register.</span>
<a name="l07797"></a>07797 <span class="comment">//</span>
<a name="l07798"></a>07798 <span class="comment">//*****************************************************************************</span>
<a name="l07799"></a><a class="code" href="tm4c123gh6pm_8h.html#abdef8e095905f48c23fb94deaac5a10b">07799</a> <span class="preprocessor">#define USB_RXCSRH3_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l07800"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d227c243ec70a6849d06fd1d830b139">07800</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_AUTORQ      0x00000040  // Auto Request</span>
<a name="l07801"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e0f1fdb0f3e85246fcf7e69c88840a6">07801</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07802"></a><a class="code" href="tm4c123gh6pm_8h.html#abc2e7bbba415d04ab487b22ccd8dd382">07802</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l07803"></a><a class="code" href="tm4c123gh6pm_8h.html#a597f6104cec26150845cc87010fc5b8f">07803</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_DISNYET     0x00000010  // Disable NYET</span>
<a name="l07804"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ecb8ff1b5ceccdada5082c7a643aa86">07804</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_PIDERR      0x00000010  // PID Error</span>
<a name="l07805"></a><a class="code" href="tm4c123gh6pm_8h.html#a437f8ab469d541ed5df84ac9cf711ef8">07805</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l07806"></a><a class="code" href="tm4c123gh6pm_8h.html#a782c02a9d372f6330e4c676015971276">07806</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l07807"></a><a class="code" href="tm4c123gh6pm_8h.html#abd64fda0210df3d5bd1c6b78ed4c4d87">07807</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH3_DT          0x00000002  // Data Toggle</span>
<a name="l07808"></a>07808 <span class="preprocessor"></span>
<a name="l07809"></a>07809 <span class="comment">//*****************************************************************************</span>
<a name="l07810"></a>07810 <span class="comment">//</span>
<a name="l07811"></a>07811 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT3 register.</span>
<a name="l07812"></a>07812 <span class="comment">//</span>
<a name="l07813"></a>07813 <span class="comment">//*****************************************************************************</span>
<a name="l07814"></a><a class="code" href="tm4c123gh6pm_8h.html#a880b02e4270ff7d28217b971d1e2d3da">07814</a> <span class="preprocessor">#define USB_RXCOUNT3_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l07815"></a><a class="code" href="tm4c123gh6pm_8h.html#af52b4ad55c070fd1256487f99aeef989">07815</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT3_COUNT_S    0</span>
<a name="l07816"></a>07816 <span class="preprocessor"></span>
<a name="l07817"></a>07817 <span class="comment">//*****************************************************************************</span>
<a name="l07818"></a>07818 <span class="comment">//</span>
<a name="l07819"></a>07819 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE3 register.</span>
<a name="l07820"></a>07820 <span class="comment">//</span>
<a name="l07821"></a>07821 <span class="comment">//*****************************************************************************</span>
<a name="l07822"></a><a class="code" href="tm4c123gh6pm_8h.html#a85c3c9579cfbe65d848516240efa9ef8">07822</a> <span class="preprocessor">#define USB_TXTYPE3_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07823"></a><a class="code" href="tm4c123gh6pm_8h.html#a25fa4c0a884401dc565b98b7716d0f55">07823</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07824"></a><a class="code" href="tm4c123gh6pm_8h.html#acc5fcdde3d6e9052159fccab49f23000">07824</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_FULL  0x00000080  // Full</span>
<a name="l07825"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f8c22d6a811a071c26de1a12afaf5e4">07825</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07826"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0f81796165a6b4cf7c263eca7876a85">07826</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_M     0x00000030  // Protocol</span>
<a name="l07827"></a><a class="code" href="tm4c123gh6pm_8h.html#acc2444ae590c3cb4b4a1747463947b79">07827</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07828"></a><a class="code" href="tm4c123gh6pm_8h.html#ade917d2a0375473d08a61aa87e84bae8">07828</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07829"></a><a class="code" href="tm4c123gh6pm_8h.html#ab62db64f87dabe238c75b77c7a772908">07829</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07830"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a3014b5e8e54f1c9c4dd5199b9b4d1d">07830</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07831"></a><a class="code" href="tm4c123gh6pm_8h.html#aae882750b76e54cbfbf6743ab05f9e0b">07831</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07832"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9d961a439122dd3dc4ce3c83ae09274">07832</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE3_TEP_S       0</span>
<a name="l07833"></a>07833 <span class="preprocessor"></span>
<a name="l07834"></a>07834 <span class="comment">//*****************************************************************************</span>
<a name="l07835"></a>07835 <span class="comment">//</span>
<a name="l07836"></a>07836 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL3</span>
<a name="l07837"></a>07837 <span class="comment">// register.</span>
<a name="l07838"></a>07838 <span class="comment">//</span>
<a name="l07839"></a>07839 <span class="comment">//*****************************************************************************</span>
<a name="l07840"></a><a class="code" href="tm4c123gh6pm_8h.html#ad59a035d1525be8329d463422509f54a">07840</a> <span class="preprocessor">#define USB_TXINTERVAL3_TXPOLL_M                                              \</span>
<a name="l07841"></a>07841 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l07842"></a><a class="code" href="tm4c123gh6pm_8h.html#abb0196c887c99bec30833a0316b86cdd">07842</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL3_NAKLMT_M                                              \</span>
<a name="l07843"></a>07843 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07844"></a><a class="code" href="tm4c123gh6pm_8h.html#aba34fa9837e05eb34109d105a353fd90">07844</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL3_TXPOLL_S                                              \</span>
<a name="l07845"></a>07845 <span class="preprocessor">                                0</span>
<a name="l07846"></a><a class="code" href="tm4c123gh6pm_8h.html#aff9709ed07f3817dfd6093ea9b169828">07846</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL3_NAKLMT_S                                              \</span>
<a name="l07847"></a>07847 <span class="preprocessor">                                0</span>
<a name="l07848"></a>07848 <span class="preprocessor"></span>
<a name="l07849"></a>07849 <span class="comment">//*****************************************************************************</span>
<a name="l07850"></a>07850 <span class="comment">//</span>
<a name="l07851"></a>07851 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE3 register.</span>
<a name="l07852"></a>07852 <span class="comment">//</span>
<a name="l07853"></a>07853 <span class="comment">//*****************************************************************************</span>
<a name="l07854"></a><a class="code" href="tm4c123gh6pm_8h.html#abc79c1e0469c822b515c0895309a3940">07854</a> <span class="preprocessor">#define USB_RXTYPE3_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07855"></a><a class="code" href="tm4c123gh6pm_8h.html#a4404c23e0243811052abd2739b146370">07855</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07856"></a><a class="code" href="tm4c123gh6pm_8h.html#a58382c9ba2c9a5e43e1076e2e8afd13c">07856</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_FULL  0x00000080  // Full</span>
<a name="l07857"></a><a class="code" href="tm4c123gh6pm_8h.html#a69b7b1c69c336b8a2d69d519995a67b5">07857</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07858"></a><a class="code" href="tm4c123gh6pm_8h.html#a548c1a188fb33ceed2c9bf8128f2e83b">07858</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_M     0x00000030  // Protocol</span>
<a name="l07859"></a><a class="code" href="tm4c123gh6pm_8h.html#a23a395dc49e3dd6fcb3e762bcdf81642">07859</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07860"></a><a class="code" href="tm4c123gh6pm_8h.html#a81205fde61b9039c21fa9060e70a806b">07860</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07861"></a><a class="code" href="tm4c123gh6pm_8h.html#ae942b4bedc5f7446e355444591741d2d">07861</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07862"></a><a class="code" href="tm4c123gh6pm_8h.html#a60bc2489b4ec323510e98ca516e3b926">07862</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07863"></a><a class="code" href="tm4c123gh6pm_8h.html#a397de9e06d2a8367bec6a8652501f9e4">07863</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07864"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e3c2952aa039d2ea358b1c1598a4d82">07864</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE3_TEP_S       0</span>
<a name="l07865"></a>07865 <span class="preprocessor"></span>
<a name="l07866"></a>07866 <span class="comment">//*****************************************************************************</span>
<a name="l07867"></a>07867 <span class="comment">//</span>
<a name="l07868"></a>07868 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL3</span>
<a name="l07869"></a>07869 <span class="comment">// register.</span>
<a name="l07870"></a>07870 <span class="comment">//</span>
<a name="l07871"></a>07871 <span class="comment">//*****************************************************************************</span>
<a name="l07872"></a><a class="code" href="tm4c123gh6pm_8h.html#aec744686445f628b2c29ac7e46be3d12">07872</a> <span class="preprocessor">#define USB_RXINTERVAL3_TXPOLL_M                                              \</span>
<a name="l07873"></a>07873 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l07874"></a><a class="code" href="tm4c123gh6pm_8h.html#ae690c7ad21e02df92445fa1beb583e58">07874</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL3_NAKLMT_M                                              \</span>
<a name="l07875"></a>07875 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07876"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a09b7c653d06eb8c89cbf257de2cc8d">07876</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL3_TXPOLL_S                                              \</span>
<a name="l07877"></a>07877 <span class="preprocessor">                                0</span>
<a name="l07878"></a><a class="code" href="tm4c123gh6pm_8h.html#a602ff100c660d89e9c4c51b2c913287c">07878</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL3_NAKLMT_S                                              \</span>
<a name="l07879"></a>07879 <span class="preprocessor">                                0</span>
<a name="l07880"></a>07880 <span class="preprocessor"></span>
<a name="l07881"></a>07881 <span class="comment">//*****************************************************************************</span>
<a name="l07882"></a>07882 <span class="comment">//</span>
<a name="l07883"></a>07883 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP4 register.</span>
<a name="l07884"></a>07884 <span class="comment">//</span>
<a name="l07885"></a>07885 <span class="comment">//*****************************************************************************</span>
<a name="l07886"></a><a class="code" href="tm4c123gh6pm_8h.html#a816eb6fe2af2421a8c37a6517f5dfe37">07886</a> <span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07887"></a><a class="code" href="tm4c123gh6pm_8h.html#a43d2864490d543c1e292d5e56c13f3a5">07887</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_S   0</span>
<a name="l07888"></a>07888 <span class="preprocessor"></span>
<a name="l07889"></a>07889 <span class="comment">//*****************************************************************************</span>
<a name="l07890"></a>07890 <span class="comment">//</span>
<a name="l07891"></a>07891 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL4 register.</span>
<a name="l07892"></a>07892 <span class="comment">//</span>
<a name="l07893"></a>07893 <span class="comment">//*****************************************************************************</span>
<a name="l07894"></a><a class="code" href="tm4c123gh6pm_8h.html#a98c4b0101ffe95f69f4c6b79f6fbc6f8">07894</a> <span class="preprocessor">#define USB_TXCSRL4_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l07895"></a><a class="code" href="tm4c123gh6pm_8h.html#a75662872a084ad155ba265579ad10091">07895</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l07896"></a><a class="code" href="tm4c123gh6pm_8h.html#a766449ab233acb5dafa24f7f027e01ab">07896</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l07897"></a><a class="code" href="tm4c123gh6pm_8h.html#aac1cdb19d12fcdda716228f6343c50c3">07897</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_SETUP       0x00000010  // Setup Packet</span>
<a name="l07898"></a><a class="code" href="tm4c123gh6pm_8h.html#a11386c92062710b30e51c81dab4f1563">07898</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_STALL       0x00000010  // Send STALL</span>
<a name="l07899"></a><a class="code" href="tm4c123gh6pm_8h.html#ae61d698bbd0f045448cd0bfb05784890">07899</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l07900"></a><a class="code" href="tm4c123gh6pm_8h.html#a68474cf347393fa69470e83e16b202e1">07900</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_ERROR       0x00000004  // Error</span>
<a name="l07901"></a><a class="code" href="tm4c123gh6pm_8h.html#a263e8bb709f85b9d759ff3ab7e5ffba7">07901</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_UNDRN       0x00000004  // Underrun</span>
<a name="l07902"></a><a class="code" href="tm4c123gh6pm_8h.html#abe41fcbe08641645064dc66a628eb103">07902</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l07903"></a><a class="code" href="tm4c123gh6pm_8h.html#a38f445865e0487027ae974604a60609e">07903</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL4_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l07904"></a>07904 <span class="preprocessor"></span>
<a name="l07905"></a>07905 <span class="comment">//*****************************************************************************</span>
<a name="l07906"></a>07906 <span class="comment">//</span>
<a name="l07907"></a>07907 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH4 register.</span>
<a name="l07908"></a>07908 <span class="comment">//</span>
<a name="l07909"></a>07909 <span class="comment">//*****************************************************************************</span>
<a name="l07910"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f69f0ce79a1c539de1899540017b0f8">07910</a> <span class="preprocessor">#define USB_TXCSRH4_AUTOSET     0x00000080  // Auto Set</span>
<a name="l07911"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e45b5eab432b4cd228d6be80422fd1c">07911</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07912"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5d341875c79f05dd835fbfa166405e3">07912</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_MODE        0x00000020  // Mode</span>
<a name="l07913"></a><a class="code" href="tm4c123gh6pm_8h.html#a172f359895818ea795cacd9310a9db4a">07913</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l07914"></a><a class="code" href="tm4c123gh6pm_8h.html#a708b29242992270a47e55a6198c4df1b">07914</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_FDT         0x00000008  // Force Data Toggle</span>
<a name="l07915"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a1667714f95d76478778377ef14f808">07915</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l07916"></a><a class="code" href="tm4c123gh6pm_8h.html#a92d629d4afdbb40c2990ad3a72980d92">07916</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l07917"></a><a class="code" href="tm4c123gh6pm_8h.html#ac032d118a2beb03fe5d5dc2878730d1a">07917</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH4_DT          0x00000001  // Data Toggle</span>
<a name="l07918"></a>07918 <span class="preprocessor"></span>
<a name="l07919"></a>07919 <span class="comment">//*****************************************************************************</span>
<a name="l07920"></a>07920 <span class="comment">//</span>
<a name="l07921"></a>07921 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP4 register.</span>
<a name="l07922"></a>07922 <span class="comment">//</span>
<a name="l07923"></a>07923 <span class="comment">//*****************************************************************************</span>
<a name="l07924"></a><a class="code" href="tm4c123gh6pm_8h.html#ab33a8f80dfb55f9843e09e06c9e52a86">07924</a> <span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l07925"></a><a class="code" href="tm4c123gh6pm_8h.html#af0ded3ec2a57793f6f33410290e2420e">07925</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_S   0</span>
<a name="l07926"></a>07926 <span class="preprocessor"></span>
<a name="l07927"></a>07927 <span class="comment">//*****************************************************************************</span>
<a name="l07928"></a>07928 <span class="comment">//</span>
<a name="l07929"></a>07929 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL4 register.</span>
<a name="l07930"></a>07930 <span class="comment">//</span>
<a name="l07931"></a>07931 <span class="comment">//*****************************************************************************</span>
<a name="l07932"></a><a class="code" href="tm4c123gh6pm_8h.html#a75da0bfb0bee49ed64cd8a8514c5439f">07932</a> <span class="preprocessor">#define USB_RXCSRL4_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l07933"></a><a class="code" href="tm4c123gh6pm_8h.html#a64d5aba8adf1df1e02aa631db2d2c94f">07933</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l07934"></a><a class="code" href="tm4c123gh6pm_8h.html#a14906b9825aa92ff022a61f7acc2f6dd">07934</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_STALL       0x00000020  // Send STALL</span>
<a name="l07935"></a><a class="code" href="tm4c123gh6pm_8h.html#ac76448d397e1d6f1c90557f53848b227">07935</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_REQPKT      0x00000020  // Request Packet</span>
<a name="l07936"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8189de2351cdb21f7d71df8558735a8">07936</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l07937"></a><a class="code" href="tm4c123gh6pm_8h.html#aedd63c12e2751c6b627a57bbe3ca08fc">07937</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l07938"></a><a class="code" href="tm4c123gh6pm_8h.html#a721ba4eb17a866813ced0a2a5676f182">07938</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_DATAERR     0x00000008  // Data Error</span>
<a name="l07939"></a><a class="code" href="tm4c123gh6pm_8h.html#a22b2274361cdeda7015e3b008c6e6d2f">07939</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_OVER        0x00000004  // Overrun</span>
<a name="l07940"></a><a class="code" href="tm4c123gh6pm_8h.html#aeab02b5be17dc188c5b07e3d3c09edfd">07940</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_ERROR       0x00000004  // Error</span>
<a name="l07941"></a><a class="code" href="tm4c123gh6pm_8h.html#ae95654e12e001510d14ee796e327c424">07941</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_FULL        0x00000002  // FIFO Full</span>
<a name="l07942"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8f2624010a4afe40820f8c4aaab0ab2">07942</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL4_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l07943"></a>07943 <span class="preprocessor"></span>
<a name="l07944"></a>07944 <span class="comment">//*****************************************************************************</span>
<a name="l07945"></a>07945 <span class="comment">//</span>
<a name="l07946"></a>07946 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH4 register.</span>
<a name="l07947"></a>07947 <span class="comment">//</span>
<a name="l07948"></a>07948 <span class="comment">//*****************************************************************************</span>
<a name="l07949"></a><a class="code" href="tm4c123gh6pm_8h.html#affeef580af8fce4b23332f1d8272272d">07949</a> <span class="preprocessor">#define USB_RXCSRH4_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l07950"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c91c6ed9b7b0340a0f79a602a3fe044">07950</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_AUTORQ      0x00000040  // Auto Request</span>
<a name="l07951"></a><a class="code" href="tm4c123gh6pm_8h.html#a1cb888067425536f1e3d844018a5af46">07951</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l07952"></a><a class="code" href="tm4c123gh6pm_8h.html#a7c0d4f5217db41db59d1ec530e94bd58">07952</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l07953"></a><a class="code" href="tm4c123gh6pm_8h.html#a766198724a11a29ac3dd2ea7ea14c4ed">07953</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_DISNYET     0x00000010  // Disable NYET</span>
<a name="l07954"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d6cd5ffcd747524b8d17091381c712d">07954</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_PIDERR      0x00000010  // PID Error</span>
<a name="l07955"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b6665fd57c9787d86ad352b43b29453">07955</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l07956"></a><a class="code" href="tm4c123gh6pm_8h.html#a365a02fc78fc30b7e70272bcbc6eb204">07956</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l07957"></a><a class="code" href="tm4c123gh6pm_8h.html#ab928d7bd9a63e92e6961f1c1fbd19cb4">07957</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH4_DT          0x00000002  // Data Toggle</span>
<a name="l07958"></a>07958 <span class="preprocessor"></span>
<a name="l07959"></a>07959 <span class="comment">//*****************************************************************************</span>
<a name="l07960"></a>07960 <span class="comment">//</span>
<a name="l07961"></a>07961 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT4 register.</span>
<a name="l07962"></a>07962 <span class="comment">//</span>
<a name="l07963"></a>07963 <span class="comment">//*****************************************************************************</span>
<a name="l07964"></a><a class="code" href="tm4c123gh6pm_8h.html#ab85a86f477fd8937977a1eed1441588e">07964</a> <span class="preprocessor">#define USB_RXCOUNT4_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l07965"></a><a class="code" href="tm4c123gh6pm_8h.html#ae19bc85ce3c65816d64abcf17f03f88d">07965</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT4_COUNT_S    0</span>
<a name="l07966"></a>07966 <span class="preprocessor"></span>
<a name="l07967"></a>07967 <span class="comment">//*****************************************************************************</span>
<a name="l07968"></a>07968 <span class="comment">//</span>
<a name="l07969"></a>07969 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE4 register.</span>
<a name="l07970"></a>07970 <span class="comment">//</span>
<a name="l07971"></a>07971 <span class="comment">//*****************************************************************************</span>
<a name="l07972"></a><a class="code" href="tm4c123gh6pm_8h.html#adf652ed2969af3379eeb838fd48d3361">07972</a> <span class="preprocessor">#define USB_TXTYPE4_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l07973"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e4af79bffa836367d2443496d432a9c">07973</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_DFLT  0x00000000  // Default</span>
<a name="l07974"></a><a class="code" href="tm4c123gh6pm_8h.html#aef58b55d7e4f83144921cc13f59e56c4">07974</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_FULL  0x00000080  // Full</span>
<a name="l07975"></a><a class="code" href="tm4c123gh6pm_8h.html#a108dea5419ae6a269e5099990eefeff7">07975</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_LOW   0x000000C0  // Low</span>
<a name="l07976"></a><a class="code" href="tm4c123gh6pm_8h.html#abfa6816f4044b2d8c75bc57bdd795d96">07976</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_M     0x00000030  // Protocol</span>
<a name="l07977"></a><a class="code" href="tm4c123gh6pm_8h.html#a21e60160e07a5c3837d9f2f66bb6fd5e">07977</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_CTRL  0x00000000  // Control</span>
<a name="l07978"></a><a class="code" href="tm4c123gh6pm_8h.html#a27f5f6f5b425c6f6928ff4c1a9e4f433">07978</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l07979"></a><a class="code" href="tm4c123gh6pm_8h.html#ac85bc9619f1e219c9e303e698d257cc1">07979</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l07980"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a4ba25204a7260bad894a4fc729e28e">07980</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l07981"></a><a class="code" href="tm4c123gh6pm_8h.html#abb2ef13d26578c29945f5e061f1a3642">07981</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l07982"></a><a class="code" href="tm4c123gh6pm_8h.html#a5501da195adbfef4c69dd24bcb12b7fa">07982</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE4_TEP_S       0</span>
<a name="l07983"></a>07983 <span class="preprocessor"></span>
<a name="l07984"></a>07984 <span class="comment">//*****************************************************************************</span>
<a name="l07985"></a>07985 <span class="comment">//</span>
<a name="l07986"></a>07986 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL4</span>
<a name="l07987"></a>07987 <span class="comment">// register.</span>
<a name="l07988"></a>07988 <span class="comment">//</span>
<a name="l07989"></a>07989 <span class="comment">//*****************************************************************************</span>
<a name="l07990"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aed42584672c9cd8d66e7031fddadfa">07990</a> <span class="preprocessor">#define USB_TXINTERVAL4_TXPOLL_M                                              \</span>
<a name="l07991"></a>07991 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l07992"></a><a class="code" href="tm4c123gh6pm_8h.html#a29d9e678e1548b955dc70ac24ccd54c3">07992</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL4_NAKLMT_M                                              \</span>
<a name="l07993"></a>07993 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l07994"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d9a86c8cf97864322df017a0a868f53">07994</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL4_NAKLMT_S                                              \</span>
<a name="l07995"></a>07995 <span class="preprocessor">                                0</span>
<a name="l07996"></a><a class="code" href="tm4c123gh6pm_8h.html#ab57d18102ac5d88ef616d428ebbd52de">07996</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL4_TXPOLL_S                                              \</span>
<a name="l07997"></a>07997 <span class="preprocessor">                                0</span>
<a name="l07998"></a>07998 <span class="preprocessor"></span>
<a name="l07999"></a>07999 <span class="comment">//*****************************************************************************</span>
<a name="l08000"></a>08000 <span class="comment">//</span>
<a name="l08001"></a>08001 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE4 register.</span>
<a name="l08002"></a>08002 <span class="comment">//</span>
<a name="l08003"></a>08003 <span class="comment">//*****************************************************************************</span>
<a name="l08004"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a2c9546d6a920f32a312c6f56791221">08004</a> <span class="preprocessor">#define USB_RXTYPE4_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08005"></a><a class="code" href="tm4c123gh6pm_8h.html#adc522303e294df565bf07f4b17742146">08005</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08006"></a><a class="code" href="tm4c123gh6pm_8h.html#ae145b9bbadc6516a43b86a99da9186a4">08006</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_FULL  0x00000080  // Full</span>
<a name="l08007"></a><a class="code" href="tm4c123gh6pm_8h.html#a9232e9b416c448fe3de8180898599ff6">08007</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08008"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c4193118d8070a560659ec6950c7002">08008</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_M     0x00000030  // Protocol</span>
<a name="l08009"></a><a class="code" href="tm4c123gh6pm_8h.html#a387d00401db75291d43cf92c0c3a0c22">08009</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08010"></a><a class="code" href="tm4c123gh6pm_8h.html#a770227269b5e423679fda0df12bffa41">08010</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08011"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f463e27e8f89dfc36c6bc6571ac42c4">08011</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08012"></a><a class="code" href="tm4c123gh6pm_8h.html#a65d578ba8ce1a946bb893a683bc63532">08012</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08013"></a><a class="code" href="tm4c123gh6pm_8h.html#a45cb8e500439b0e4ac7bef0eb0c78363">08013</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08014"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a4fb6ffb172bd999d274657985ba188">08014</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE4_TEP_S       0</span>
<a name="l08015"></a>08015 <span class="preprocessor"></span>
<a name="l08016"></a>08016 <span class="comment">//*****************************************************************************</span>
<a name="l08017"></a>08017 <span class="comment">//</span>
<a name="l08018"></a>08018 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL4</span>
<a name="l08019"></a>08019 <span class="comment">// register.</span>
<a name="l08020"></a>08020 <span class="comment">//</span>
<a name="l08021"></a>08021 <span class="comment">//*****************************************************************************</span>
<a name="l08022"></a><a class="code" href="tm4c123gh6pm_8h.html#aaed0c0682f51bdb5c2f75f297ddde7d0">08022</a> <span class="preprocessor">#define USB_RXINTERVAL4_TXPOLL_M                                              \</span>
<a name="l08023"></a>08023 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l08024"></a><a class="code" href="tm4c123gh6pm_8h.html#ae10d1fe959f00d577a0d4a9f33b11972">08024</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL4_NAKLMT_M                                              \</span>
<a name="l08025"></a>08025 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08026"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d46903acb707a961f915f112101ea2e">08026</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL4_NAKLMT_S                                              \</span>
<a name="l08027"></a>08027 <span class="preprocessor">                                0</span>
<a name="l08028"></a><a class="code" href="tm4c123gh6pm_8h.html#af94ff75f17ccf3d45989bb733cf736ad">08028</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL4_TXPOLL_S                                              \</span>
<a name="l08029"></a>08029 <span class="preprocessor">                                0</span>
<a name="l08030"></a>08030 <span class="preprocessor"></span>
<a name="l08031"></a>08031 <span class="comment">//*****************************************************************************</span>
<a name="l08032"></a>08032 <span class="comment">//</span>
<a name="l08033"></a>08033 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP5 register.</span>
<a name="l08034"></a>08034 <span class="comment">//</span>
<a name="l08035"></a>08035 <span class="comment">//*****************************************************************************</span>
<a name="l08036"></a><a class="code" href="tm4c123gh6pm_8h.html#a20e4b7454e786fd89c4fe01a9e577549">08036</a> <span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l08037"></a><a class="code" href="tm4c123gh6pm_8h.html#af2d36cee3861f4b41190e6cb41454efb">08037</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_S   0</span>
<a name="l08038"></a>08038 <span class="preprocessor"></span>
<a name="l08039"></a>08039 <span class="comment">//*****************************************************************************</span>
<a name="l08040"></a>08040 <span class="comment">//</span>
<a name="l08041"></a>08041 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL5 register.</span>
<a name="l08042"></a>08042 <span class="comment">//</span>
<a name="l08043"></a>08043 <span class="comment">//*****************************************************************************</span>
<a name="l08044"></a><a class="code" href="tm4c123gh6pm_8h.html#abc3e645a3c7cea2559f4eb622ad583d4">08044</a> <span class="preprocessor">#define USB_TXCSRL5_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l08045"></a><a class="code" href="tm4c123gh6pm_8h.html#a583eef69fe4f0b262de5ddcdb8db0239">08045</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l08046"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f58e461f8def5b3b924c9c8ec710e0c">08046</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l08047"></a><a class="code" href="tm4c123gh6pm_8h.html#a8db066e638702a449184d1cf1d9f1838">08047</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_SETUP       0x00000010  // Setup Packet</span>
<a name="l08048"></a><a class="code" href="tm4c123gh6pm_8h.html#a312d73109d8cac62b20eab3bb255267d">08048</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_STALL       0x00000010  // Send STALL</span>
<a name="l08049"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fd4ec11646cfd97b9a4df3f7936e828">08049</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l08050"></a><a class="code" href="tm4c123gh6pm_8h.html#a5355d07f6c0e037f9624afb9bafc8e97">08050</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_ERROR       0x00000004  // Error</span>
<a name="l08051"></a><a class="code" href="tm4c123gh6pm_8h.html#a67f4df43cfa11b9e8e18aa4699979a8a">08051</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_UNDRN       0x00000004  // Underrun</span>
<a name="l08052"></a><a class="code" href="tm4c123gh6pm_8h.html#a807648f258d98126e472ce0ef8e4e66f">08052</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l08053"></a><a class="code" href="tm4c123gh6pm_8h.html#ad67d52b1101ec7e2bfb6c94038b8258f">08053</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL5_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l08054"></a>08054 <span class="preprocessor"></span>
<a name="l08055"></a>08055 <span class="comment">//*****************************************************************************</span>
<a name="l08056"></a>08056 <span class="comment">//</span>
<a name="l08057"></a>08057 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH5 register.</span>
<a name="l08058"></a>08058 <span class="comment">//</span>
<a name="l08059"></a>08059 <span class="comment">//*****************************************************************************</span>
<a name="l08060"></a><a class="code" href="tm4c123gh6pm_8h.html#acddd2d01dc869dd18e3c47a7cd87f689">08060</a> <span class="preprocessor">#define USB_TXCSRH5_AUTOSET     0x00000080  // Auto Set</span>
<a name="l08061"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a1b94bab1b665ca712bba22dc0cc697">08061</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l08062"></a><a class="code" href="tm4c123gh6pm_8h.html#a208911ced9720f6dd344d7febabd7cf1">08062</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_MODE        0x00000020  // Mode</span>
<a name="l08063"></a><a class="code" href="tm4c123gh6pm_8h.html#adb0706bdf8bd0a3276be8dd8c88520ff">08063</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l08064"></a><a class="code" href="tm4c123gh6pm_8h.html#a412625e5f4d019ce700fcd1940721aa8">08064</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_FDT         0x00000008  // Force Data Toggle</span>
<a name="l08065"></a><a class="code" href="tm4c123gh6pm_8h.html#af5aeea406f018692aeb1e182117e7c48">08065</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l08066"></a><a class="code" href="tm4c123gh6pm_8h.html#a34e15c43687e79892615e9de4cbbcd74">08066</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l08067"></a><a class="code" href="tm4c123gh6pm_8h.html#a92d4876924b1247f55b9446640cc713b">08067</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH5_DT          0x00000001  // Data Toggle</span>
<a name="l08068"></a>08068 <span class="preprocessor"></span>
<a name="l08069"></a>08069 <span class="comment">//*****************************************************************************</span>
<a name="l08070"></a>08070 <span class="comment">//</span>
<a name="l08071"></a>08071 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP5 register.</span>
<a name="l08072"></a>08072 <span class="comment">//</span>
<a name="l08073"></a>08073 <span class="comment">//*****************************************************************************</span>
<a name="l08074"></a><a class="code" href="tm4c123gh6pm_8h.html#a8327f1ea8904df9028207684c793718d">08074</a> <span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l08075"></a><a class="code" href="tm4c123gh6pm_8h.html#a39219e07abfd48ddcb4e35360b1d5dbc">08075</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_S   0</span>
<a name="l08076"></a>08076 <span class="preprocessor"></span>
<a name="l08077"></a>08077 <span class="comment">//*****************************************************************************</span>
<a name="l08078"></a>08078 <span class="comment">//</span>
<a name="l08079"></a>08079 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL5 register.</span>
<a name="l08080"></a>08080 <span class="comment">//</span>
<a name="l08081"></a>08081 <span class="comment">//*****************************************************************************</span>
<a name="l08082"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e6ec823ed91d4ab55ce207cbdf6706b">08082</a> <span class="preprocessor">#define USB_RXCSRL5_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l08083"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e2915e57d4a2f35ea2329a95a915d16">08083</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l08084"></a><a class="code" href="tm4c123gh6pm_8h.html#a145020da12ae14ed434477185c76ba7b">08084</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_STALL       0x00000020  // Send STALL</span>
<a name="l08085"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c0783aaaa247eaf89e9f12650304eea">08085</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_REQPKT      0x00000020  // Request Packet</span>
<a name="l08086"></a><a class="code" href="tm4c123gh6pm_8h.html#aff7b0f606a1266a2f3946eb59cce163a">08086</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l08087"></a><a class="code" href="tm4c123gh6pm_8h.html#acf7af5023070be44cc96f74f6771ad4c">08087</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l08088"></a><a class="code" href="tm4c123gh6pm_8h.html#afd1ef5a5de3dc463194fedc555d1bfe3">08088</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_DATAERR     0x00000008  // Data Error</span>
<a name="l08089"></a><a class="code" href="tm4c123gh6pm_8h.html#a16dcb2233d32ba999e7a5534367337ba">08089</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_ERROR       0x00000004  // Error</span>
<a name="l08090"></a><a class="code" href="tm4c123gh6pm_8h.html#a754d7ee3f9019feffbf28014c9356dc4">08090</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_OVER        0x00000004  // Overrun</span>
<a name="l08091"></a><a class="code" href="tm4c123gh6pm_8h.html#af4b5a3be7ef7700f8c17f22ed113f7da">08091</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_FULL        0x00000002  // FIFO Full</span>
<a name="l08092"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e34613311f35ad8edabca01ecf3fcd4">08092</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL5_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l08093"></a>08093 <span class="preprocessor"></span>
<a name="l08094"></a>08094 <span class="comment">//*****************************************************************************</span>
<a name="l08095"></a>08095 <span class="comment">//</span>
<a name="l08096"></a>08096 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH5 register.</span>
<a name="l08097"></a>08097 <span class="comment">//</span>
<a name="l08098"></a>08098 <span class="comment">//*****************************************************************************</span>
<a name="l08099"></a><a class="code" href="tm4c123gh6pm_8h.html#ac24760c4e3952bba1f72b08268eb2356">08099</a> <span class="preprocessor">#define USB_RXCSRH5_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l08100"></a><a class="code" href="tm4c123gh6pm_8h.html#a36ca64210b2fba1ca345dcae2af1562f">08100</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_AUTORQ      0x00000040  // Auto Request</span>
<a name="l08101"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c62a6eae7c0f204d99e4a7777c8c213">08101</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l08102"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6b2a5d1c24870554a3d28be83b56c4b">08102</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l08103"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b721d7ec811469fb17eafc385f55572">08103</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_DISNYET     0x00000010  // Disable NYET</span>
<a name="l08104"></a><a class="code" href="tm4c123gh6pm_8h.html#a03cd72a3a02c8ffc6a7d967572a80bab">08104</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_PIDERR      0x00000010  // PID Error</span>
<a name="l08105"></a><a class="code" href="tm4c123gh6pm_8h.html#af58cab27ee6ea93f06b92a03f9112e71">08105</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l08106"></a><a class="code" href="tm4c123gh6pm_8h.html#a088a850ff811cefea18e34ef043a86dc">08106</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l08107"></a><a class="code" href="tm4c123gh6pm_8h.html#a95ac9890492df61a260041c90f07f6af">08107</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH5_DT          0x00000002  // Data Toggle</span>
<a name="l08108"></a>08108 <span class="preprocessor"></span>
<a name="l08109"></a>08109 <span class="comment">//*****************************************************************************</span>
<a name="l08110"></a>08110 <span class="comment">//</span>
<a name="l08111"></a>08111 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT5 register.</span>
<a name="l08112"></a>08112 <span class="comment">//</span>
<a name="l08113"></a>08113 <span class="comment">//*****************************************************************************</span>
<a name="l08114"></a><a class="code" href="tm4c123gh6pm_8h.html#a6795704b6004c75247f0cbec0c5a85e1">08114</a> <span class="preprocessor">#define USB_RXCOUNT5_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l08115"></a><a class="code" href="tm4c123gh6pm_8h.html#a329c86d67fbe130b1e29002b30c13230">08115</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT5_COUNT_S    0</span>
<a name="l08116"></a>08116 <span class="preprocessor"></span>
<a name="l08117"></a>08117 <span class="comment">//*****************************************************************************</span>
<a name="l08118"></a>08118 <span class="comment">//</span>
<a name="l08119"></a>08119 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE5 register.</span>
<a name="l08120"></a>08120 <span class="comment">//</span>
<a name="l08121"></a>08121 <span class="comment">//*****************************************************************************</span>
<a name="l08122"></a><a class="code" href="tm4c123gh6pm_8h.html#acc4813a16f761a42ff24795df3d9ec7c">08122</a> <span class="preprocessor">#define USB_TXTYPE5_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08123"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b1f51813031d65d67102ad709c64655">08123</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08124"></a><a class="code" href="tm4c123gh6pm_8h.html#acf010d5a49597e1aa43a09526decdca4">08124</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_FULL  0x00000080  // Full</span>
<a name="l08125"></a><a class="code" href="tm4c123gh6pm_8h.html#a507758ba9602b15e69b3b44c3a8f6911">08125</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08126"></a><a class="code" href="tm4c123gh6pm_8h.html#ab10aec79bf9c6b252815f79bedbd4309">08126</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_M     0x00000030  // Protocol</span>
<a name="l08127"></a><a class="code" href="tm4c123gh6pm_8h.html#a139709c800fcb5ff5093904df486a098">08127</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08128"></a><a class="code" href="tm4c123gh6pm_8h.html#adb0ccfa0c88d417b986eece79fc955b7">08128</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08129"></a><a class="code" href="tm4c123gh6pm_8h.html#a5672a9ccd61f09edfb8c53d9a0756178">08129</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08130"></a><a class="code" href="tm4c123gh6pm_8h.html#aec2a2dd415c37bcb625d222ec9ce8507">08130</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08131"></a><a class="code" href="tm4c123gh6pm_8h.html#afae3c5491bbee85ebe7f8c3a1be75a5e">08131</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08132"></a><a class="code" href="tm4c123gh6pm_8h.html#ab88b555f438e6ab605d7cb01e6d89149">08132</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE5_TEP_S       0</span>
<a name="l08133"></a>08133 <span class="preprocessor"></span>
<a name="l08134"></a>08134 <span class="comment">//*****************************************************************************</span>
<a name="l08135"></a>08135 <span class="comment">//</span>
<a name="l08136"></a>08136 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL5</span>
<a name="l08137"></a>08137 <span class="comment">// register.</span>
<a name="l08138"></a>08138 <span class="comment">//</span>
<a name="l08139"></a>08139 <span class="comment">//*****************************************************************************</span>
<a name="l08140"></a><a class="code" href="tm4c123gh6pm_8h.html#a70ece2f2842204240c845f0416d62b00">08140</a> <span class="preprocessor">#define USB_TXINTERVAL5_TXPOLL_M                                              \</span>
<a name="l08141"></a>08141 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l08142"></a><a class="code" href="tm4c123gh6pm_8h.html#a9727d7f956aa6e8f0d5e815fa4d284b9">08142</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL5_NAKLMT_M                                              \</span>
<a name="l08143"></a>08143 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08144"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4268b3070b2840bd0c184e41f44318c">08144</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL5_NAKLMT_S                                              \</span>
<a name="l08145"></a>08145 <span class="preprocessor">                                0</span>
<a name="l08146"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5023ac323dce82826ad555f6f86119e">08146</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL5_TXPOLL_S                                              \</span>
<a name="l08147"></a>08147 <span class="preprocessor">                                0</span>
<a name="l08148"></a>08148 <span class="preprocessor"></span>
<a name="l08149"></a>08149 <span class="comment">//*****************************************************************************</span>
<a name="l08150"></a>08150 <span class="comment">//</span>
<a name="l08151"></a>08151 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE5 register.</span>
<a name="l08152"></a>08152 <span class="comment">//</span>
<a name="l08153"></a>08153 <span class="comment">//*****************************************************************************</span>
<a name="l08154"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c9830f53ec41f605b5b9358344c4d17">08154</a> <span class="preprocessor">#define USB_RXTYPE5_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08155"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2055307fe8405c81e498a4ae5e139e7">08155</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08156"></a><a class="code" href="tm4c123gh6pm_8h.html#a08e5f612fd6281a6c09881cadf2aa93c">08156</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_FULL  0x00000080  // Full</span>
<a name="l08157"></a><a class="code" href="tm4c123gh6pm_8h.html#a444d80c227c5e703f5b6d9e3a1ddc3a0">08157</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08158"></a><a class="code" href="tm4c123gh6pm_8h.html#a080eb1d45b209be73faa94608dcc30e5">08158</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_M     0x00000030  // Protocol</span>
<a name="l08159"></a><a class="code" href="tm4c123gh6pm_8h.html#a243cb97d1d21f66328a8fc9bb20afe5d">08159</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08160"></a><a class="code" href="tm4c123gh6pm_8h.html#a60d6077ddd6c011bcfdcc377e6a882c2">08160</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08161"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4ba54c01223d453caad27cfb4c0b507">08161</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08162"></a><a class="code" href="tm4c123gh6pm_8h.html#a459ffec9c0ee0f613e9ff231a50eb409">08162</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08163"></a><a class="code" href="tm4c123gh6pm_8h.html#ada4f56b37f9514937bef4c04c873903a">08163</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08164"></a><a class="code" href="tm4c123gh6pm_8h.html#adb4a1b1ec73d00fabc112ee8ab814f0f">08164</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE5_TEP_S       0</span>
<a name="l08165"></a>08165 <span class="preprocessor"></span>
<a name="l08166"></a>08166 <span class="comment">//*****************************************************************************</span>
<a name="l08167"></a>08167 <span class="comment">//</span>
<a name="l08168"></a>08168 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL5</span>
<a name="l08169"></a>08169 <span class="comment">// register.</span>
<a name="l08170"></a>08170 <span class="comment">//</span>
<a name="l08171"></a>08171 <span class="comment">//*****************************************************************************</span>
<a name="l08172"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c967a3f215a037731d18b435479992e">08172</a> <span class="preprocessor">#define USB_RXINTERVAL5_TXPOLL_M                                              \</span>
<a name="l08173"></a>08173 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l08174"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ee80e0d9127e9bb2c75be02ffd56dc1">08174</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL5_NAKLMT_M                                              \</span>
<a name="l08175"></a>08175 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08176"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a56a1c8ab5824b68e6204286f6ed2e1">08176</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL5_TXPOLL_S                                              \</span>
<a name="l08177"></a>08177 <span class="preprocessor">                                0</span>
<a name="l08178"></a><a class="code" href="tm4c123gh6pm_8h.html#abf4156736527e56822b6650fc48020ad">08178</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL5_NAKLMT_S                                              \</span>
<a name="l08179"></a>08179 <span class="preprocessor">                                0</span>
<a name="l08180"></a>08180 <span class="preprocessor"></span>
<a name="l08181"></a>08181 <span class="comment">//*****************************************************************************</span>
<a name="l08182"></a>08182 <span class="comment">//</span>
<a name="l08183"></a>08183 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP6 register.</span>
<a name="l08184"></a>08184 <span class="comment">//</span>
<a name="l08185"></a>08185 <span class="comment">//*****************************************************************************</span>
<a name="l08186"></a><a class="code" href="tm4c123gh6pm_8h.html#a042bcb727e88a54399ed777bceadbb93">08186</a> <span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l08187"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e9d77025d5aeebc68caf9ca5acd8b92">08187</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_S   0</span>
<a name="l08188"></a>08188 <span class="preprocessor"></span>
<a name="l08189"></a>08189 <span class="comment">//*****************************************************************************</span>
<a name="l08190"></a>08190 <span class="comment">//</span>
<a name="l08191"></a>08191 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL6 register.</span>
<a name="l08192"></a>08192 <span class="comment">//</span>
<a name="l08193"></a>08193 <span class="comment">//*****************************************************************************</span>
<a name="l08194"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5528c1f459468659f8ba4482a53e31a">08194</a> <span class="preprocessor">#define USB_TXCSRL6_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l08195"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1747f4bc7d5db33e87b3f1306230178">08195</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l08196"></a><a class="code" href="tm4c123gh6pm_8h.html#a38446b9fb0a2e51ac88a79d1ea13b121">08196</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l08197"></a><a class="code" href="tm4c123gh6pm_8h.html#aac9dafd64376aae94007410c6d85f268">08197</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_STALL       0x00000010  // Send STALL</span>
<a name="l08198"></a><a class="code" href="tm4c123gh6pm_8h.html#a286734dd987382923d595fa7c49b13ad">08198</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_SETUP       0x00000010  // Setup Packet</span>
<a name="l08199"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fc2d03e243252cd3ad3c085142da2cc">08199</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l08200"></a><a class="code" href="tm4c123gh6pm_8h.html#ad444e9f90d4b01e3dd80120971e702fb">08200</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_ERROR       0x00000004  // Error</span>
<a name="l08201"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8f65a1446d97123da556ca79ee5cff7">08201</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_UNDRN       0x00000004  // Underrun</span>
<a name="l08202"></a><a class="code" href="tm4c123gh6pm_8h.html#a52d3b61722dbc2312a7864c0a9fed2ce">08202</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l08203"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d1f4b07e5824c7f40aa5cbea009286e">08203</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL6_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l08204"></a>08204 <span class="preprocessor"></span>
<a name="l08205"></a>08205 <span class="comment">//*****************************************************************************</span>
<a name="l08206"></a>08206 <span class="comment">//</span>
<a name="l08207"></a>08207 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH6 register.</span>
<a name="l08208"></a>08208 <span class="comment">//</span>
<a name="l08209"></a>08209 <span class="comment">//*****************************************************************************</span>
<a name="l08210"></a><a class="code" href="tm4c123gh6pm_8h.html#ac945494ed8341c110240282c31c1b5fe">08210</a> <span class="preprocessor">#define USB_TXCSRH6_AUTOSET     0x00000080  // Auto Set</span>
<a name="l08211"></a><a class="code" href="tm4c123gh6pm_8h.html#a35a6e22d8071a6efc0c929889f5ba0fc">08211</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l08212"></a><a class="code" href="tm4c123gh6pm_8h.html#a092137c06c9eef98083c805acdfc339d">08212</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_MODE        0x00000020  // Mode</span>
<a name="l08213"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e660ac46282b8ca4fdbf06b0f7b2937">08213</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l08214"></a><a class="code" href="tm4c123gh6pm_8h.html#a58e78e1a0be41f482c557592dd1788db">08214</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_FDT         0x00000008  // Force Data Toggle</span>
<a name="l08215"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9dac091822b2fd0f4bd2a71a18db427">08215</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l08216"></a><a class="code" href="tm4c123gh6pm_8h.html#a30d63a51aad691622d507b7d894003b7">08216</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l08217"></a><a class="code" href="tm4c123gh6pm_8h.html#acb7d61832b37d6cb47a938f7c7ec190e">08217</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH6_DT          0x00000001  // Data Toggle</span>
<a name="l08218"></a>08218 <span class="preprocessor"></span>
<a name="l08219"></a>08219 <span class="comment">//*****************************************************************************</span>
<a name="l08220"></a>08220 <span class="comment">//</span>
<a name="l08221"></a>08221 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP6 register.</span>
<a name="l08222"></a>08222 <span class="comment">//</span>
<a name="l08223"></a>08223 <span class="comment">//*****************************************************************************</span>
<a name="l08224"></a><a class="code" href="tm4c123gh6pm_8h.html#a389679fec8487d1ec9892ae7b6512eff">08224</a> <span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l08225"></a><a class="code" href="tm4c123gh6pm_8h.html#acf6de3897c3719c42d1421513a9880e4">08225</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_S   0</span>
<a name="l08226"></a>08226 <span class="preprocessor"></span>
<a name="l08227"></a>08227 <span class="comment">//*****************************************************************************</span>
<a name="l08228"></a>08228 <span class="comment">//</span>
<a name="l08229"></a>08229 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL6 register.</span>
<a name="l08230"></a>08230 <span class="comment">//</span>
<a name="l08231"></a>08231 <span class="comment">//*****************************************************************************</span>
<a name="l08232"></a><a class="code" href="tm4c123gh6pm_8h.html#a760559451d7ecf1c8a99d0aeb7fd74be">08232</a> <span class="preprocessor">#define USB_RXCSRL6_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l08233"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bfe75a6ad56000b466158c807759d11">08233</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l08234"></a><a class="code" href="tm4c123gh6pm_8h.html#a5c0284809d99a27a58c6d86ed656eb0c">08234</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_REQPKT      0x00000020  // Request Packet</span>
<a name="l08235"></a><a class="code" href="tm4c123gh6pm_8h.html#a54181986fa41637237653b12696c0a1c">08235</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_STALL       0x00000020  // Send STALL</span>
<a name="l08236"></a><a class="code" href="tm4c123gh6pm_8h.html#a025cd25ad110e6981e991389ff217274">08236</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l08237"></a><a class="code" href="tm4c123gh6pm_8h.html#a226f712c8cf7d440cefa11b1c57979f3">08237</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l08238"></a><a class="code" href="tm4c123gh6pm_8h.html#a0984ec7e3e597296cfe348bc64b2aa6b">08238</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_DATAERR     0x00000008  // Data Error</span>
<a name="l08239"></a><a class="code" href="tm4c123gh6pm_8h.html#a065453925c5b608394040225820281a2">08239</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_ERROR       0x00000004  // Error</span>
<a name="l08240"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0f7241df5a8f42046b30178bb37c8eb">08240</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_OVER        0x00000004  // Overrun</span>
<a name="l08241"></a><a class="code" href="tm4c123gh6pm_8h.html#af68312c78538cd89b1362085cfccc501">08241</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_FULL        0x00000002  // FIFO Full</span>
<a name="l08242"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c70133b285645d76300be6e2f8912ac">08242</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL6_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l08243"></a>08243 <span class="preprocessor"></span>
<a name="l08244"></a>08244 <span class="comment">//*****************************************************************************</span>
<a name="l08245"></a>08245 <span class="comment">//</span>
<a name="l08246"></a>08246 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH6 register.</span>
<a name="l08247"></a>08247 <span class="comment">//</span>
<a name="l08248"></a>08248 <span class="comment">//*****************************************************************************</span>
<a name="l08249"></a><a class="code" href="tm4c123gh6pm_8h.html#a26f256ba1f118e227a339ccf35b50dbc">08249</a> <span class="preprocessor">#define USB_RXCSRH6_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l08250"></a><a class="code" href="tm4c123gh6pm_8h.html#a33fa96db8f2027ad641f3f879545b081">08250</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_AUTORQ      0x00000040  // Auto Request</span>
<a name="l08251"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1aa92fa14c9c99e829e4803188ec94c">08251</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l08252"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b4aa4e0c58c62fde8ba577c26159bcb">08252</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l08253"></a><a class="code" href="tm4c123gh6pm_8h.html#addf2056aadc7dee8a2ef57dbb910807e">08253</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_DISNYET     0x00000010  // Disable NYET</span>
<a name="l08254"></a><a class="code" href="tm4c123gh6pm_8h.html#a949a5cf4bd61430d2199fdfdd1638581">08254</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_PIDERR      0x00000010  // PID Error</span>
<a name="l08255"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3f51d1d6a0559fc930d1d80b9c48b3d">08255</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l08256"></a><a class="code" href="tm4c123gh6pm_8h.html#a32b813c3899fc77fe995689a1ee9ef2f">08256</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l08257"></a><a class="code" href="tm4c123gh6pm_8h.html#aeeceaf93f333a5fd1390a41bea0d1973">08257</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH6_DT          0x00000002  // Data Toggle</span>
<a name="l08258"></a>08258 <span class="preprocessor"></span>
<a name="l08259"></a>08259 <span class="comment">//*****************************************************************************</span>
<a name="l08260"></a>08260 <span class="comment">//</span>
<a name="l08261"></a>08261 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT6 register.</span>
<a name="l08262"></a>08262 <span class="comment">//</span>
<a name="l08263"></a>08263 <span class="comment">//*****************************************************************************</span>
<a name="l08264"></a><a class="code" href="tm4c123gh6pm_8h.html#a4df8b40f8b8a19aa234fa772299b3da7">08264</a> <span class="preprocessor">#define USB_RXCOUNT6_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l08265"></a><a class="code" href="tm4c123gh6pm_8h.html#a55dbbc9db4fd66261e1570909b1ebf62">08265</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT6_COUNT_S    0</span>
<a name="l08266"></a>08266 <span class="preprocessor"></span>
<a name="l08267"></a>08267 <span class="comment">//*****************************************************************************</span>
<a name="l08268"></a>08268 <span class="comment">//</span>
<a name="l08269"></a>08269 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE6 register.</span>
<a name="l08270"></a>08270 <span class="comment">//</span>
<a name="l08271"></a>08271 <span class="comment">//*****************************************************************************</span>
<a name="l08272"></a><a class="code" href="tm4c123gh6pm_8h.html#aba1d3af64303f3ef8a3fabaeb775d88c">08272</a> <span class="preprocessor">#define USB_TXTYPE6_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08273"></a><a class="code" href="tm4c123gh6pm_8h.html#ac945e71575f7b998c33896b2c3f8b06d">08273</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08274"></a><a class="code" href="tm4c123gh6pm_8h.html#abaabb8345199557eae87f1e11f1af1e7">08274</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_FULL  0x00000080  // Full</span>
<a name="l08275"></a><a class="code" href="tm4c123gh6pm_8h.html#ace6021f3ab29727b329aee3b243869c9">08275</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08276"></a><a class="code" href="tm4c123gh6pm_8h.html#a54731bf02f151d204cee9687f71ce8b5">08276</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_M     0x00000030  // Protocol</span>
<a name="l08277"></a><a class="code" href="tm4c123gh6pm_8h.html#ad57d26633b15280743850126c0cfb5b5">08277</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08278"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8a7a4f4ec9b80f02be4511aab302d14">08278</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08279"></a><a class="code" href="tm4c123gh6pm_8h.html#ab036d9104a1d5ced8f614b3981abe4dd">08279</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08280"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c2d5c787331f50d608ae0c3b9fd73b4">08280</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08281"></a><a class="code" href="tm4c123gh6pm_8h.html#aa0062edc5d575381fb5bb212e86d8de1">08281</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08282"></a><a class="code" href="tm4c123gh6pm_8h.html#aa57f67547dc445ad99ed2b427fd3b3f2">08282</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE6_TEP_S       0</span>
<a name="l08283"></a>08283 <span class="preprocessor"></span>
<a name="l08284"></a>08284 <span class="comment">//*****************************************************************************</span>
<a name="l08285"></a>08285 <span class="comment">//</span>
<a name="l08286"></a>08286 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL6</span>
<a name="l08287"></a>08287 <span class="comment">// register.</span>
<a name="l08288"></a>08288 <span class="comment">//</span>
<a name="l08289"></a>08289 <span class="comment">//*****************************************************************************</span>
<a name="l08290"></a><a class="code" href="tm4c123gh6pm_8h.html#ab7dcedba7addd5bf645634fa11d6b271">08290</a> <span class="preprocessor">#define USB_TXINTERVAL6_TXPOLL_M                                              \</span>
<a name="l08291"></a>08291 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l08292"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bfa73a10e4152824ae63d106e567085">08292</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL6_NAKLMT_M                                              \</span>
<a name="l08293"></a>08293 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08294"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2cdaa4f149aeda539ec381f95dd54c4">08294</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL6_TXPOLL_S                                              \</span>
<a name="l08295"></a>08295 <span class="preprocessor">                                0</span>
<a name="l08296"></a><a class="code" href="tm4c123gh6pm_8h.html#a6678c831ed7c9babf41485ffa597ef4b">08296</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL6_NAKLMT_S                                              \</span>
<a name="l08297"></a>08297 <span class="preprocessor">                                0</span>
<a name="l08298"></a>08298 <span class="preprocessor"></span>
<a name="l08299"></a>08299 <span class="comment">//*****************************************************************************</span>
<a name="l08300"></a>08300 <span class="comment">//</span>
<a name="l08301"></a>08301 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE6 register.</span>
<a name="l08302"></a>08302 <span class="comment">//</span>
<a name="l08303"></a>08303 <span class="comment">//*****************************************************************************</span>
<a name="l08304"></a><a class="code" href="tm4c123gh6pm_8h.html#a30f37e0a0cb26ea72ec27406752a120b">08304</a> <span class="preprocessor">#define USB_RXTYPE6_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08305"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bc67d8de5105fbc5513726bf11820d0">08305</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08306"></a><a class="code" href="tm4c123gh6pm_8h.html#a0fd1939911eac6e9b17bf6175538f9c8">08306</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_FULL  0x00000080  // Full</span>
<a name="l08307"></a><a class="code" href="tm4c123gh6pm_8h.html#a4866b3458d2952f90b1921398906c28c">08307</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08308"></a><a class="code" href="tm4c123gh6pm_8h.html#ad22e73147001ade8df5f7804a56e5899">08308</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_M     0x00000030  // Protocol</span>
<a name="l08309"></a><a class="code" href="tm4c123gh6pm_8h.html#a554f9bd33dea62fe23a41040a1916915">08309</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08310"></a><a class="code" href="tm4c123gh6pm_8h.html#ad80f200fe235033a4a2df8127cb147f2">08310</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08311"></a><a class="code" href="tm4c123gh6pm_8h.html#a85f56c7a5c115abfeaa994925d30ef21">08311</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08312"></a><a class="code" href="tm4c123gh6pm_8h.html#aecda39edaad81649e6570f18673f01df">08312</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08313"></a><a class="code" href="tm4c123gh6pm_8h.html#a744f14026948a6d5dbacd9ba9dd3a040">08313</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08314"></a><a class="code" href="tm4c123gh6pm_8h.html#a03a70f9c1fe69d1af9926383309d2097">08314</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE6_TEP_S       0</span>
<a name="l08315"></a>08315 <span class="preprocessor"></span>
<a name="l08316"></a>08316 <span class="comment">//*****************************************************************************</span>
<a name="l08317"></a>08317 <span class="comment">//</span>
<a name="l08318"></a>08318 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL6</span>
<a name="l08319"></a>08319 <span class="comment">// register.</span>
<a name="l08320"></a>08320 <span class="comment">//</span>
<a name="l08321"></a>08321 <span class="comment">//*****************************************************************************</span>
<a name="l08322"></a><a class="code" href="tm4c123gh6pm_8h.html#ad53329ea0f7d813900929b96ce64b11d">08322</a> <span class="preprocessor">#define USB_RXINTERVAL6_TXPOLL_M                                              \</span>
<a name="l08323"></a>08323 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l08324"></a><a class="code" href="tm4c123gh6pm_8h.html#a871c7c0c3e30a4fc2b6a32bfc16dbe19">08324</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL6_NAKLMT_M                                              \</span>
<a name="l08325"></a>08325 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08326"></a><a class="code" href="tm4c123gh6pm_8h.html#a074cf3a629f4b0f62acf0352e779299a">08326</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL6_NAKLMT_S                                              \</span>
<a name="l08327"></a>08327 <span class="preprocessor">                                0</span>
<a name="l08328"></a><a class="code" href="tm4c123gh6pm_8h.html#a0616a489237e7b9cfb7bda023a076e3b">08328</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL6_TXPOLL_S                                              \</span>
<a name="l08329"></a>08329 <span class="preprocessor">                                0</span>
<a name="l08330"></a>08330 <span class="preprocessor"></span>
<a name="l08331"></a>08331 <span class="comment">//*****************************************************************************</span>
<a name="l08332"></a>08332 <span class="comment">//</span>
<a name="l08333"></a>08333 <span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP7 register.</span>
<a name="l08334"></a>08334 <span class="comment">//</span>
<a name="l08335"></a>08335 <span class="comment">//*****************************************************************************</span>
<a name="l08336"></a><a class="code" href="tm4c123gh6pm_8h.html#a464715ca0d432cc1c54223bda61742f1">08336</a> <span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l08337"></a><a class="code" href="tm4c123gh6pm_8h.html#a35a692f602e337e65cf21b7ecc741409">08337</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_S   0</span>
<a name="l08338"></a>08338 <span class="preprocessor"></span>
<a name="l08339"></a>08339 <span class="comment">//*****************************************************************************</span>
<a name="l08340"></a>08340 <span class="comment">//</span>
<a name="l08341"></a>08341 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL7 register.</span>
<a name="l08342"></a>08342 <span class="comment">//</span>
<a name="l08343"></a>08343 <span class="comment">//*****************************************************************************</span>
<a name="l08344"></a><a class="code" href="tm4c123gh6pm_8h.html#ac70551ea10b7f8ae40151179afbdce36">08344</a> <span class="preprocessor">#define USB_TXCSRL7_NAKTO       0x00000080  // NAK Timeout</span>
<a name="l08345"></a><a class="code" href="tm4c123gh6pm_8h.html#a859bad104f8fa676af4ad6488de998f1">08345</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_CLRDT       0x00000040  // Clear Data Toggle</span>
<a name="l08346"></a><a class="code" href="tm4c123gh6pm_8h.html#af58cf58976ad36d7ede3dd46fe8bdbce">08346</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_STALLED     0x00000020  // Endpoint Stalled</span>
<a name="l08347"></a><a class="code" href="tm4c123gh6pm_8h.html#acd347a19adb5e12f69ec328abe58f19f">08347</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_STALL       0x00000010  // Send STALL</span>
<a name="l08348"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ee73e4c4bc845b1e453583f766d2370">08348</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_SETUP       0x00000010  // Setup Packet</span>
<a name="l08349"></a><a class="code" href="tm4c123gh6pm_8h.html#af8e364719d217c2db12bc0de33a1942b">08349</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_FLUSH       0x00000008  // Flush FIFO</span>
<a name="l08350"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1487f998b42f8a92b44e11b821f2465">08350</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_ERROR       0x00000004  // Error</span>
<a name="l08351"></a><a class="code" href="tm4c123gh6pm_8h.html#a82163d27f8d212510447f8f631a15240">08351</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_UNDRN       0x00000004  // Underrun</span>
<a name="l08352"></a><a class="code" href="tm4c123gh6pm_8h.html#aff55f6633a56809334faba296cb1bf55">08352</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_FIFONE      0x00000002  // FIFO Not Empty</span>
<a name="l08353"></a><a class="code" href="tm4c123gh6pm_8h.html#a72795146ac3ca41a75dcfbf279c9cbe2">08353</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRL7_TXRDY       0x00000001  // Transmit Packet Ready</span>
<a name="l08354"></a>08354 <span class="preprocessor"></span>
<a name="l08355"></a>08355 <span class="comment">//*****************************************************************************</span>
<a name="l08356"></a>08356 <span class="comment">//</span>
<a name="l08357"></a>08357 <span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH7 register.</span>
<a name="l08358"></a>08358 <span class="comment">//</span>
<a name="l08359"></a>08359 <span class="comment">//*****************************************************************************</span>
<a name="l08360"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f619c2eb261bbe0e95c05325f6ba1fb">08360</a> <span class="preprocessor">#define USB_TXCSRH7_AUTOSET     0x00000080  // Auto Set</span>
<a name="l08361"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4c8a6573db63d177d2c177fc7ebdfdd">08361</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l08362"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e2a580367b831225d79bb5263b277d0">08362</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_MODE        0x00000020  // Mode</span>
<a name="l08363"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d9668dee27d4f7879587fafc7e66426">08363</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_DMAEN       0x00000010  // DMA Request Enable</span>
<a name="l08364"></a><a class="code" href="tm4c123gh6pm_8h.html#add97fc49265d5e31ece3217fc21071a2">08364</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_FDT         0x00000008  // Force Data Toggle</span>
<a name="l08365"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e0697a363858e79be7a74d6a9dab77f">08365</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_DMAMOD      0x00000004  // DMA Request Mode</span>
<a name="l08366"></a><a class="code" href="tm4c123gh6pm_8h.html#a79e625b7caffe1f7b1e9b66156027518">08366</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_DTWE        0x00000002  // Data Toggle Write Enable</span>
<a name="l08367"></a><a class="code" href="tm4c123gh6pm_8h.html#a669162e2808ed28b02d9a912dabe3949">08367</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXCSRH7_DT          0x00000001  // Data Toggle</span>
<a name="l08368"></a>08368 <span class="preprocessor"></span>
<a name="l08369"></a>08369 <span class="comment">//*****************************************************************************</span>
<a name="l08370"></a>08370 <span class="comment">//</span>
<a name="l08371"></a>08371 <span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP7 register.</span>
<a name="l08372"></a>08372 <span class="comment">//</span>
<a name="l08373"></a>08373 <span class="comment">//*****************************************************************************</span>
<a name="l08374"></a><a class="code" href="tm4c123gh6pm_8h.html#a002dde7d75d3a0f59c20baca31758ae1">08374</a> <span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_M   0x000007FF  // Maximum Payload</span>
<a name="l08375"></a><a class="code" href="tm4c123gh6pm_8h.html#ad978073c87ab30a6f362bbdc479469dd">08375</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_S   0</span>
<a name="l08376"></a>08376 <span class="preprocessor"></span>
<a name="l08377"></a>08377 <span class="comment">//*****************************************************************************</span>
<a name="l08378"></a>08378 <span class="comment">//</span>
<a name="l08379"></a>08379 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL7 register.</span>
<a name="l08380"></a>08380 <span class="comment">//</span>
<a name="l08381"></a>08381 <span class="comment">//*****************************************************************************</span>
<a name="l08382"></a><a class="code" href="tm4c123gh6pm_8h.html#adcbcac5d7c9ba182e69c2d81e88ee45f">08382</a> <span class="preprocessor">#define USB_RXCSRL7_CLRDT       0x00000080  // Clear Data Toggle</span>
<a name="l08383"></a><a class="code" href="tm4c123gh6pm_8h.html#ac206e1388a970030222a7d73bf09886a">08383</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_STALLED     0x00000040  // Endpoint Stalled</span>
<a name="l08384"></a><a class="code" href="tm4c123gh6pm_8h.html#a9dc1f92620dd8190566fce99e48ca437">08384</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_REQPKT      0x00000020  // Request Packet</span>
<a name="l08385"></a><a class="code" href="tm4c123gh6pm_8h.html#ad211d8efd4bf1445c4f6d75d6ec7441f">08385</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_STALL       0x00000020  // Send STALL</span>
<a name="l08386"></a><a class="code" href="tm4c123gh6pm_8h.html#a54e69b8594344eee5915f531fd77f95e">08386</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_FLUSH       0x00000010  // Flush FIFO</span>
<a name="l08387"></a><a class="code" href="tm4c123gh6pm_8h.html#a37c16bf2a26ab3d94e06c3d7f4481546">08387</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_DATAERR     0x00000008  // Data Error</span>
<a name="l08388"></a><a class="code" href="tm4c123gh6pm_8h.html#a72bd6ea30cf14e43eafd31ba2c638bfd">08388</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_NAKTO       0x00000008  // NAK Timeout</span>
<a name="l08389"></a><a class="code" href="tm4c123gh6pm_8h.html#a05f60233cc5cafd582b5031443f59c5c">08389</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_ERROR       0x00000004  // Error</span>
<a name="l08390"></a><a class="code" href="tm4c123gh6pm_8h.html#a82dab431a1718c89d6980f08fa63ca61">08390</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_OVER        0x00000004  // Overrun</span>
<a name="l08391"></a><a class="code" href="tm4c123gh6pm_8h.html#aee77353cfee66b5ffd750f87ec6ba50a">08391</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_FULL        0x00000002  // FIFO Full</span>
<a name="l08392"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ef9691412b9024f60f0bddcf2c04f5f">08392</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRL7_RXRDY       0x00000001  // Receive Packet Ready</span>
<a name="l08393"></a>08393 <span class="preprocessor"></span>
<a name="l08394"></a>08394 <span class="comment">//*****************************************************************************</span>
<a name="l08395"></a>08395 <span class="comment">//</span>
<a name="l08396"></a>08396 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH7 register.</span>
<a name="l08397"></a>08397 <span class="comment">//</span>
<a name="l08398"></a>08398 <span class="comment">//*****************************************************************************</span>
<a name="l08399"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a1d1e3897d0b3c99178deb880030ffc">08399</a> <span class="preprocessor">#define USB_RXCSRH7_AUTOCL      0x00000080  // Auto Clear</span>
<a name="l08400"></a><a class="code" href="tm4c123gh6pm_8h.html#ae70849098df73c61e2e44d82e8d8e247">08400</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_ISO         0x00000040  // Isochronous Transfers</span>
<a name="l08401"></a><a class="code" href="tm4c123gh6pm_8h.html#aef833260eb94543f1543711d6db70ad5">08401</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_AUTORQ      0x00000040  // Auto Request</span>
<a name="l08402"></a><a class="code" href="tm4c123gh6pm_8h.html#aef3693014d7542fd6d7477a29f99586e">08402</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_DMAEN       0x00000020  // DMA Request Enable</span>
<a name="l08403"></a><a class="code" href="tm4c123gh6pm_8h.html#aef477f70f572f902c1556870577a9d43">08403</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_PIDERR      0x00000010  // PID Error</span>
<a name="l08404"></a><a class="code" href="tm4c123gh6pm_8h.html#a11d1d0f084f53713865a457b13907e54">08404</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_DISNYET     0x00000010  // Disable NYET</span>
<a name="l08405"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d0aad1735097f9be0245e5f9333f4cc">08405</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_DMAMOD      0x00000008  // DMA Request Mode</span>
<a name="l08406"></a><a class="code" href="tm4c123gh6pm_8h.html#adfcfd57eb85ce20fac676b6ca6a06ef7">08406</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_DTWE        0x00000004  // Data Toggle Write Enable</span>
<a name="l08407"></a><a class="code" href="tm4c123gh6pm_8h.html#ab75cc8eb3eca8b63ada9b5cfccb7c546">08407</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCSRH7_DT          0x00000002  // Data Toggle</span>
<a name="l08408"></a>08408 <span class="preprocessor"></span>
<a name="l08409"></a>08409 <span class="comment">//*****************************************************************************</span>
<a name="l08410"></a>08410 <span class="comment">//</span>
<a name="l08411"></a>08411 <span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT7 register.</span>
<a name="l08412"></a>08412 <span class="comment">//</span>
<a name="l08413"></a>08413 <span class="comment">//*****************************************************************************</span>
<a name="l08414"></a><a class="code" href="tm4c123gh6pm_8h.html#a16eceb2412d5c8618f7c7548a8bba615">08414</a> <span class="preprocessor">#define USB_RXCOUNT7_COUNT_M    0x00001FFF  // Receive Packet Count</span>
<a name="l08415"></a><a class="code" href="tm4c123gh6pm_8h.html#a91499694d66192ebd01630841f38b33e">08415</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXCOUNT7_COUNT_S    0</span>
<a name="l08416"></a>08416 <span class="preprocessor"></span>
<a name="l08417"></a>08417 <span class="comment">//*****************************************************************************</span>
<a name="l08418"></a>08418 <span class="comment">//</span>
<a name="l08419"></a>08419 <span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE7 register.</span>
<a name="l08420"></a>08420 <span class="comment">//</span>
<a name="l08421"></a>08421 <span class="comment">//*****************************************************************************</span>
<a name="l08422"></a><a class="code" href="tm4c123gh6pm_8h.html#acf6cd2e7395e4930fb8c611c89dcff82">08422</a> <span class="preprocessor">#define USB_TXTYPE7_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08423"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8d821942879c982ec05f0d56cc563ba">08423</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08424"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ac632ee42b7ee96c81ce608ae439032">08424</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_FULL  0x00000080  // Full</span>
<a name="l08425"></a><a class="code" href="tm4c123gh6pm_8h.html#aaee314ff1a148bf2aeeddea48f5e19f6">08425</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08426"></a><a class="code" href="tm4c123gh6pm_8h.html#a83c3f54286f4e59bf263ee7c386c8db2">08426</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_M     0x00000030  // Protocol</span>
<a name="l08427"></a><a class="code" href="tm4c123gh6pm_8h.html#a7eb93043cf1f5de377aae57cb46fb6a5">08427</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08428"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ec0d19f2f29159eeb0ea64511ed2f39">08428</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08429"></a><a class="code" href="tm4c123gh6pm_8h.html#af1167b07d19b371852197a5a5df0535d">08429</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08430"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ff1d15344f79aa094c58fed949ba5fb">08430</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08431"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bb2540e9d3d5084f88994d7921503a3">08431</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08432"></a><a class="code" href="tm4c123gh6pm_8h.html#a53025ab6e5387c91ed7b0c432ea7cb32">08432</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXTYPE7_TEP_S       0</span>
<a name="l08433"></a>08433 <span class="preprocessor"></span>
<a name="l08434"></a>08434 <span class="comment">//*****************************************************************************</span>
<a name="l08435"></a>08435 <span class="comment">//</span>
<a name="l08436"></a>08436 <span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL7</span>
<a name="l08437"></a>08437 <span class="comment">// register.</span>
<a name="l08438"></a>08438 <span class="comment">//</span>
<a name="l08439"></a>08439 <span class="comment">//*****************************************************************************</span>
<a name="l08440"></a><a class="code" href="tm4c123gh6pm_8h.html#af638bb5b98be165f0306bfb7d662a36e">08440</a> <span class="preprocessor">#define USB_TXINTERVAL7_TXPOLL_M                                              \</span>
<a name="l08441"></a>08441 <span class="preprocessor">                                0x000000FF  // TX Polling</span>
<a name="l08442"></a><a class="code" href="tm4c123gh6pm_8h.html#a791fc3540fd9da6fe605c2758f3e0400">08442</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL7_NAKLMT_M                                              \</span>
<a name="l08443"></a>08443 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08444"></a><a class="code" href="tm4c123gh6pm_8h.html#abc25b8ef8d23390f0414ff84ee485509">08444</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL7_NAKLMT_S                                              \</span>
<a name="l08445"></a>08445 <span class="preprocessor">                                0</span>
<a name="l08446"></a><a class="code" href="tm4c123gh6pm_8h.html#a84c4307056fecd02dfb9c2fe201ceef5">08446</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_TXINTERVAL7_TXPOLL_S                                              \</span>
<a name="l08447"></a>08447 <span class="preprocessor">                                0</span>
<a name="l08448"></a>08448 <span class="preprocessor"></span>
<a name="l08449"></a>08449 <span class="comment">//*****************************************************************************</span>
<a name="l08450"></a>08450 <span class="comment">//</span>
<a name="l08451"></a>08451 <span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE7 register.</span>
<a name="l08452"></a>08452 <span class="comment">//</span>
<a name="l08453"></a>08453 <span class="comment">//*****************************************************************************</span>
<a name="l08454"></a><a class="code" href="tm4c123gh6pm_8h.html#a418e3f6d0702fdc593e8f1f4b96f325f">08454</a> <span class="preprocessor">#define USB_RXTYPE7_SPEED_M     0x000000C0  // Operating Speed</span>
<a name="l08455"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2b33a268eba5de1fc36fe9f8b724938">08455</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_DFLT  0x00000000  // Default</span>
<a name="l08456"></a><a class="code" href="tm4c123gh6pm_8h.html#a87711c48ae5b666c1337223ee8374903">08456</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_FULL  0x00000080  // Full</span>
<a name="l08457"></a><a class="code" href="tm4c123gh6pm_8h.html#aedfd51f7a39878ff82a136d2e3a7a5c1">08457</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_LOW   0x000000C0  // Low</span>
<a name="l08458"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f5bb88fff01f7bb9c3832de572645e4">08458</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_M     0x00000030  // Protocol</span>
<a name="l08459"></a><a class="code" href="tm4c123gh6pm_8h.html#aebcf26be664c861326721137dcf2e424">08459</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_CTRL  0x00000000  // Control</span>
<a name="l08460"></a><a class="code" href="tm4c123gh6pm_8h.html#a103996346d6963ddd712f28b4a41d565">08460</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_ISOC  0x00000010  // Isochronous</span>
<a name="l08461"></a><a class="code" href="tm4c123gh6pm_8h.html#a5df87ad82934f2b9712312e57ab4a2ce">08461</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_BULK  0x00000020  // Bulk</span>
<a name="l08462"></a><a class="code" href="tm4c123gh6pm_8h.html#a421713e80014b229934099609a883b98">08462</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_INT   0x00000030  // Interrupt</span>
<a name="l08463"></a><a class="code" href="tm4c123gh6pm_8h.html#ae73e53fa393a102a41ba0e71c54bb6fa">08463</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_TEP_M       0x0000000F  // Target Endpoint Number</span>
<a name="l08464"></a><a class="code" href="tm4c123gh6pm_8h.html#a742f12e05187c082846e8e3f99b4dcea">08464</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXTYPE7_TEP_S       0</span>
<a name="l08465"></a>08465 <span class="preprocessor"></span>
<a name="l08466"></a>08466 <span class="comment">//*****************************************************************************</span>
<a name="l08467"></a>08467 <span class="comment">//</span>
<a name="l08468"></a>08468 <span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL7</span>
<a name="l08469"></a>08469 <span class="comment">// register.</span>
<a name="l08470"></a>08470 <span class="comment">//</span>
<a name="l08471"></a>08471 <span class="comment">//*****************************************************************************</span>
<a name="l08472"></a><a class="code" href="tm4c123gh6pm_8h.html#a180648309f3f6ad489ce5f6e4d93d5e0">08472</a> <span class="preprocessor">#define USB_RXINTERVAL7_TXPOLL_M                                              \</span>
<a name="l08473"></a>08473 <span class="preprocessor">                                0x000000FF  // RX Polling</span>
<a name="l08474"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e34f8ecb295aa91b642b6dbd4911f7f">08474</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL7_NAKLMT_M                                              \</span>
<a name="l08475"></a>08475 <span class="preprocessor">                                0x000000FF  // NAK Limit</span>
<a name="l08476"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4e1ec7e1aef4c5f5d84b4f2bfe12f97">08476</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL7_NAKLMT_S                                              \</span>
<a name="l08477"></a>08477 <span class="preprocessor">                                0</span>
<a name="l08478"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3df91ebca59102de1d445bd1c307d27">08478</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RXINTERVAL7_TXPOLL_S                                              \</span>
<a name="l08479"></a>08479 <span class="preprocessor">                                0</span>
<a name="l08480"></a>08480 <span class="preprocessor"></span>
<a name="l08481"></a>08481 <span class="comment">//*****************************************************************************</span>
<a name="l08482"></a>08482 <span class="comment">//</span>
<a name="l08483"></a>08483 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT1</span>
<a name="l08484"></a>08484 <span class="comment">// register.</span>
<a name="l08485"></a>08485 <span class="comment">//</span>
<a name="l08486"></a>08486 <span class="comment">//*****************************************************************************</span>
<a name="l08487"></a><a class="code" href="tm4c123gh6pm_8h.html#ac210cc26fe40fba5246840dceb9b7f82">08487</a> <span class="preprocessor">#define USB_RQPKTCOUNT1_M       0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08488"></a><a class="code" href="tm4c123gh6pm_8h.html#a97c1717a56afb996f284a5d7220a01b3">08488</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT1_S       0</span>
<a name="l08489"></a>08489 <span class="preprocessor"></span>
<a name="l08490"></a>08490 <span class="comment">//*****************************************************************************</span>
<a name="l08491"></a>08491 <span class="comment">//</span>
<a name="l08492"></a>08492 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT2</span>
<a name="l08493"></a>08493 <span class="comment">// register.</span>
<a name="l08494"></a>08494 <span class="comment">//</span>
<a name="l08495"></a>08495 <span class="comment">//*****************************************************************************</span>
<a name="l08496"></a><a class="code" href="tm4c123gh6pm_8h.html#ac881898d8054184251e38562a6030c9f">08496</a> <span class="preprocessor">#define USB_RQPKTCOUNT2_M       0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08497"></a><a class="code" href="tm4c123gh6pm_8h.html#a86f8fb15305703445c37630a87cb57b4">08497</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT2_S       0</span>
<a name="l08498"></a>08498 <span class="preprocessor"></span>
<a name="l08499"></a>08499 <span class="comment">//*****************************************************************************</span>
<a name="l08500"></a>08500 <span class="comment">//</span>
<a name="l08501"></a>08501 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT3</span>
<a name="l08502"></a>08502 <span class="comment">// register.</span>
<a name="l08503"></a>08503 <span class="comment">//</span>
<a name="l08504"></a>08504 <span class="comment">//*****************************************************************************</span>
<a name="l08505"></a><a class="code" href="tm4c123gh6pm_8h.html#afd1e7d8211e6e4a34c20ba77d295e67b">08505</a> <span class="preprocessor">#define USB_RQPKTCOUNT3_M       0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08506"></a><a class="code" href="tm4c123gh6pm_8h.html#adc6b0402c442d1edd77a055fc9d9b3c8">08506</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT3_S       0</span>
<a name="l08507"></a>08507 <span class="preprocessor"></span>
<a name="l08508"></a>08508 <span class="comment">//*****************************************************************************</span>
<a name="l08509"></a>08509 <span class="comment">//</span>
<a name="l08510"></a>08510 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT4</span>
<a name="l08511"></a>08511 <span class="comment">// register.</span>
<a name="l08512"></a>08512 <span class="comment">//</span>
<a name="l08513"></a>08513 <span class="comment">//*****************************************************************************</span>
<a name="l08514"></a><a class="code" href="tm4c123gh6pm_8h.html#abd7820ea9938694a7ca61555b377c937">08514</a> <span class="preprocessor">#define USB_RQPKTCOUNT4_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08515"></a><a class="code" href="tm4c123gh6pm_8h.html#aad559b9b39d7e7ee7453dd39b87254af">08515</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT4_COUNT_S 0</span>
<a name="l08516"></a>08516 <span class="preprocessor"></span>
<a name="l08517"></a>08517 <span class="comment">//*****************************************************************************</span>
<a name="l08518"></a>08518 <span class="comment">//</span>
<a name="l08519"></a>08519 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT5</span>
<a name="l08520"></a>08520 <span class="comment">// register.</span>
<a name="l08521"></a>08521 <span class="comment">//</span>
<a name="l08522"></a>08522 <span class="comment">//*****************************************************************************</span>
<a name="l08523"></a><a class="code" href="tm4c123gh6pm_8h.html#a7638b7ec0035363357e3d224be72d6fd">08523</a> <span class="preprocessor">#define USB_RQPKTCOUNT5_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08524"></a><a class="code" href="tm4c123gh6pm_8h.html#a253797f4abe31eae0ec113472232bd3b">08524</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT5_COUNT_S 0</span>
<a name="l08525"></a>08525 <span class="preprocessor"></span>
<a name="l08526"></a>08526 <span class="comment">//*****************************************************************************</span>
<a name="l08527"></a>08527 <span class="comment">//</span>
<a name="l08528"></a>08528 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT6</span>
<a name="l08529"></a>08529 <span class="comment">// register.</span>
<a name="l08530"></a>08530 <span class="comment">//</span>
<a name="l08531"></a>08531 <span class="comment">//*****************************************************************************</span>
<a name="l08532"></a><a class="code" href="tm4c123gh6pm_8h.html#aab6c7700fe36a45ea205ce349e402a65">08532</a> <span class="preprocessor">#define USB_RQPKTCOUNT6_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08533"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a43c4006b8f8250fc65cb678c9d2691">08533</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT6_COUNT_S 0</span>
<a name="l08534"></a>08534 <span class="preprocessor"></span>
<a name="l08535"></a>08535 <span class="comment">//*****************************************************************************</span>
<a name="l08536"></a>08536 <span class="comment">//</span>
<a name="l08537"></a>08537 <span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT7</span>
<a name="l08538"></a>08538 <span class="comment">// register.</span>
<a name="l08539"></a>08539 <span class="comment">//</span>
<a name="l08540"></a>08540 <span class="comment">//*****************************************************************************</span>
<a name="l08541"></a><a class="code" href="tm4c123gh6pm_8h.html#a63865a87def2da306356087a3b57dcc3">08541</a> <span class="preprocessor">#define USB_RQPKTCOUNT7_COUNT_M 0x0000FFFF  // Block Transfer Packet Count</span>
<a name="l08542"></a><a class="code" href="tm4c123gh6pm_8h.html#a84c817df4cfa3bf4a614ca47d7b7392f">08542</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_RQPKTCOUNT7_COUNT_S 0</span>
<a name="l08543"></a>08543 <span class="preprocessor"></span>
<a name="l08544"></a>08544 <span class="comment">//*****************************************************************************</span>
<a name="l08545"></a>08545 <span class="comment">//</span>
<a name="l08546"></a>08546 <span class="comment">// The following are defines for the bit fields in the USB_O_RXDPKTBUFDIS</span>
<a name="l08547"></a>08547 <span class="comment">// register.</span>
<a name="l08548"></a>08548 <span class="comment">//</span>
<a name="l08549"></a>08549 <span class="comment">//*****************************************************************************</span>
<a name="l08550"></a><a class="code" href="tm4c123gh6pm_8h.html#a601c96d071e9dc5d757de5f75cd830d1">08550</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP7    0x00000080  // EP7 RX Double-Packet Buffer</span>
<a name="l08551"></a>08551 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08552"></a><a class="code" href="tm4c123gh6pm_8h.html#a528172396467204344886ec084feef2a">08552</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP6    0x00000040  // EP6 RX Double-Packet Buffer</span>
<a name="l08553"></a>08553 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08554"></a><a class="code" href="tm4c123gh6pm_8h.html#a266fca9dd5498cf0f6b217388b6f5f82">08554</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP5    0x00000020  // EP5 RX Double-Packet Buffer</span>
<a name="l08555"></a>08555 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08556"></a><a class="code" href="tm4c123gh6pm_8h.html#a80f83b00c2cd92f085d5fa2111ea0cce">08556</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP4    0x00000010  // EP4 RX Double-Packet Buffer</span>
<a name="l08557"></a>08557 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08558"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7e601d7d8e14b8a44f1b36fb201e252">08558</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP3    0x00000008  // EP3 RX Double-Packet Buffer</span>
<a name="l08559"></a>08559 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08560"></a><a class="code" href="tm4c123gh6pm_8h.html#adc0f069f199769c14a0fdb4fcede86f8">08560</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP2    0x00000004  // EP2 RX Double-Packet Buffer</span>
<a name="l08561"></a>08561 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08562"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6bbb80f8ed1eb7f9e213d4bf30f60ee">08562</a> <span class="preprocessor">#define USB_RXDPKTBUFDIS_EP1    0x00000002  // EP1 RX Double-Packet Buffer</span>
<a name="l08563"></a>08563 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08564"></a>08564 
<a name="l08565"></a>08565 <span class="comment">//*****************************************************************************</span>
<a name="l08566"></a>08566 <span class="comment">//</span>
<a name="l08567"></a>08567 <span class="comment">// The following are defines for the bit fields in the USB_O_TXDPKTBUFDIS</span>
<a name="l08568"></a>08568 <span class="comment">// register.</span>
<a name="l08569"></a>08569 <span class="comment">//</span>
<a name="l08570"></a>08570 <span class="comment">//*****************************************************************************</span>
<a name="l08571"></a><a class="code" href="tm4c123gh6pm_8h.html#a0eeb9e1d32d92124d161f974a4613a4f">08571</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP7    0x00000080  // EP7 TX Double-Packet Buffer</span>
<a name="l08572"></a>08572 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08573"></a><a class="code" href="tm4c123gh6pm_8h.html#af773f5b6bb88cd02ca58a4aa67349034">08573</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP6    0x00000040  // EP6 TX Double-Packet Buffer</span>
<a name="l08574"></a>08574 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08575"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d3a19cd6b6b9b8fb223eb24a78dc959">08575</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP5    0x00000020  // EP5 TX Double-Packet Buffer</span>
<a name="l08576"></a>08576 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08577"></a><a class="code" href="tm4c123gh6pm_8h.html#a808e3b14a1b7df02f4b177ebeec1399d">08577</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP4    0x00000010  // EP4 TX Double-Packet Buffer</span>
<a name="l08578"></a>08578 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08579"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c5e3521d016cf79a9643e8832847c8f">08579</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP3    0x00000008  // EP3 TX Double-Packet Buffer</span>
<a name="l08580"></a>08580 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08581"></a><a class="code" href="tm4c123gh6pm_8h.html#a462e77efbca2d957a6455161482c033e">08581</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP2    0x00000004  // EP2 TX Double-Packet Buffer</span>
<a name="l08582"></a>08582 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08583"></a><a class="code" href="tm4c123gh6pm_8h.html#ab58652541ad18a4e92daa64db8b8fe8f">08583</a> <span class="preprocessor">#define USB_TXDPKTBUFDIS_EP1    0x00000002  // EP1 TX Double-Packet Buffer</span>
<a name="l08584"></a>08584 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l08585"></a>08585 
<a name="l08586"></a>08586 <span class="comment">//*****************************************************************************</span>
<a name="l08587"></a>08587 <span class="comment">//</span>
<a name="l08588"></a>08588 <span class="comment">// The following are defines for the bit fields in the USB_O_EPC register.</span>
<a name="l08589"></a>08589 <span class="comment">//</span>
<a name="l08590"></a>08590 <span class="comment">//*****************************************************************************</span>
<a name="l08591"></a><a class="code" href="tm4c123gh6pm_8h.html#aed171996d72a2bb546a0067e89301cef">08591</a> <span class="preprocessor">#define USB_EPC_PFLTACT_M       0x00000300  // Power Fault Action</span>
<a name="l08592"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3d35b7443d23df19ab4c3283a41d024">08592</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTACT_UNCHG   0x00000000  // Unchanged</span>
<a name="l08593"></a><a class="code" href="tm4c123gh6pm_8h.html#af5dfd38172e55f878bdc430fd73a067e">08593</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTACT_TRIS    0x00000100  // Tristate</span>
<a name="l08594"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e4a5ad44767d68149101514ef6a2c41">08594</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTACT_LOW     0x00000200  // Low</span>
<a name="l08595"></a><a class="code" href="tm4c123gh6pm_8h.html#a1eaa3c162413d11cb13d79639248c7b1">08595</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTACT_HIGH    0x00000300  // High</span>
<a name="l08596"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c680d055c02a8f8e5b5e89225db71e9">08596</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTAEN         0x00000040  // Power Fault Action Enable</span>
<a name="l08597"></a><a class="code" href="tm4c123gh6pm_8h.html#aca06e6970f593ca44a34b4657266ec71">08597</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTSEN_HIGH    0x00000020  // Power Fault Sense</span>
<a name="l08598"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c0d02d16edcc61571ec3da089f004ab">08598</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_PFLTEN          0x00000010  // Power Fault Input Enable</span>
<a name="l08599"></a><a class="code" href="tm4c123gh6pm_8h.html#ae24165a61d2fd18719e01fe9877fd3bd">08599</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_EPENDE          0x00000004  // EPEN Drive Enable</span>
<a name="l08600"></a><a class="code" href="tm4c123gh6pm_8h.html#a60fa9b6198e4b97826d9e2595922aace">08600</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_EPEN_M          0x00000003  // External Power Supply Enable</span>
<a name="l08601"></a>08601 <span class="preprocessor"></span>                                            <span class="comment">// Configuration</span>
<a name="l08602"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a9b4896256e6b3a1b9220ad468c2523">08602</a> <span class="preprocessor">#define USB_EPC_EPEN_LOW        0x00000000  // Power Enable Active Low</span>
<a name="l08603"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ac57cb22d074d18cb1047f156355549">08603</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_EPEN_HIGH       0x00000001  // Power Enable Active High</span>
<a name="l08604"></a><a class="code" href="tm4c123gh6pm_8h.html#a8607a8da99ad13ad40b7e10787cdf817">08604</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_EPC_EPEN_VBLOW      0x00000002  // Power Enable High if VBUS Low</span>
<a name="l08605"></a>08605 <span class="preprocessor"></span>                                            <span class="comment">// (OTG only)</span>
<a name="l08606"></a><a class="code" href="tm4c123gh6pm_8h.html#abb73579c01ad7ea333cf5e358907fb03">08606</a> <span class="preprocessor">#define USB_EPC_EPEN_VBHIGH     0x00000003  // Power Enable High if VBUS High</span>
<a name="l08607"></a>08607 <span class="preprocessor"></span>                                            <span class="comment">// (OTG only)</span>
<a name="l08608"></a>08608 
<a name="l08609"></a>08609 <span class="comment">//*****************************************************************************</span>
<a name="l08610"></a>08610 <span class="comment">//</span>
<a name="l08611"></a>08611 <span class="comment">// The following are defines for the bit fields in the USB_O_EPCRIS register.</span>
<a name="l08612"></a>08612 <span class="comment">//</span>
<a name="l08613"></a>08613 <span class="comment">//*****************************************************************************</span>
<a name="l08614"></a><a class="code" href="tm4c123gh6pm_8h.html#a4582af2a930f5a86401b7e26f81870fd">08614</a> <span class="preprocessor">#define USB_EPCRIS_PF           0x00000001  // USB Power Fault Interrupt Status</span>
<a name="l08615"></a>08615 <span class="preprocessor"></span>
<a name="l08616"></a>08616 <span class="comment">//*****************************************************************************</span>
<a name="l08617"></a>08617 <span class="comment">//</span>
<a name="l08618"></a>08618 <span class="comment">// The following are defines for the bit fields in the USB_O_EPCIM register.</span>
<a name="l08619"></a>08619 <span class="comment">//</span>
<a name="l08620"></a>08620 <span class="comment">//*****************************************************************************</span>
<a name="l08621"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0ba01a76c0f169310fb2819bb537220">08621</a> <span class="preprocessor">#define USB_EPCIM_PF            0x00000001  // USB Power Fault Interrupt Mask</span>
<a name="l08622"></a>08622 <span class="preprocessor"></span>
<a name="l08623"></a>08623 <span class="comment">//*****************************************************************************</span>
<a name="l08624"></a>08624 <span class="comment">//</span>
<a name="l08625"></a>08625 <span class="comment">// The following are defines for the bit fields in the USB_O_EPCISC register.</span>
<a name="l08626"></a>08626 <span class="comment">//</span>
<a name="l08627"></a>08627 <span class="comment">//*****************************************************************************</span>
<a name="l08628"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9f92c4601e8eb60b53d62c468794c50">08628</a> <span class="preprocessor">#define USB_EPCISC_PF           0x00000001  // USB Power Fault Interrupt Status</span>
<a name="l08629"></a>08629 <span class="preprocessor"></span>                                            <span class="comment">// and Clear</span>
<a name="l08630"></a>08630 
<a name="l08631"></a>08631 <span class="comment">//*****************************************************************************</span>
<a name="l08632"></a>08632 <span class="comment">//</span>
<a name="l08633"></a>08633 <span class="comment">// The following are defines for the bit fields in the USB_O_DRRIS register.</span>
<a name="l08634"></a>08634 <span class="comment">//</span>
<a name="l08635"></a>08635 <span class="comment">//*****************************************************************************</span>
<a name="l08636"></a><a class="code" href="tm4c123gh6pm_8h.html#a64968f0eaacb51f2ba574ae7691dff83">08636</a> <span class="preprocessor">#define USB_DRRIS_RESUME        0x00000001  // RESUME Interrupt Status</span>
<a name="l08637"></a>08637 <span class="preprocessor"></span>
<a name="l08638"></a>08638 <span class="comment">//*****************************************************************************</span>
<a name="l08639"></a>08639 <span class="comment">//</span>
<a name="l08640"></a>08640 <span class="comment">// The following are defines for the bit fields in the USB_O_DRIM register.</span>
<a name="l08641"></a>08641 <span class="comment">//</span>
<a name="l08642"></a>08642 <span class="comment">//*****************************************************************************</span>
<a name="l08643"></a><a class="code" href="tm4c123gh6pm_8h.html#a94d7abb9de415ca2387b3dffb10a4fe0">08643</a> <span class="preprocessor">#define USB_DRIM_RESUME         0x00000001  // RESUME Interrupt Mask</span>
<a name="l08644"></a>08644 <span class="preprocessor"></span>
<a name="l08645"></a>08645 <span class="comment">//*****************************************************************************</span>
<a name="l08646"></a>08646 <span class="comment">//</span>
<a name="l08647"></a>08647 <span class="comment">// The following are defines for the bit fields in the USB_O_DRISC register.</span>
<a name="l08648"></a>08648 <span class="comment">//</span>
<a name="l08649"></a>08649 <span class="comment">//*****************************************************************************</span>
<a name="l08650"></a><a class="code" href="tm4c123gh6pm_8h.html#acb49a37729f80d7ca8d7f9b241096522">08650</a> <span class="preprocessor">#define USB_DRISC_RESUME        0x00000001  // RESUME Interrupt Status and</span>
<a name="l08651"></a>08651 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l08652"></a>08652 
<a name="l08653"></a>08653 <span class="comment">//*****************************************************************************</span>
<a name="l08654"></a>08654 <span class="comment">//</span>
<a name="l08655"></a>08655 <span class="comment">// The following are defines for the bit fields in the USB_O_GPCS register.</span>
<a name="l08656"></a>08656 <span class="comment">//</span>
<a name="l08657"></a>08657 <span class="comment">//*****************************************************************************</span>
<a name="l08658"></a><a class="code" href="tm4c123gh6pm_8h.html#a467fa0289a46bdbcbcda85c553711814">08658</a> <span class="preprocessor">#define USB_GPCS_DEVMODOTG      0x00000002  // Enable Device Mode</span>
<a name="l08659"></a><a class="code" href="tm4c123gh6pm_8h.html#aa24a563ec3bead6428c72b6c632571a3">08659</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_GPCS_DEVMOD         0x00000001  // Device Mode</span>
<a name="l08660"></a>08660 <span class="preprocessor"></span>
<a name="l08661"></a>08661 <span class="comment">//*****************************************************************************</span>
<a name="l08662"></a>08662 <span class="comment">//</span>
<a name="l08663"></a>08663 <span class="comment">// The following are defines for the bit fields in the USB_O_VDC register.</span>
<a name="l08664"></a>08664 <span class="comment">//</span>
<a name="l08665"></a>08665 <span class="comment">//*****************************************************************************</span>
<a name="l08666"></a><a class="code" href="tm4c123gh6pm_8h.html#a209e8ade5ab3923fb71b35ce18a40a01">08666</a> <span class="preprocessor">#define USB_VDC_VBDEN           0x00000001  // VBUS Droop Enable</span>
<a name="l08667"></a>08667 <span class="preprocessor"></span>
<a name="l08668"></a>08668 <span class="comment">//*****************************************************************************</span>
<a name="l08669"></a>08669 <span class="comment">//</span>
<a name="l08670"></a>08670 <span class="comment">// The following are defines for the bit fields in the USB_O_VDCRIS register.</span>
<a name="l08671"></a>08671 <span class="comment">//</span>
<a name="l08672"></a>08672 <span class="comment">//*****************************************************************************</span>
<a name="l08673"></a><a class="code" href="tm4c123gh6pm_8h.html#acf779f7a3c4ead3d3e68eb047c27b555">08673</a> <span class="preprocessor">#define USB_VDCRIS_VD           0x00000001  // VBUS Droop Raw Interrupt Status</span>
<a name="l08674"></a>08674 <span class="preprocessor"></span>
<a name="l08675"></a>08675 <span class="comment">//*****************************************************************************</span>
<a name="l08676"></a>08676 <span class="comment">//</span>
<a name="l08677"></a>08677 <span class="comment">// The following are defines for the bit fields in the USB_O_VDCIM register.</span>
<a name="l08678"></a>08678 <span class="comment">//</span>
<a name="l08679"></a>08679 <span class="comment">//*****************************************************************************</span>
<a name="l08680"></a><a class="code" href="tm4c123gh6pm_8h.html#a97ed02fff2e575bd7866c6893c11b54e">08680</a> <span class="preprocessor">#define USB_VDCIM_VD            0x00000001  // VBUS Droop Interrupt Mask</span>
<a name="l08681"></a>08681 <span class="preprocessor"></span>
<a name="l08682"></a>08682 <span class="comment">//*****************************************************************************</span>
<a name="l08683"></a>08683 <span class="comment">//</span>
<a name="l08684"></a>08684 <span class="comment">// The following are defines for the bit fields in the USB_O_VDCISC register.</span>
<a name="l08685"></a>08685 <span class="comment">//</span>
<a name="l08686"></a>08686 <span class="comment">//*****************************************************************************</span>
<a name="l08687"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e9154c507dcec124ecafdd9c2c9b59e">08687</a> <span class="preprocessor">#define USB_VDCISC_VD           0x00000001  // VBUS Droop Interrupt Status and</span>
<a name="l08688"></a>08688 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l08689"></a>08689 
<a name="l08690"></a>08690 <span class="comment">//*****************************************************************************</span>
<a name="l08691"></a>08691 <span class="comment">//</span>
<a name="l08692"></a>08692 <span class="comment">// The following are defines for the bit fields in the USB_O_IDVRIS register.</span>
<a name="l08693"></a>08693 <span class="comment">//</span>
<a name="l08694"></a>08694 <span class="comment">//*****************************************************************************</span>
<a name="l08695"></a><a class="code" href="tm4c123gh6pm_8h.html#a64349596181f53d571a3387efbce8e21">08695</a> <span class="preprocessor">#define USB_IDVRIS_ID           0x00000001  // ID Valid Detect Raw Interrupt</span>
<a name="l08696"></a>08696 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l08697"></a>08697 
<a name="l08698"></a>08698 <span class="comment">//*****************************************************************************</span>
<a name="l08699"></a>08699 <span class="comment">//</span>
<a name="l08700"></a>08700 <span class="comment">// The following are defines for the bit fields in the USB_O_IDVIM register.</span>
<a name="l08701"></a>08701 <span class="comment">//</span>
<a name="l08702"></a>08702 <span class="comment">//*****************************************************************************</span>
<a name="l08703"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fd4d419cfbb95ce3358f6d1430efb85">08703</a> <span class="preprocessor">#define USB_IDVIM_ID            0x00000001  // ID Valid Detect Interrupt Mask</span>
<a name="l08704"></a>08704 <span class="preprocessor"></span>
<a name="l08705"></a>08705 <span class="comment">//*****************************************************************************</span>
<a name="l08706"></a>08706 <span class="comment">//</span>
<a name="l08707"></a>08707 <span class="comment">// The following are defines for the bit fields in the USB_O_IDVISC register.</span>
<a name="l08708"></a>08708 <span class="comment">//</span>
<a name="l08709"></a>08709 <span class="comment">//*****************************************************************************</span>
<a name="l08710"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4a1c9cb5b45770985dad177e9334727">08710</a> <span class="preprocessor">#define USB_IDVISC_ID           0x00000001  // ID Valid Detect Interrupt Status</span>
<a name="l08711"></a>08711 <span class="preprocessor"></span>                                            <span class="comment">// and Clear</span>
<a name="l08712"></a>08712 
<a name="l08713"></a>08713 <span class="comment">//*****************************************************************************</span>
<a name="l08714"></a>08714 <span class="comment">//</span>
<a name="l08715"></a>08715 <span class="comment">// The following are defines for the bit fields in the USB_O_DMASEL register.</span>
<a name="l08716"></a>08716 <span class="comment">//</span>
<a name="l08717"></a>08717 <span class="comment">//*****************************************************************************</span>
<a name="l08718"></a><a class="code" href="tm4c123gh6pm_8h.html#a870ce2e40c8a61213f667a125d994c45">08718</a> <span class="preprocessor">#define USB_DMASEL_DMACTX_M     0x00F00000  // DMA C TX Select</span>
<a name="l08719"></a><a class="code" href="tm4c123gh6pm_8h.html#aa98224be6592697442896de7dede53c0">08719</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMACRX_M     0x000F0000  // DMA C RX Select</span>
<a name="l08720"></a><a class="code" href="tm4c123gh6pm_8h.html#ad671498a9698ba4aed135c6064479eee">08720</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMABTX_M     0x0000F000  // DMA B TX Select</span>
<a name="l08721"></a><a class="code" href="tm4c123gh6pm_8h.html#a96ff4351207bf9455daac9d9d5741fde">08721</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMABRX_M     0x00000F00  // DMA B RX Select</span>
<a name="l08722"></a><a class="code" href="tm4c123gh6pm_8h.html#ac072ecae5e1f6bacc5e6b598cff98017">08722</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMAATX_M     0x000000F0  // DMA A TX Select</span>
<a name="l08723"></a><a class="code" href="tm4c123gh6pm_8h.html#a868ff91ded0b531dd08a5092f5eebf67">08723</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMAARX_M     0x0000000F  // DMA A RX Select</span>
<a name="l08724"></a><a class="code" href="tm4c123gh6pm_8h.html#a361a4059ca2487223cc57ddbf60dc5a2">08724</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMACTX_S     20</span>
<a name="l08725"></a><a class="code" href="tm4c123gh6pm_8h.html#aeaec95a34bcbc2ca5f7c457738d03cd0">08725</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMACRX_S     16</span>
<a name="l08726"></a><a class="code" href="tm4c123gh6pm_8h.html#a9da2c8fa813036a6273acc5d4e420da0">08726</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMABTX_S     12</span>
<a name="l08727"></a><a class="code" href="tm4c123gh6pm_8h.html#a2aedb16f4e60a5c367908d76192d0026">08727</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMABRX_S     8</span>
<a name="l08728"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c1c114c636a0eb96077f0548bd5fd8c">08728</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMAATX_S     4</span>
<a name="l08729"></a><a class="code" href="tm4c123gh6pm_8h.html#abb145fae91f0f608c0c8b58df9b15606">08729</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_DMASEL_DMAARX_S     0</span>
<a name="l08730"></a>08730 <span class="preprocessor"></span>
<a name="l08731"></a>08731 <span class="comment">//*****************************************************************************</span>
<a name="l08732"></a>08732 <span class="comment">//</span>
<a name="l08733"></a>08733 <span class="comment">// The following are defines for the bit fields in the USB_O_PP register.</span>
<a name="l08734"></a>08734 <span class="comment">//</span>
<a name="l08735"></a>08735 <span class="comment">//*****************************************************************************</span>
<a name="l08736"></a><a class="code" href="tm4c123gh6pm_8h.html#a79c31b4fe981fc7ae923dd8ab7bbeb1d">08736</a> <span class="preprocessor">#define USB_PP_ECNT_M           0x0000FF00  // Endpoint Count</span>
<a name="l08737"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1b7872c51b8c51abcf681c21ace6ff1">08737</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_USB_M            0x000000C0  // USB Capability</span>
<a name="l08738"></a><a class="code" href="tm4c123gh6pm_8h.html#a227db2fe354d138410c90000895bdb97">08738</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_USB_DEVICE       0x00000040  // DEVICE</span>
<a name="l08739"></a><a class="code" href="tm4c123gh6pm_8h.html#af9dd12fb82cbaecfa38cd76f9f7a6f30">08739</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_USB_HOSTDEVICE   0x00000080  // HOST</span>
<a name="l08740"></a><a class="code" href="tm4c123gh6pm_8h.html#a28caf357c58dc1fd14a751eb37591754">08740</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_USB_OTG          0x000000C0  // OTG</span>
<a name="l08741"></a><a class="code" href="tm4c123gh6pm_8h.html#a54656f02a50d670f35ea6fc707ce956d">08741</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_PHY              0x00000010  // PHY Present</span>
<a name="l08742"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c45bd00d8c917a15203ca46dde74089">08742</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_TYPE_M           0x0000000F  // Controller Type</span>
<a name="l08743"></a><a class="code" href="tm4c123gh6pm_8h.html#a69b53cf16254ff2d1f5523f19a26b5a2">08743</a> <span class="preprocessor"></span><span class="preprocessor">#define USB_PP_TYPE_0           0x00000000  // The first-generation USB</span>
<a name="l08744"></a>08744 <span class="preprocessor"></span>                                            <span class="comment">// controller</span>
<a name="l08745"></a><a class="code" href="tm4c123gh6pm_8h.html#addd51b34b08b85bd4baa35fc39b8dd30">08745</a> <span class="preprocessor">#define USB_PP_ECNT_S           8</span>
<a name="l08746"></a>08746 <span class="preprocessor"></span>
<a name="l08747"></a>08747 <span class="comment">//*****************************************************************************</span>
<a name="l08748"></a>08748 <span class="comment">//</span>
<a name="l08749"></a>08749 <span class="comment">// The following are defines for the bit fields in the EEPROM_EESIZE register.</span>
<a name="l08750"></a>08750 <span class="comment">//</span>
<a name="l08751"></a>08751 <span class="comment">//*****************************************************************************</span>
<a name="l08752"></a><a class="code" href="tm4c123gh6pm_8h.html#a663feac4d2005daadacdc53fbdfa2253">08752</a> <span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_M  0x07FF0000  // Number of 16-Word Blocks</span>
<a name="l08753"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3792111ac8fe88f63358f4bf5712cf8">08753</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_M 0x0000FFFF  // Number of 32-Bit Words</span>
<a name="l08754"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ab9092899e6440c15071751b870b430">08754</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_S  16</span>
<a name="l08755"></a><a class="code" href="tm4c123gh6pm_8h.html#a98743ffb2c00d868a006e272bb0fc178">08755</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_S 0</span>
<a name="l08756"></a>08756 <span class="preprocessor"></span>
<a name="l08757"></a>08757 <span class="comment">//*****************************************************************************</span>
<a name="l08758"></a>08758 <span class="comment">//</span>
<a name="l08759"></a>08759 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEBLOCK register.</span>
<a name="l08760"></a>08760 <span class="comment">//</span>
<a name="l08761"></a>08761 <span class="comment">//*****************************************************************************</span>
<a name="l08762"></a><a class="code" href="tm4c123gh6pm_8h.html#a37b10955b35058bcdceef9f7a2082db3">08762</a> <span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_M  0x0000FFFF  // Current Block</span>
<a name="l08763"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6556794ff17253149559975a2ca687e">08763</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_S  0</span>
<a name="l08764"></a>08764 <span class="preprocessor"></span>
<a name="l08765"></a>08765 <span class="comment">//*****************************************************************************</span>
<a name="l08766"></a>08766 <span class="comment">//</span>
<a name="l08767"></a>08767 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEOFFSET</span>
<a name="l08768"></a>08768 <span class="comment">// register.</span>
<a name="l08769"></a>08769 <span class="comment">//</span>
<a name="l08770"></a>08770 <span class="comment">//*****************************************************************************</span>
<a name="l08771"></a><a class="code" href="tm4c123gh6pm_8h.html#ace0ff0567cef1435b45a056b4e542491">08771</a> <span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_M                                              \</span>
<a name="l08772"></a>08772 <span class="preprocessor">                                0x0000000F  // Current Address Offset</span>
<a name="l08773"></a><a class="code" href="tm4c123gh6pm_8h.html#a3417ba5f6266438217ae202acc1756ab">08773</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_S                                              \</span>
<a name="l08774"></a>08774 <span class="preprocessor">                                0</span>
<a name="l08775"></a>08775 <span class="preprocessor"></span>
<a name="l08776"></a>08776 <span class="comment">//*****************************************************************************</span>
<a name="l08777"></a>08777 <span class="comment">//</span>
<a name="l08778"></a>08778 <span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWR register.</span>
<a name="l08779"></a>08779 <span class="comment">//</span>
<a name="l08780"></a>08780 <span class="comment">//*****************************************************************************</span>
<a name="l08781"></a><a class="code" href="tm4c123gh6pm_8h.html#a93dc80891176c228d0a2df789e5e6a73">08781</a> <span class="preprocessor">#define EEPROM_EERDWR_VALUE_M   0xFFFFFFFF  // EEPROM Read or Write Data</span>
<a name="l08782"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fbd86d2308d12608440e7ef05bf2a76">08782</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EERDWR_VALUE_S   0</span>
<a name="l08783"></a>08783 <span class="preprocessor"></span>
<a name="l08784"></a>08784 <span class="comment">//*****************************************************************************</span>
<a name="l08785"></a>08785 <span class="comment">//</span>
<a name="l08786"></a>08786 <span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWRINC</span>
<a name="l08787"></a>08787 <span class="comment">// register.</span>
<a name="l08788"></a>08788 <span class="comment">//</span>
<a name="l08789"></a>08789 <span class="comment">//*****************************************************************************</span>
<a name="l08790"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fccd12a996b4972a651a67abdde8a5c">08790</a> <span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_M                                              \</span>
<a name="l08791"></a>08791 <span class="preprocessor">                                0xFFFFFFFF  // EEPROM Read or Write Data with</span>
<a name="l08792"></a>08792 <span class="preprocessor"></span>                                            <span class="comment">// Increment</span>
<a name="l08793"></a><a class="code" href="tm4c123gh6pm_8h.html#a3faccfb758302b39ce647cfb490a4f15">08793</a> <span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_S                                              \</span>
<a name="l08794"></a>08794 <span class="preprocessor">                                0</span>
<a name="l08795"></a>08795 <span class="preprocessor"></span>
<a name="l08796"></a>08796 <span class="comment">//*****************************************************************************</span>
<a name="l08797"></a>08797 <span class="comment">//</span>
<a name="l08798"></a>08798 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEDONE register.</span>
<a name="l08799"></a>08799 <span class="comment">//</span>
<a name="l08800"></a>08800 <span class="comment">//*****************************************************************************</span>
<a name="l08801"></a><a class="code" href="tm4c123gh6pm_8h.html#a2891b46bf21897624f6315edc8f88833">08801</a> <span class="preprocessor">#define EEPROM_EEDONE_WRBUSY    0x00000020  // Write Busy</span>
<a name="l08802"></a><a class="code" href="tm4c123gh6pm_8h.html#ae98fae28219cb2d9291bf8718db12fab">08802</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDONE_NOPERM    0x00000010  // Write Without Permission</span>
<a name="l08803"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e9641af775ad6b0e5d4633ef84b4546">08803</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDONE_WKCOPY    0x00000008  // Working on a Copy</span>
<a name="l08804"></a><a class="code" href="tm4c123gh6pm_8h.html#ab07d8cebb72a753bd10008a4de5ff4e3">08804</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDONE_WKERASE   0x00000004  // Working on an Erase</span>
<a name="l08805"></a><a class="code" href="tm4c123gh6pm_8h.html#a40b99bf5800a50f4d57c55f247a2d6ab">08805</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDONE_WORKING   0x00000001  // EEPROM Working</span>
<a name="l08806"></a>08806 <span class="preprocessor"></span>
<a name="l08807"></a>08807 <span class="comment">//*****************************************************************************</span>
<a name="l08808"></a>08808 <span class="comment">//</span>
<a name="l08809"></a>08809 <span class="comment">// The following are defines for the bit fields in the EEPROM_EESUPP register.</span>
<a name="l08810"></a>08810 <span class="comment">//</span>
<a name="l08811"></a>08811 <span class="comment">//*****************************************************************************</span>
<a name="l08812"></a><a class="code" href="tm4c123gh6pm_8h.html#a60174e6e964ffdf48aaa4340f93d1f23">08812</a> <span class="preprocessor">#define EEPROM_EESUPP_PRETRY    0x00000008  // Programming Must Be Retried</span>
<a name="l08813"></a><a class="code" href="tm4c123gh6pm_8h.html#a866e2d7e70bec5bff5d62c49a5808cce">08813</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EESUPP_ERETRY    0x00000004  // Erase Must Be Retried</span>
<a name="l08814"></a>08814 <span class="preprocessor"></span>
<a name="l08815"></a>08815 <span class="comment">//*****************************************************************************</span>
<a name="l08816"></a>08816 <span class="comment">//</span>
<a name="l08817"></a>08817 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEUNLOCK</span>
<a name="l08818"></a>08818 <span class="comment">// register.</span>
<a name="l08819"></a>08819 <span class="comment">//</span>
<a name="l08820"></a>08820 <span class="comment">//*****************************************************************************</span>
<a name="l08821"></a><a class="code" href="tm4c123gh6pm_8h.html#a48cf963db6ba152ff342053cc83450b6">08821</a> <span class="preprocessor">#define EEPROM_EEUNLOCK_UNLOCK_M                                              \</span>
<a name="l08822"></a>08822 <span class="preprocessor">                                0xFFFFFFFF  // EEPROM Unlock</span>
<a name="l08823"></a>08823 <span class="preprocessor"></span>
<a name="l08824"></a>08824 <span class="comment">//*****************************************************************************</span>
<a name="l08825"></a>08825 <span class="comment">//</span>
<a name="l08826"></a>08826 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEPROT register.</span>
<a name="l08827"></a>08827 <span class="comment">//</span>
<a name="l08828"></a>08828 <span class="comment">//*****************************************************************************</span>
<a name="l08829"></a><a class="code" href="tm4c123gh6pm_8h.html#ace9bae7d90927db7c4dc7f3bb0fc0ea3">08829</a> <span class="preprocessor">#define EEPROM_EEPROT_ACC       0x00000008  // Access Control</span>
<a name="l08830"></a><a class="code" href="tm4c123gh6pm_8h.html#a7bd2b3df96049c31f84b2626dec8ac25">08830</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPROT_PROT_M    0x00000007  // Protection Control</span>
<a name="l08831"></a><a class="code" href="tm4c123gh6pm_8h.html#a417d20d3ed3ef174322ea28e4ee1687f">08831</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPROT_PROT_RWNPW                                              \</span>
<a name="l08832"></a>08832 <span class="preprocessor">                                0x00000000  // This setting is the default. If</span>
<a name="l08833"></a>08833 <span class="preprocessor"></span>                                            <span class="comment">// there is no password, the block</span>
<a name="l08834"></a>08834                                             <span class="comment">// is not protected and is readable</span>
<a name="l08835"></a>08835                                             <span class="comment">// and writable</span>
<a name="l08836"></a><a class="code" href="tm4c123gh6pm_8h.html#a94d030ac699f626f334843c0de49805d">08836</a> <span class="preprocessor">#define EEPROM_EEPROT_PROT_RWPW 0x00000001  // If there is a password, the</span>
<a name="l08837"></a>08837 <span class="preprocessor"></span>                                            <span class="comment">// block is readable or writable</span>
<a name="l08838"></a>08838                                             <span class="comment">// only when unlocked</span>
<a name="l08839"></a><a class="code" href="tm4c123gh6pm_8h.html#a6eccc068921a2ecd4b1bb9b1ded2298e">08839</a> <span class="preprocessor">#define EEPROM_EEPROT_PROT_RONPW                                              \</span>
<a name="l08840"></a>08840 <span class="preprocessor">                                0x00000002  // If there is no password, the</span>
<a name="l08841"></a>08841 <span class="preprocessor"></span>                                            <span class="comment">// block is readable, not writable</span>
<a name="l08842"></a>08842 
<a name="l08843"></a>08843 <span class="comment">//*****************************************************************************</span>
<a name="l08844"></a>08844 <span class="comment">//</span>
<a name="l08845"></a>08845 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS0 register.</span>
<a name="l08846"></a>08846 <span class="comment">//</span>
<a name="l08847"></a>08847 <span class="comment">//*****************************************************************************</span>
<a name="l08848"></a><a class="code" href="tm4c123gh6pm_8h.html#af58706427c3debdeb72b7e0ed1dfe308">08848</a> <span class="preprocessor">#define EEPROM_EEPASS0_PASS_M   0xFFFFFFFF  // Password</span>
<a name="l08849"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2259ea0fb407606cbafa0de712f6760">08849</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPASS0_PASS_S   0</span>
<a name="l08850"></a>08850 <span class="preprocessor"></span>
<a name="l08851"></a>08851 <span class="comment">//*****************************************************************************</span>
<a name="l08852"></a>08852 <span class="comment">//</span>
<a name="l08853"></a>08853 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS1 register.</span>
<a name="l08854"></a>08854 <span class="comment">//</span>
<a name="l08855"></a>08855 <span class="comment">//*****************************************************************************</span>
<a name="l08856"></a><a class="code" href="tm4c123gh6pm_8h.html#ac726a80c5dcdb502141d8c08c246808c">08856</a> <span class="preprocessor">#define EEPROM_EEPASS1_PASS_M   0xFFFFFFFF  // Password</span>
<a name="l08857"></a><a class="code" href="tm4c123gh6pm_8h.html#a01cff4d070bc6c14c552ceab0fa5089b">08857</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPASS1_PASS_S   0</span>
<a name="l08858"></a>08858 <span class="preprocessor"></span>
<a name="l08859"></a>08859 <span class="comment">//*****************************************************************************</span>
<a name="l08860"></a>08860 <span class="comment">//</span>
<a name="l08861"></a>08861 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS2 register.</span>
<a name="l08862"></a>08862 <span class="comment">//</span>
<a name="l08863"></a>08863 <span class="comment">//*****************************************************************************</span>
<a name="l08864"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b37340d0f350b9b86b9694a945766c8">08864</a> <span class="preprocessor">#define EEPROM_EEPASS2_PASS_M   0xFFFFFFFF  // Password</span>
<a name="l08865"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1115af180f5187d02d473e58f19b332">08865</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEPASS2_PASS_S   0</span>
<a name="l08866"></a>08866 <span class="preprocessor"></span>
<a name="l08867"></a>08867 <span class="comment">//*****************************************************************************</span>
<a name="l08868"></a>08868 <span class="comment">//</span>
<a name="l08869"></a>08869 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEINT register.</span>
<a name="l08870"></a>08870 <span class="comment">//</span>
<a name="l08871"></a>08871 <span class="comment">//*****************************************************************************</span>
<a name="l08872"></a><a class="code" href="tm4c123gh6pm_8h.html#a054e7559d0e161f9b981c7b1b66ef25c">08872</a> <span class="preprocessor">#define EEPROM_EEINT_INT        0x00000001  // Interrupt Enable</span>
<a name="l08873"></a>08873 <span class="preprocessor"></span>
<a name="l08874"></a>08874 <span class="comment">//*****************************************************************************</span>
<a name="l08875"></a>08875 <span class="comment">//</span>
<a name="l08876"></a>08876 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEHIDE register.</span>
<a name="l08877"></a>08877 <span class="comment">//</span>
<a name="l08878"></a>08878 <span class="comment">//*****************************************************************************</span>
<a name="l08879"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d85c686b3550f5bc65d3dadeb08f209">08879</a> <span class="preprocessor">#define EEPROM_EEHIDE_HN_M      0xFFFFFFFE  // Hide Block</span>
<a name="l08880"></a>08880 <span class="preprocessor"></span>
<a name="l08881"></a>08881 <span class="comment">//*****************************************************************************</span>
<a name="l08882"></a>08882 <span class="comment">//</span>
<a name="l08883"></a>08883 <span class="comment">// The following are defines for the bit fields in the EEPROM_EEDBGME register.</span>
<a name="l08884"></a>08884 <span class="comment">//</span>
<a name="l08885"></a>08885 <span class="comment">//*****************************************************************************</span>
<a name="l08886"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1b9adb4518acc5e7ec1e942154b91ba">08886</a> <span class="preprocessor">#define EEPROM_EEDBGME_KEY_M    0xFFFF0000  // Erase Key</span>
<a name="l08887"></a><a class="code" href="tm4c123gh6pm_8h.html#a339c5327396ca02e4be1ab337e7b65cd">08887</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDBGME_ME       0x00000001  // Mass Erase</span>
<a name="l08888"></a><a class="code" href="tm4c123gh6pm_8h.html#ac69d2d5e1040e7ca0ba79929a1b0d2dc">08888</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_EEDBGME_KEY_S    16</span>
<a name="l08889"></a>08889 <span class="preprocessor"></span>
<a name="l08890"></a>08890 <span class="comment">//*****************************************************************************</span>
<a name="l08891"></a>08891 <span class="comment">//</span>
<a name="l08892"></a>08892 <span class="comment">// The following are defines for the bit fields in the EEPROM_PP register.</span>
<a name="l08893"></a>08893 <span class="comment">//</span>
<a name="l08894"></a>08894 <span class="comment">//*****************************************************************************</span>
<a name="l08895"></a><a class="code" href="tm4c123gh6pm_8h.html#ad606a34b1bed4e1397fbfd089de8cb06">08895</a> <span class="preprocessor">#define EEPROM_PP_SIZE_M        0x0000001F  // EEPROM Size</span>
<a name="l08896"></a><a class="code" href="tm4c123gh6pm_8h.html#ac94660d349f8bf0646cf7a564be51c9a">08896</a> <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_PP_SIZE_S        0</span>
<a name="l08897"></a>08897 <span class="preprocessor"></span>
<a name="l08898"></a>08898 <span class="comment">//*****************************************************************************</span>
<a name="l08899"></a>08899 <span class="comment">//</span>
<a name="l08900"></a>08900 <span class="comment">// The following are defines for the bit fields in the SYSEXC_RIS register.</span>
<a name="l08901"></a>08901 <span class="comment">//</span>
<a name="l08902"></a>08902 <span class="comment">//*****************************************************************************</span>
<a name="l08903"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e7031b8b354e1e4782f059dccadc201">08903</a> <span class="preprocessor">#define SYSEXC_RIS_FPIXCRIS     0x00000020  // Floating-Point Inexact Exception</span>
<a name="l08904"></a>08904 <span class="preprocessor"></span>                                            <span class="comment">// Raw Interrupt Status</span>
<a name="l08905"></a><a class="code" href="tm4c123gh6pm_8h.html#a8aa789585949e068827eae1ac0a23327">08905</a> <span class="preprocessor">#define SYSEXC_RIS_FPOFCRIS     0x00000010  // Floating-Point Overflow</span>
<a name="l08906"></a>08906 <span class="preprocessor"></span>                                            <span class="comment">// Exception Raw Interrupt Status</span>
<a name="l08907"></a><a class="code" href="tm4c123gh6pm_8h.html#a41a64aab7d733d1923aa65ad59d147de">08907</a> <span class="preprocessor">#define SYSEXC_RIS_FPUFCRIS     0x00000008  // Floating-Point Underflow</span>
<a name="l08908"></a>08908 <span class="preprocessor"></span>                                            <span class="comment">// Exception Raw Interrupt Status</span>
<a name="l08909"></a><a class="code" href="tm4c123gh6pm_8h.html#ac57844aa400e06792bed3a2ff7909eee">08909</a> <span class="preprocessor">#define SYSEXC_RIS_FPIOCRIS     0x00000004  // Floating-Point Invalid Operation</span>
<a name="l08910"></a>08910 <span class="preprocessor"></span>                                            <span class="comment">// Raw Interrupt Status</span>
<a name="l08911"></a><a class="code" href="tm4c123gh6pm_8h.html#a49cf3081df85f795c24ed3027c30186a">08911</a> <span class="preprocessor">#define SYSEXC_RIS_FPDZCRIS     0x00000002  // Floating-Point Divide By 0</span>
<a name="l08912"></a>08912 <span class="preprocessor"></span>                                            <span class="comment">// Exception Raw Interrupt Status</span>
<a name="l08913"></a><a class="code" href="tm4c123gh6pm_8h.html#a54ea3aecea30b374fc424be595f24af4">08913</a> <span class="preprocessor">#define SYSEXC_RIS_FPIDCRIS     0x00000001  // Floating-Point Input Denormal</span>
<a name="l08914"></a>08914 <span class="preprocessor"></span>                                            <span class="comment">// Exception Raw Interrupt Status</span>
<a name="l08915"></a>08915 
<a name="l08916"></a>08916 <span class="comment">//*****************************************************************************</span>
<a name="l08917"></a>08917 <span class="comment">//</span>
<a name="l08918"></a>08918 <span class="comment">// The following are defines for the bit fields in the SYSEXC_IM register.</span>
<a name="l08919"></a>08919 <span class="comment">//</span>
<a name="l08920"></a>08920 <span class="comment">//*****************************************************************************</span>
<a name="l08921"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a877587718c81e400b70fd133643eb2">08921</a> <span class="preprocessor">#define SYSEXC_IM_FPIXCIM       0x00000020  // Floating-Point Inexact Exception</span>
<a name="l08922"></a>08922 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l08923"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e6bc29bed7e07d25ad580b8342b7999">08923</a> <span class="preprocessor">#define SYSEXC_IM_FPOFCIM       0x00000010  // Floating-Point Overflow</span>
<a name="l08924"></a>08924 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Mask</span>
<a name="l08925"></a><a class="code" href="tm4c123gh6pm_8h.html#a91f6cf527824cef4e5cf96b1362aa640">08925</a> <span class="preprocessor">#define SYSEXC_IM_FPUFCIM       0x00000008  // Floating-Point Underflow</span>
<a name="l08926"></a>08926 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Mask</span>
<a name="l08927"></a><a class="code" href="tm4c123gh6pm_8h.html#aff3553480dda70f183e4695d1127f5d3">08927</a> <span class="preprocessor">#define SYSEXC_IM_FPIOCIM       0x00000004  // Floating-Point Invalid Operation</span>
<a name="l08928"></a>08928 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l08929"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ea1b2d644706e91f81a575466468e96">08929</a> <span class="preprocessor">#define SYSEXC_IM_FPDZCIM       0x00000002  // Floating-Point Divide By 0</span>
<a name="l08930"></a>08930 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Mask</span>
<a name="l08931"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0b25d3d0c8b1970621d0a9b57cfe959">08931</a> <span class="preprocessor">#define SYSEXC_IM_FPIDCIM       0x00000001  // Floating-Point Input Denormal</span>
<a name="l08932"></a>08932 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Mask</span>
<a name="l08933"></a>08933 
<a name="l08934"></a>08934 <span class="comment">//*****************************************************************************</span>
<a name="l08935"></a>08935 <span class="comment">//</span>
<a name="l08936"></a>08936 <span class="comment">// The following are defines for the bit fields in the SYSEXC_MIS register.</span>
<a name="l08937"></a>08937 <span class="comment">//</span>
<a name="l08938"></a>08938 <span class="comment">//*****************************************************************************</span>
<a name="l08939"></a><a class="code" href="tm4c123gh6pm_8h.html#a37e96a74bf7ebedecf06e5ab21b56fa5">08939</a> <span class="preprocessor">#define SYSEXC_MIS_FPIXCMIS     0x00000020  // Floating-Point Inexact Exception</span>
<a name="l08940"></a>08940 <span class="preprocessor"></span>                                            <span class="comment">// Masked Interrupt Status</span>
<a name="l08941"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4a0367cfc4ee7593f005cd486a52ef8">08941</a> <span class="preprocessor">#define SYSEXC_MIS_FPOFCMIS     0x00000010  // Floating-Point Overflow</span>
<a name="l08942"></a>08942 <span class="preprocessor"></span>                                            <span class="comment">// Exception Masked Interrupt</span>
<a name="l08943"></a>08943                                             <span class="comment">// Status</span>
<a name="l08944"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3d35ad744a12d396b62922e25a7f6ca">08944</a> <span class="preprocessor">#define SYSEXC_MIS_FPUFCMIS     0x00000008  // Floating-Point Underflow</span>
<a name="l08945"></a>08945 <span class="preprocessor"></span>                                            <span class="comment">// Exception Masked Interrupt</span>
<a name="l08946"></a>08946                                             <span class="comment">// Status</span>
<a name="l08947"></a><a class="code" href="tm4c123gh6pm_8h.html#af33a4b12f21485ab79238a296d93e856">08947</a> <span class="preprocessor">#define SYSEXC_MIS_FPIOCMIS     0x00000004  // Floating-Point Invalid Operation</span>
<a name="l08948"></a>08948 <span class="preprocessor"></span>                                            <span class="comment">// Masked Interrupt Status</span>
<a name="l08949"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f2d1b3bd06ef6e2b38404180884f44b">08949</a> <span class="preprocessor">#define SYSEXC_MIS_FPDZCMIS     0x00000002  // Floating-Point Divide By 0</span>
<a name="l08950"></a>08950 <span class="preprocessor"></span>                                            <span class="comment">// Exception Masked Interrupt</span>
<a name="l08951"></a>08951                                             <span class="comment">// Status</span>
<a name="l08952"></a><a class="code" href="tm4c123gh6pm_8h.html#a6154e133b2cefd7044fdd36acea484ce">08952</a> <span class="preprocessor">#define SYSEXC_MIS_FPIDCMIS     0x00000001  // Floating-Point Input Denormal</span>
<a name="l08953"></a>08953 <span class="preprocessor"></span>                                            <span class="comment">// Exception Masked Interrupt</span>
<a name="l08954"></a>08954                                             <span class="comment">// Status</span>
<a name="l08955"></a>08955 
<a name="l08956"></a>08956 <span class="comment">//*****************************************************************************</span>
<a name="l08957"></a>08957 <span class="comment">//</span>
<a name="l08958"></a>08958 <span class="comment">// The following are defines for the bit fields in the SYSEXC_IC register.</span>
<a name="l08959"></a>08959 <span class="comment">//</span>
<a name="l08960"></a>08960 <span class="comment">//*****************************************************************************</span>
<a name="l08961"></a><a class="code" href="tm4c123gh6pm_8h.html#ae06455b7a7645cc66b3707ae7312f6fc">08961</a> <span class="preprocessor">#define SYSEXC_IC_FPIXCIC       0x00000020  // Floating-Point Inexact Exception</span>
<a name="l08962"></a>08962 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l08963"></a><a class="code" href="tm4c123gh6pm_8h.html#ac68dcc51ad24a03e9a77357da5bfd9bf">08963</a> <span class="preprocessor">#define SYSEXC_IC_FPOFCIC       0x00000010  // Floating-Point Overflow</span>
<a name="l08964"></a>08964 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Clear</span>
<a name="l08965"></a><a class="code" href="tm4c123gh6pm_8h.html#add44cc9bee7dd9edabfa1e24e107ea6f">08965</a> <span class="preprocessor">#define SYSEXC_IC_FPUFCIC       0x00000008  // Floating-Point Underflow</span>
<a name="l08966"></a>08966 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Clear</span>
<a name="l08967"></a><a class="code" href="tm4c123gh6pm_8h.html#a71e9bc38257f174161a66478bcef4aca">08967</a> <span class="preprocessor">#define SYSEXC_IC_FPIOCIC       0x00000004  // Floating-Point Invalid Operation</span>
<a name="l08968"></a>08968 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Clear</span>
<a name="l08969"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2972c605014aaed02643aa5ebdce9e9">08969</a> <span class="preprocessor">#define SYSEXC_IC_FPDZCIC       0x00000002  // Floating-Point Divide By 0</span>
<a name="l08970"></a>08970 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Clear</span>
<a name="l08971"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8d3faafdd89608946889a8daae6c54b">08971</a> <span class="preprocessor">#define SYSEXC_IC_FPIDCIC       0x00000001  // Floating-Point Input Denormal</span>
<a name="l08972"></a>08972 <span class="preprocessor"></span>                                            <span class="comment">// Exception Interrupt Clear</span>
<a name="l08973"></a>08973 
<a name="l08974"></a>08974 <span class="comment">//*****************************************************************************</span>
<a name="l08975"></a>08975 <span class="comment">//</span>
<a name="l08976"></a>08976 <span class="comment">// The following are defines for the bit fields in the HIB_RTCC register.</span>
<a name="l08977"></a>08977 <span class="comment">//</span>
<a name="l08978"></a>08978 <span class="comment">//*****************************************************************************</span>
<a name="l08979"></a><a class="code" href="tm4c123gh6pm_8h.html#abf0d4dfb2645386117fc37f95ce544ff">08979</a> <span class="preprocessor">#define HIB_RTCC_M              0xFFFFFFFF  // RTC Counter</span>
<a name="l08980"></a><a class="code" href="tm4c123gh6pm_8h.html#a8db8f88ce498feb11defc5099cc97930">08980</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCC_S              0</span>
<a name="l08981"></a>08981 <span class="preprocessor"></span>
<a name="l08982"></a>08982 <span class="comment">//*****************************************************************************</span>
<a name="l08983"></a>08983 <span class="comment">//</span>
<a name="l08984"></a>08984 <span class="comment">// The following are defines for the bit fields in the HIB_RTCM0 register.</span>
<a name="l08985"></a>08985 <span class="comment">//</span>
<a name="l08986"></a>08986 <span class="comment">//*****************************************************************************</span>
<a name="l08987"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fee153663a462e493271d85e86ffaa3">08987</a> <span class="preprocessor">#define HIB_RTCM0_M             0xFFFFFFFF  // RTC Match 0</span>
<a name="l08988"></a><a class="code" href="tm4c123gh6pm_8h.html#a92d69915f7f90c7ea0e5cfd04f216202">08988</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCM0_S             0</span>
<a name="l08989"></a>08989 <span class="preprocessor"></span>
<a name="l08990"></a>08990 <span class="comment">//*****************************************************************************</span>
<a name="l08991"></a>08991 <span class="comment">//</span>
<a name="l08992"></a>08992 <span class="comment">// The following are defines for the bit fields in the HIB_RTCLD register.</span>
<a name="l08993"></a>08993 <span class="comment">//</span>
<a name="l08994"></a>08994 <span class="comment">//*****************************************************************************</span>
<a name="l08995"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ca146e64ab793adbca0f92a70a4e06a">08995</a> <span class="preprocessor">#define HIB_RTCLD_M             0xFFFFFFFF  // RTC Load</span>
<a name="l08996"></a><a class="code" href="tm4c123gh6pm_8h.html#a28e2953f7f95ef3a874d992e292bf043">08996</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCLD_S             0</span>
<a name="l08997"></a>08997 <span class="preprocessor"></span>
<a name="l08998"></a>08998 <span class="comment">//*****************************************************************************</span>
<a name="l08999"></a>08999 <span class="comment">//</span>
<a name="l09000"></a>09000 <span class="comment">// The following are defines for the bit fields in the HIB_CTL register.</span>
<a name="l09001"></a>09001 <span class="comment">//</span>
<a name="l09002"></a>09002 <span class="comment">//*****************************************************************************</span>
<a name="l09003"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c49e46b1954c1cff00b6332317e5025">09003</a> <span class="preprocessor">#define HIB_CTL_WRC             0x80000000  // Write Complete/Capable</span>
<a name="l09004"></a><a class="code" href="tm4c123gh6pm_8h.html#a36a40e9e73502b90450267255b53d20d">09004</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_OSCDRV          0x00020000  // Oscillator Drive Capability</span>
<a name="l09005"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e6a20d13bcb526191c629520c2d1b90">09005</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_OSCBYP          0x00010000  // Oscillator Bypass</span>
<a name="l09006"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c02fcc9e48a99fcfb99ec671ba8a7b3">09006</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_VBATSEL_M       0x00006000  // Select for Low-Battery</span>
<a name="l09007"></a>09007 <span class="preprocessor"></span>                                            <span class="comment">// Comparator</span>
<a name="l09008"></a><a class="code" href="tm4c123gh6pm_8h.html#a49221b619ecfaea194e228de31b60380">09008</a> <span class="preprocessor">#define HIB_CTL_VBATSEL_1_9V    0x00000000  // 1.9 Volts</span>
<a name="l09009"></a><a class="code" href="tm4c123gh6pm_8h.html#aac7ddb63e3aedd7986f4bf890ae78db3">09009</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_VBATSEL_2_1V    0x00002000  // 2.1 Volts (default)</span>
<a name="l09010"></a><a class="code" href="tm4c123gh6pm_8h.html#a48d2289252a83c605c41d4406fb6299a">09010</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_VBATSEL_2_3V    0x00004000  // 2.3 Volts</span>
<a name="l09011"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d20bd8b6687180a6d6f0dd0606d6b8e">09011</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_VBATSEL_2_5V    0x00006000  // 2.5 Volts</span>
<a name="l09012"></a><a class="code" href="tm4c123gh6pm_8h.html#a68aecd0e3644788e2c046e95b42ca1b6">09012</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_BATCHK          0x00000400  // Check Battery Status</span>
<a name="l09013"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a32c692aa86b641cfe4d46d5095c569">09013</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_BATWKEN         0x00000200  // Wake on Low Battery</span>
<a name="l09014"></a><a class="code" href="tm4c123gh6pm_8h.html#acee9eab87b2bc6c61eeb1367e575a5f0">09014</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_VDD3ON          0x00000100  // VDD Powered</span>
<a name="l09015"></a><a class="code" href="tm4c123gh6pm_8h.html#a7edc33841545c5e9a806811aef6336ec">09015</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_VABORT          0x00000080  // Power Cut Abort Enable</span>
<a name="l09016"></a><a class="code" href="tm4c123gh6pm_8h.html#a389a116460787f9e251e4a5bbbe5478a">09016</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_CLK32EN         0x00000040  // Clocking Enable</span>
<a name="l09017"></a><a class="code" href="tm4c123gh6pm_8h.html#abfc80b3664a581e32beb337da088a784">09017</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_PINWEN          0x00000010  // External Wake Pin Enable</span>
<a name="l09018"></a><a class="code" href="tm4c123gh6pm_8h.html#a506295272e647cee680ec8ae3f78b916">09018</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_RTCWEN          0x00000008  // RTC Wake-up Enable</span>
<a name="l09019"></a><a class="code" href="tm4c123gh6pm_8h.html#a19c01a0bb333aee45c343e682d52b17e">09019</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_HIBREQ          0x00000002  // Hibernation Request</span>
<a name="l09020"></a><a class="code" href="tm4c123gh6pm_8h.html#a151ee0f4b57deab25eea1ec0bc441f10">09020</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_CTL_RTCEN           0x00000001  // RTC Timer Enable</span>
<a name="l09021"></a>09021 <span class="preprocessor"></span>
<a name="l09022"></a>09022 <span class="comment">//*****************************************************************************</span>
<a name="l09023"></a>09023 <span class="comment">//</span>
<a name="l09024"></a>09024 <span class="comment">// The following are defines for the bit fields in the HIB_IM register.</span>
<a name="l09025"></a>09025 <span class="comment">//</span>
<a name="l09026"></a>09026 <span class="comment">//*****************************************************************************</span>
<a name="l09027"></a><a class="code" href="tm4c123gh6pm_8h.html#a9be53fade7ea8b4120e1d0375cce3dcf">09027</a> <span class="preprocessor">#define HIB_IM_WC               0x00000010  // External Write Complete/Capable</span>
<a name="l09028"></a>09028 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l09029"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a5348c9700a495d3ce842065bbf3c03">09029</a> <span class="preprocessor">#define HIB_IM_EXTW             0x00000008  // External Wake-Up Interrupt Mask</span>
<a name="l09030"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f179d1fc536a903056cf0b1d6193656">09030</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_IM_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span>
<a name="l09031"></a>09031 <span class="preprocessor"></span>                                            <span class="comment">// Mask</span>
<a name="l09032"></a><a class="code" href="tm4c123gh6pm_8h.html#ac860f5ffa4bbb8c2aad78e26e31b7dbe">09032</a> <span class="preprocessor">#define HIB_IM_RTCALT0          0x00000001  // RTC Alert 0 Interrupt Mask</span>
<a name="l09033"></a>09033 <span class="preprocessor"></span>
<a name="l09034"></a>09034 <span class="comment">//*****************************************************************************</span>
<a name="l09035"></a>09035 <span class="comment">//</span>
<a name="l09036"></a>09036 <span class="comment">// The following are defines for the bit fields in the HIB_RIS register.</span>
<a name="l09037"></a>09037 <span class="comment">//</span>
<a name="l09038"></a>09038 <span class="comment">//*****************************************************************************</span>
<a name="l09039"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4fbcb1b11e0152276fae2bf72e1adc7">09039</a> <span class="preprocessor">#define HIB_RIS_WC              0x00000010  // Write Complete/Capable Raw</span>
<a name="l09040"></a>09040 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09041"></a><a class="code" href="tm4c123gh6pm_8h.html#a2e7bd1033f53f9974d01b80e85e6a62b">09041</a> <span class="preprocessor">#define HIB_RIS_EXTW            0x00000008  // External Wake-Up Raw Interrupt</span>
<a name="l09042"></a>09042 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09043"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ae80bd3fdec7d8b9b7fc45ccf0ac60b">09043</a> <span class="preprocessor">#define HIB_RIS_LOWBAT          0x00000004  // Low Battery Voltage Raw</span>
<a name="l09044"></a>09044 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09045"></a><a class="code" href="tm4c123gh6pm_8h.html#a339e29023b3098b76698f5a4b36d9b2c">09045</a> <span class="preprocessor">#define HIB_RIS_RTCALT0         0x00000001  // RTC Alert 0 Raw Interrupt Status</span>
<a name="l09046"></a>09046 <span class="preprocessor"></span>
<a name="l09047"></a>09047 <span class="comment">//*****************************************************************************</span>
<a name="l09048"></a>09048 <span class="comment">//</span>
<a name="l09049"></a>09049 <span class="comment">// The following are defines for the bit fields in the HIB_MIS register.</span>
<a name="l09050"></a>09050 <span class="comment">//</span>
<a name="l09051"></a>09051 <span class="comment">//*****************************************************************************</span>
<a name="l09052"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d4b8d0f1d8bbac5c8793f986ee51108">09052</a> <span class="preprocessor">#define HIB_MIS_WC              0x00000010  // Write Complete/Capable Masked</span>
<a name="l09053"></a>09053 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09054"></a><a class="code" href="tm4c123gh6pm_8h.html#a7508450bd7ac78026a6f2457c46ef0fb">09054</a> <span class="preprocessor">#define HIB_MIS_EXTW            0x00000008  // External Wake-Up Masked</span>
<a name="l09055"></a>09055 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09056"></a><a class="code" href="tm4c123gh6pm_8h.html#a18b109f31add40dc48699da47f52447c">09056</a> <span class="preprocessor">#define HIB_MIS_LOWBAT          0x00000004  // Low Battery Voltage Masked</span>
<a name="l09057"></a>09057 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09058"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8aa3cac13ddc54d281a28e3a1eb4155">09058</a> <span class="preprocessor">#define HIB_MIS_RTCALT0         0x00000001  // RTC Alert 0 Masked Interrupt</span>
<a name="l09059"></a>09059 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09060"></a>09060 
<a name="l09061"></a>09061 <span class="comment">//*****************************************************************************</span>
<a name="l09062"></a>09062 <span class="comment">//</span>
<a name="l09063"></a>09063 <span class="comment">// The following are defines for the bit fields in the HIB_IC register.</span>
<a name="l09064"></a>09064 <span class="comment">//</span>
<a name="l09065"></a>09065 <span class="comment">//*****************************************************************************</span>
<a name="l09066"></a><a class="code" href="tm4c123gh6pm_8h.html#a76a50c2d951f26d157ca0e52a54960c2">09066</a> <span class="preprocessor">#define HIB_IC_WC               0x00000010  // Write Complete/Capable Interrupt</span>
<a name="l09067"></a>09067 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l09068"></a><a class="code" href="tm4c123gh6pm_8h.html#abc145e1ea496a1e40762b7709589426e">09068</a> <span class="preprocessor">#define HIB_IC_EXTW             0x00000008  // External Wake-Up Interrupt Clear</span>
<a name="l09069"></a><a class="code" href="tm4c123gh6pm_8h.html#a449c3f3b696e60e2d18c23016bfd9342">09069</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_IC_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span>
<a name="l09070"></a>09070 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l09071"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6ac685f8d22742c21cf46d3b49ed1f7">09071</a> <span class="preprocessor">#define HIB_IC_RTCALT0          0x00000001  // RTC Alert0 Masked Interrupt</span>
<a name="l09072"></a>09072 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l09073"></a>09073 
<a name="l09074"></a>09074 <span class="comment">//*****************************************************************************</span>
<a name="l09075"></a>09075 <span class="comment">//</span>
<a name="l09076"></a>09076 <span class="comment">// The following are defines for the bit fields in the HIB_RTCT register.</span>
<a name="l09077"></a>09077 <span class="comment">//</span>
<a name="l09078"></a>09078 <span class="comment">//*****************************************************************************</span>
<a name="l09079"></a><a class="code" href="tm4c123gh6pm_8h.html#af16748b79165040f312f17865656c7a6">09079</a> <span class="preprocessor">#define HIB_RTCT_TRIM_M         0x0000FFFF  // RTC Trim Value</span>
<a name="l09080"></a><a class="code" href="tm4c123gh6pm_8h.html#a9894869d67e729b79c3f930c254da311">09080</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCT_TRIM_S         0</span>
<a name="l09081"></a>09081 <span class="preprocessor"></span>
<a name="l09082"></a>09082 <span class="comment">//*****************************************************************************</span>
<a name="l09083"></a>09083 <span class="comment">//</span>
<a name="l09084"></a>09084 <span class="comment">// The following are defines for the bit fields in the HIB_RTCSS register.</span>
<a name="l09085"></a>09085 <span class="comment">//</span>
<a name="l09086"></a>09086 <span class="comment">//*****************************************************************************</span>
<a name="l09087"></a><a class="code" href="tm4c123gh6pm_8h.html#a3286809cff9f948810b69a3c44b912f4">09087</a> <span class="preprocessor">#define HIB_RTCSS_RTCSSM_M      0x7FFF0000  // RTC Sub Seconds Match</span>
<a name="l09088"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3118db236965e8b9031de78f44b92f4">09088</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCSS_RTCSSC_M      0x00007FFF  // RTC Sub Seconds Count</span>
<a name="l09089"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fa1023eafd3f7767e4d769018b06a4d">09089</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCSS_RTCSSM_S      16</span>
<a name="l09090"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b7d11c05c2005626d6ea471b90ee64e">09090</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_RTCSS_RTCSSC_S      0</span>
<a name="l09091"></a>09091 <span class="preprocessor"></span>
<a name="l09092"></a>09092 <span class="comment">//*****************************************************************************</span>
<a name="l09093"></a>09093 <span class="comment">//</span>
<a name="l09094"></a>09094 <span class="comment">// The following are defines for the bit fields in the HIB_DATA register.</span>
<a name="l09095"></a>09095 <span class="comment">//</span>
<a name="l09096"></a>09096 <span class="comment">//*****************************************************************************</span>
<a name="l09097"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a7aca69c08a30303a97495f0ba71554">09097</a> <span class="preprocessor">#define HIB_DATA_RTD_M          0xFFFFFFFF  // Hibernation Module NV Data</span>
<a name="l09098"></a><a class="code" href="tm4c123gh6pm_8h.html#a4bba7e38cccf2eca23aa15bdc03cac05">09098</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_DATA_RTD_S          0</span>
<a name="l09099"></a>09099 <span class="preprocessor"></span>
<a name="l09100"></a>09100 <span class="comment">//*****************************************************************************</span>
<a name="l09101"></a>09101 <span class="comment">//</span>
<a name="l09102"></a>09102 <span class="comment">// The following are defines for the bit fields in the FLASH_FMA register.</span>
<a name="l09103"></a>09103 <span class="comment">//</span>
<a name="l09104"></a>09104 <span class="comment">//*****************************************************************************</span>
<a name="l09105"></a><a class="code" href="tm4c123gh6pm_8h.html#ad336a0ec160d3146e7e20054ba60e5b1">09105</a> <span class="preprocessor">#define FLASH_FMA_OFFSET_M      0x0003FFFF  // Address Offset</span>
<a name="l09106"></a><a class="code" href="tm4c123gh6pm_8h.html#a458329cf018b54b24df85e6de7937c74">09106</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMA_OFFSET_S      0</span>
<a name="l09107"></a>09107 <span class="preprocessor"></span>
<a name="l09108"></a>09108 <span class="comment">//*****************************************************************************</span>
<a name="l09109"></a>09109 <span class="comment">//</span>
<a name="l09110"></a>09110 <span class="comment">// The following are defines for the bit fields in the FLASH_FMD register.</span>
<a name="l09111"></a>09111 <span class="comment">//</span>
<a name="l09112"></a>09112 <span class="comment">//*****************************************************************************</span>
<a name="l09113"></a><a class="code" href="tm4c123gh6pm_8h.html#a012da7995efe1cf42568997b4b5eef63">09113</a> <span class="preprocessor">#define FLASH_FMD_DATA_M        0xFFFFFFFF  // Data Value</span>
<a name="l09114"></a><a class="code" href="tm4c123gh6pm_8h.html#a42a9077338767b0f5e1a803a4832f4d6">09114</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMD_DATA_S        0</span>
<a name="l09115"></a>09115 <span class="preprocessor"></span>
<a name="l09116"></a>09116 <span class="comment">//*****************************************************************************</span>
<a name="l09117"></a>09117 <span class="comment">//</span>
<a name="l09118"></a>09118 <span class="comment">// The following are defines for the bit fields in the FLASH_FMC register.</span>
<a name="l09119"></a>09119 <span class="comment">//</span>
<a name="l09120"></a>09120 <span class="comment">//*****************************************************************************</span>
<a name="l09121"></a><a class="code" href="tm4c123gh6pm_8h.html#ad459e0bf007541fd064f4a6f85651ede">09121</a> <span class="preprocessor">#define FLASH_FMC_WRKEY         0xA4420000  // FLASH write key</span>
<a name="l09122"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c7c67a4856820820fe1843e2507774f">09122</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMC_COMT          0x00000008  // Commit Register Value</span>
<a name="l09123"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4dc76dfc9af2c46696e6515a2e3c7d2">09123</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMC_MERASE        0x00000004  // Mass Erase Flash Memory</span>
<a name="l09124"></a><a class="code" href="tm4c123gh6pm_8h.html#a4467d81c06e58e0058ba9bd7ce9a1fa8">09124</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMC_ERASE         0x00000002  // Erase a Page of Flash Memory</span>
<a name="l09125"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb6812b38d327b9b27dc6634b38d1c14">09125</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FMC_WRITE         0x00000001  // Write a Word into Flash Memory</span>
<a name="l09126"></a>09126 <span class="preprocessor"></span>
<a name="l09127"></a>09127 <span class="comment">//*****************************************************************************</span>
<a name="l09128"></a>09128 <span class="comment">//</span>
<a name="l09129"></a>09129 <span class="comment">// The following are defines for the bit fields in the FLASH_FCRIS register.</span>
<a name="l09130"></a>09130 <span class="comment">//</span>
<a name="l09131"></a>09131 <span class="comment">//*****************************************************************************</span>
<a name="l09132"></a><a class="code" href="tm4c123gh6pm_8h.html#ad40d08bc39c563b2a51a41379d760dcc">09132</a> <span class="preprocessor">#define FLASH_FCRIS_PROGRIS     0x00002000  // Program Verify Error Raw</span>
<a name="l09133"></a>09133 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09134"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ed8621b4617b19532f18e0e4b63a19f">09134</a> <span class="preprocessor">#define FLASH_FCRIS_ERRIS       0x00000800  // Erase Verify Error Raw Interrupt</span>
<a name="l09135"></a>09135 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09136"></a><a class="code" href="tm4c123gh6pm_8h.html#aa5ee1b730a711807d68624ceeb0cfd9d">09136</a> <span class="preprocessor">#define FLASH_FCRIS_INVDRIS     0x00000400  // Invalid Data Raw Interrupt</span>
<a name="l09137"></a>09137 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09138"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d083252492ed45f95e8d7fc351319ad">09138</a> <span class="preprocessor">#define FLASH_FCRIS_VOLTRIS     0x00000200  // Pump Voltage Raw Interrupt</span>
<a name="l09139"></a>09139 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09140"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ee4460b7907fe849327591c5d618e1d">09140</a> <span class="preprocessor">#define FLASH_FCRIS_ERIS        0x00000004  // EEPROM Raw Interrupt Status</span>
<a name="l09141"></a><a class="code" href="tm4c123gh6pm_8h.html#a51eb3d35354f631f347c43831565ed4f">09141</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCRIS_PRIS        0x00000002  // Programming Raw Interrupt Status</span>
<a name="l09142"></a><a class="code" href="tm4c123gh6pm_8h.html#a09d50b5c6779f705a495c165914d1bd1">09142</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCRIS_ARIS        0x00000001  // Access Raw Interrupt Status</span>
<a name="l09143"></a>09143 <span class="preprocessor"></span>
<a name="l09144"></a>09144 <span class="comment">//*****************************************************************************</span>
<a name="l09145"></a>09145 <span class="comment">//</span>
<a name="l09146"></a>09146 <span class="comment">// The following are defines for the bit fields in the FLASH_FCIM register.</span>
<a name="l09147"></a>09147 <span class="comment">//</span>
<a name="l09148"></a>09148 <span class="comment">//*****************************************************************************</span>
<a name="l09149"></a><a class="code" href="tm4c123gh6pm_8h.html#a54b69e7e24651a792c58b4845681604b">09149</a> <span class="preprocessor">#define FLASH_FCIM_PROGMASK     0x00002000  // PROGVER Interrupt Mask</span>
<a name="l09150"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cb62b82bd53c2a8e3ec6dd3ecce6fe2">09150</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_ERMASK       0x00000800  // ERVER Interrupt Mask</span>
<a name="l09151"></a><a class="code" href="tm4c123gh6pm_8h.html#a58693959b2b34ab82db4ee4ec6b71eeb">09151</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_INVDMASK     0x00000400  // Invalid Data Interrupt Mask</span>
<a name="l09152"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9cfae37e8b34f32a066e75fed22d31a">09152</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_VOLTMASK     0x00000200  // VOLT Interrupt Mask</span>
<a name="l09153"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3468f1e5833ca39ee65557e26247793">09153</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_EMASK        0x00000004  // EEPROM Interrupt Mask</span>
<a name="l09154"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d823b71d9fc04180cd3d25b4d336fb8">09154</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_PMASK        0x00000002  // Programming Interrupt Mask</span>
<a name="l09155"></a><a class="code" href="tm4c123gh6pm_8h.html#a71bc3960bba1199cd4d6a1b79252fa24">09155</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FCIM_AMASK        0x00000001  // Access Interrupt Mask</span>
<a name="l09156"></a>09156 <span class="preprocessor"></span>
<a name="l09157"></a>09157 <span class="comment">//*****************************************************************************</span>
<a name="l09158"></a>09158 <span class="comment">//</span>
<a name="l09159"></a>09159 <span class="comment">// The following are defines for the bit fields in the FLASH_FCMISC register.</span>
<a name="l09160"></a>09160 <span class="comment">//</span>
<a name="l09161"></a>09161 <span class="comment">//*****************************************************************************</span>
<a name="l09162"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3caebbaeb5be18fda4cff44199bf928">09162</a> <span class="preprocessor">#define FLASH_FCMISC_PROGMISC   0x00002000  // PROGVER Masked Interrupt Status</span>
<a name="l09163"></a>09163 <span class="preprocessor"></span>                                            <span class="comment">// and Clear</span>
<a name="l09164"></a><a class="code" href="tm4c123gh6pm_8h.html#a5971da07bbccd52896cffe0cf9d00c42">09164</a> <span class="preprocessor">#define FLASH_FCMISC_ERMISC     0x00000800  // ERVER Masked Interrupt Status</span>
<a name="l09165"></a>09165 <span class="preprocessor"></span>                                            <span class="comment">// and Clear</span>
<a name="l09166"></a><a class="code" href="tm4c123gh6pm_8h.html#add6b9efaed181828f6d85c2f0359895f">09166</a> <span class="preprocessor">#define FLASH_FCMISC_INVDMISC   0x00000400  // Invalid Data Masked Interrupt</span>
<a name="l09167"></a>09167 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l09168"></a><a class="code" href="tm4c123gh6pm_8h.html#a221dab551cd1c8c2c20b52597d3490ae">09168</a> <span class="preprocessor">#define FLASH_FCMISC_VOLTMISC   0x00000200  // VOLT Masked Interrupt Status and</span>
<a name="l09169"></a>09169 <span class="preprocessor"></span>                                            <span class="comment">// Clear</span>
<a name="l09170"></a><a class="code" href="tm4c123gh6pm_8h.html#a97794cd0fa78643646464d09b4352abc">09170</a> <span class="preprocessor">#define FLASH_FCMISC_EMISC      0x00000004  // EEPROM Masked Interrupt Status</span>
<a name="l09171"></a>09171 <span class="preprocessor"></span>                                            <span class="comment">// and Clear</span>
<a name="l09172"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2b3d29b15019a56c3f688bfd6022008">09172</a> <span class="preprocessor">#define FLASH_FCMISC_PMISC      0x00000002  // Programming Masked Interrupt</span>
<a name="l09173"></a>09173 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l09174"></a><a class="code" href="tm4c123gh6pm_8h.html#ad93ec424487167f9ff9e603c5b7bbea3">09174</a> <span class="preprocessor">#define FLASH_FCMISC_AMISC      0x00000001  // Access Masked Interrupt Status</span>
<a name="l09175"></a>09175 <span class="preprocessor"></span>                                            <span class="comment">// and Clear</span>
<a name="l09176"></a>09176 
<a name="l09177"></a>09177 <span class="comment">//*****************************************************************************</span>
<a name="l09178"></a>09178 <span class="comment">//</span>
<a name="l09179"></a>09179 <span class="comment">// The following are defines for the bit fields in the FLASH_FMC2 register.</span>
<a name="l09180"></a>09180 <span class="comment">//</span>
<a name="l09181"></a>09181 <span class="comment">//*****************************************************************************</span>
<a name="l09182"></a><a class="code" href="tm4c123gh6pm_8h.html#a3420da5261a77ac75ff954616425cc25">09182</a> <span class="preprocessor">#define FLASH_FMC2_WRBUF        0x00000001  // Buffered Flash Memory Write</span>
<a name="l09183"></a>09183 <span class="preprocessor"></span>
<a name="l09184"></a>09184 <span class="comment">//*****************************************************************************</span>
<a name="l09185"></a>09185 <span class="comment">//</span>
<a name="l09186"></a>09186 <span class="comment">// The following are defines for the bit fields in the FLASH_FWBVAL register.</span>
<a name="l09187"></a>09187 <span class="comment">//</span>
<a name="l09188"></a>09188 <span class="comment">//*****************************************************************************</span>
<a name="l09189"></a><a class="code" href="tm4c123gh6pm_8h.html#a32f2a230bb2e86387af6f76faa175b82">09189</a> <span class="preprocessor">#define FLASH_FWBVAL_FWB_M      0xFFFFFFFF  // Flash Memory Write Buffer</span>
<a name="l09190"></a>09190 <span class="preprocessor"></span>
<a name="l09191"></a>09191 <span class="comment">//*****************************************************************************</span>
<a name="l09192"></a>09192 <span class="comment">//</span>
<a name="l09193"></a>09193 <span class="comment">// The following are defines for the bit fields in the FLASH_FWBN register.</span>
<a name="l09194"></a>09194 <span class="comment">//</span>
<a name="l09195"></a>09195 <span class="comment">//*****************************************************************************</span>
<a name="l09196"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5f6c7474415c0ff0ed927e8e696e072">09196</a> <span class="preprocessor">#define FLASH_FWBN_DATA_M       0xFFFFFFFF  // Data</span>
<a name="l09197"></a>09197 <span class="preprocessor"></span>
<a name="l09198"></a>09198 <span class="comment">//*****************************************************************************</span>
<a name="l09199"></a>09199 <span class="comment">//</span>
<a name="l09200"></a>09200 <span class="comment">// The following are defines for the bit fields in the FLASH_FSIZE register.</span>
<a name="l09201"></a>09201 <span class="comment">//</span>
<a name="l09202"></a>09202 <span class="comment">//*****************************************************************************</span>
<a name="l09203"></a><a class="code" href="tm4c123gh6pm_8h.html#a711a81d71e0ec6aa3065d5471874214e">09203</a> <span class="preprocessor">#define FLASH_FSIZE_SIZE_M      0x0000FFFF  // Flash Size</span>
<a name="l09204"></a><a class="code" href="tm4c123gh6pm_8h.html#a6bec2c000618f27a9a05bce00204ede8">09204</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_FSIZE_SIZE_256KB  0x0000007F  // 256 KB of Flash</span>
<a name="l09205"></a>09205 <span class="preprocessor"></span>
<a name="l09206"></a>09206 <span class="comment">//*****************************************************************************</span>
<a name="l09207"></a>09207 <span class="comment">//</span>
<a name="l09208"></a>09208 <span class="comment">// The following are defines for the bit fields in the FLASH_SSIZE register.</span>
<a name="l09209"></a>09209 <span class="comment">//</span>
<a name="l09210"></a>09210 <span class="comment">//*****************************************************************************</span>
<a name="l09211"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d174376f88683f6e19c486db03a5577">09211</a> <span class="preprocessor">#define FLASH_SSIZE_SIZE_M      0x0000FFFF  // SRAM Size</span>
<a name="l09212"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0e94d6b2e533df21201bce078ef321b">09212</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_SSIZE_SIZE_32KB   0x0000007F  // 32 KB of SRAM</span>
<a name="l09213"></a>09213 <span class="preprocessor"></span>
<a name="l09214"></a>09214 <span class="comment">//*****************************************************************************</span>
<a name="l09215"></a>09215 <span class="comment">//</span>
<a name="l09216"></a>09216 <span class="comment">// The following are defines for the bit fields in the FLASH_ROMSWMAP register.</span>
<a name="l09217"></a>09217 <span class="comment">//</span>
<a name="l09218"></a>09218 <span class="comment">//*****************************************************************************</span>
<a name="l09219"></a><a class="code" href="tm4c123gh6pm_8h.html#a387b53ea086a0b9092a028b98c0f8c77">09219</a> <span class="preprocessor">#define FLASH_ROMSWMAP_SAFERTOS 0x00000001  // SafeRTOS Present</span>
<a name="l09220"></a>09220 <span class="preprocessor"></span>
<a name="l09221"></a>09221 <span class="comment">//*****************************************************************************</span>
<a name="l09222"></a>09222 <span class="comment">//</span>
<a name="l09223"></a>09223 <span class="comment">// The following are defines for the bit fields in the FLASH_RMCTL register.</span>
<a name="l09224"></a>09224 <span class="comment">//</span>
<a name="l09225"></a>09225 <span class="comment">//*****************************************************************************</span>
<a name="l09226"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4e5ddb1b820b4f88363d8b12155dc74">09226</a> <span class="preprocessor">#define FLASH_RMCTL_BA          0x00000001  // Boot Alias</span>
<a name="l09227"></a>09227 <span class="preprocessor"></span>
<a name="l09228"></a>09228 <span class="comment">//*****************************************************************************</span>
<a name="l09229"></a>09229 <span class="comment">//</span>
<a name="l09230"></a>09230 <span class="comment">// The following are defines for the bit fields in the FLASH_BOOTCFG register.</span>
<a name="l09231"></a>09231 <span class="comment">//</span>
<a name="l09232"></a>09232 <span class="comment">//*****************************************************************************</span>
<a name="l09233"></a><a class="code" href="tm4c123gh6pm_8h.html#a97918ab88183c8929228ad2d40d129a4">09233</a> <span class="preprocessor">#define FLASH_BOOTCFG_NW        0x80000000  // Not Written</span>
<a name="l09234"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fd3ce4c4a7d5a168d9fe2167ffd3dea">09234</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_M    0x0000E000  // Boot GPIO Port</span>
<a name="l09235"></a><a class="code" href="tm4c123gh6pm_8h.html#aed8c102bac3b489b17af1e81349ba9aa">09235</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_A    0x00000000  // Port A</span>
<a name="l09236"></a><a class="code" href="tm4c123gh6pm_8h.html#ac19c5b11cb497714da293ab3b21e7e7f">09236</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_B    0x00002000  // Port B</span>
<a name="l09237"></a><a class="code" href="tm4c123gh6pm_8h.html#a4787a468d130159dabf61e64e98f9997">09237</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_C    0x00004000  // Port C</span>
<a name="l09238"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5c2152cd87629cf1035bb7e9a6f2385">09238</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_D    0x00006000  // Port D</span>
<a name="l09239"></a><a class="code" href="tm4c123gh6pm_8h.html#a94796a0e7006b13dd166f997855f9b95">09239</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_E    0x00008000  // Port E</span>
<a name="l09240"></a><a class="code" href="tm4c123gh6pm_8h.html#a27e752dc37601ddfca28fad367a693d6">09240</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_F    0x0000A000  // Port F</span>
<a name="l09241"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f9c6e9ef7501214ccced85f0ccfc146">09241</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_G    0x0000C000  // Port G</span>
<a name="l09242"></a><a class="code" href="tm4c123gh6pm_8h.html#a66fe589ca08e500a0088fed960e8922d">09242</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_H    0x0000E000  // Port H</span>
<a name="l09243"></a><a class="code" href="tm4c123gh6pm_8h.html#afb433b5477e763ce2b230d6bfd34596a">09243</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_M     0x00001C00  // Boot GPIO Pin</span>
<a name="l09244"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f070d7df5e74de4a9b28c251d31b2d8">09244</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_0     0x00000000  // Pin 0</span>
<a name="l09245"></a><a class="code" href="tm4c123gh6pm_8h.html#a4371fc7f3851b647364114021d786cf8">09245</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_1     0x00000400  // Pin 1</span>
<a name="l09246"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b19f741cd3974620751400525adf3ac">09246</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_2     0x00000800  // Pin 2</span>
<a name="l09247"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f0518c36d59f34129b52ae0b85d3fba">09247</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_3     0x00000C00  // Pin 3</span>
<a name="l09248"></a><a class="code" href="tm4c123gh6pm_8h.html#a1bb17c23ac5fda371f8e094f73e45312">09248</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_4     0x00001000  // Pin 4</span>
<a name="l09249"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a4669f093b335fb19e574f0e763d2dd">09249</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_5     0x00001400  // Pin 5</span>
<a name="l09250"></a><a class="code" href="tm4c123gh6pm_8h.html#a10d01e2cf5c58ea935cce09060468a19">09250</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_6     0x00001800  // Pin 6</span>
<a name="l09251"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a36bd83a3c83cef500ccf226928e48f">09251</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_7     0x00001C00  // Pin 7</span>
<a name="l09252"></a><a class="code" href="tm4c123gh6pm_8h.html#ac384e9806780188e756756e39a3ca464">09252</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_POL       0x00000200  // Boot GPIO Polarity</span>
<a name="l09253"></a><a class="code" href="tm4c123gh6pm_8h.html#a50728a9c53fe4950e0e7b7d960d33a9d">09253</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_EN        0x00000100  // Boot GPIO Enable</span>
<a name="l09254"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b1648b162642fd3108b38f35090ceeb">09254</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_KEY       0x00000010  // KEY Select</span>
<a name="l09255"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c6e985ea83b7b2ca6490bc8c09f6dd5">09255</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_DBG1      0x00000002  // Debug Control 1</span>
<a name="l09256"></a><a class="code" href="tm4c123gh6pm_8h.html#adba8abcddd058345e849ceb1d7e88397">09256</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_BOOTCFG_DBG0      0x00000001  // Debug Control 0</span>
<a name="l09257"></a>09257 <span class="preprocessor"></span>
<a name="l09258"></a>09258 <span class="comment">//*****************************************************************************</span>
<a name="l09259"></a>09259 <span class="comment">//</span>
<a name="l09260"></a>09260 <span class="comment">// The following are defines for the bit fields in the FLASH_USERREG0 register.</span>
<a name="l09261"></a>09261 <span class="comment">//</span>
<a name="l09262"></a>09262 <span class="comment">//*****************************************************************************</span>
<a name="l09263"></a><a class="code" href="tm4c123gh6pm_8h.html#a59fd4932d79a762691eb019638d0c534">09263</a> <span class="preprocessor">#define FLASH_USERREG0_DATA_M   0xFFFFFFFF  // User Data</span>
<a name="l09264"></a><a class="code" href="tm4c123gh6pm_8h.html#a43271842ba7036e4019f1f18dd975c9f">09264</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG0_DATA_S   0</span>
<a name="l09265"></a>09265 <span class="preprocessor"></span>
<a name="l09266"></a>09266 <span class="comment">//*****************************************************************************</span>
<a name="l09267"></a>09267 <span class="comment">//</span>
<a name="l09268"></a>09268 <span class="comment">// The following are defines for the bit fields in the FLASH_USERREG1 register.</span>
<a name="l09269"></a>09269 <span class="comment">//</span>
<a name="l09270"></a>09270 <span class="comment">//*****************************************************************************</span>
<a name="l09271"></a><a class="code" href="tm4c123gh6pm_8h.html#a03f1e4af83da644daf98110a7841b440">09271</a> <span class="preprocessor">#define FLASH_USERREG1_DATA_M   0xFFFFFFFF  // User Data</span>
<a name="l09272"></a><a class="code" href="tm4c123gh6pm_8h.html#a77a1cf727685fed344ca8118369862a7">09272</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG1_DATA_S   0</span>
<a name="l09273"></a>09273 <span class="preprocessor"></span>
<a name="l09274"></a>09274 <span class="comment">//*****************************************************************************</span>
<a name="l09275"></a>09275 <span class="comment">//</span>
<a name="l09276"></a>09276 <span class="comment">// The following are defines for the bit fields in the FLASH_USERREG2 register.</span>
<a name="l09277"></a>09277 <span class="comment">//</span>
<a name="l09278"></a>09278 <span class="comment">//*****************************************************************************</span>
<a name="l09279"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d8f265ff4eed5915ab83af9064284a4">09279</a> <span class="preprocessor">#define FLASH_USERREG2_DATA_M   0xFFFFFFFF  // User Data</span>
<a name="l09280"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6353726804099424b0fc36b28db3d51">09280</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG2_DATA_S   0</span>
<a name="l09281"></a>09281 <span class="preprocessor"></span>
<a name="l09282"></a>09282 <span class="comment">//*****************************************************************************</span>
<a name="l09283"></a>09283 <span class="comment">//</span>
<a name="l09284"></a>09284 <span class="comment">// The following are defines for the bit fields in the FLASH_USERREG3 register.</span>
<a name="l09285"></a>09285 <span class="comment">//</span>
<a name="l09286"></a>09286 <span class="comment">//*****************************************************************************</span>
<a name="l09287"></a><a class="code" href="tm4c123gh6pm_8h.html#ae210af4ed4464d29a987f449537f3a82">09287</a> <span class="preprocessor">#define FLASH_USERREG3_DATA_M   0xFFFFFFFF  // User Data</span>
<a name="l09288"></a><a class="code" href="tm4c123gh6pm_8h.html#a31f8527b70807a1f3671423cf80567cb">09288</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_USERREG3_DATA_S   0</span>
<a name="l09289"></a>09289 <span class="preprocessor"></span>
<a name="l09290"></a>09290 <span class="comment">//*****************************************************************************</span>
<a name="l09291"></a>09291 <span class="comment">//</span>
<a name="l09292"></a>09292 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span>
<a name="l09293"></a>09293 <span class="comment">//</span>
<a name="l09294"></a>09294 <span class="comment">//*****************************************************************************</span>
<a name="l09295"></a><a class="code" href="tm4c123gh6pm_8h.html#ab466336c0cd87c6913afb9f7a2878ec4">09295</a> <span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  // DID0 Version</span>
<a name="l09296"></a><a class="code" href="tm4c123gh6pm_8h.html#a62328c1b77cc83d0a61c8c5f2733e097">09296</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  // Second version of the DID0</span>
<a name="l09297"></a>09297 <span class="preprocessor"></span>                                            <span class="comment">// register format.</span>
<a name="l09298"></a><a class="code" href="tm4c123gh6pm_8h.html#a81456ae326990b64237ef22141db4659">09298</a> <span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  // Device Class</span>
<a name="l09299"></a><a class="code" href="tm4c123gh6pm_8h.html#abd07c6432d3dfbf44ec5407d2f603f76">09299</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_CLASS_TM4C123                                             \</span>
<a name="l09300"></a>09300 <span class="preprocessor">                                0x00050000  // Tiva TM4C123x and TM4E123x</span>
<a name="l09301"></a>09301 <span class="preprocessor"></span>                                            <span class="comment">// microcontrollers</span>
<a name="l09302"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a94a6962fb6c0f3199f28564b9fefe6">09302</a> <span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  // Major Revision</span>
<a name="l09303"></a><a class="code" href="tm4c123gh6pm_8h.html#a922bcf92bc6cfad3ed08bc94e18b2b72">09303</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  // Revision A (initial device)</span>
<a name="l09304"></a><a class="code" href="tm4c123gh6pm_8h.html#a77bc08fc8d5743cde824ecb95d316003">09304</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  // Revision B (first base layer</span>
<a name="l09305"></a>09305 <span class="preprocessor"></span>                                            <span class="comment">// revision)</span>
<a name="l09306"></a><a class="code" href="tm4c123gh6pm_8h.html#a829ce1c125c9b97aa2617ab664800fc7">09306</a> <span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  // Revision C (second base layer</span>
<a name="l09307"></a>09307 <span class="preprocessor"></span>                                            <span class="comment">// revision)</span>
<a name="l09308"></a><a class="code" href="tm4c123gh6pm_8h.html#a1acdadb2a6c5bdb077fac43df32c0d10">09308</a> <span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  // Minor Revision</span>
<a name="l09309"></a><a class="code" href="tm4c123gh6pm_8h.html#a37493d8ad10950c13d0d587a15034329">09309</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  // Initial device, or a major</span>
<a name="l09310"></a>09310 <span class="preprocessor"></span>                                            <span class="comment">// revision update</span>
<a name="l09311"></a><a class="code" href="tm4c123gh6pm_8h.html#a64a98a7ad6468fa2d577d1f7db9c1ce7">09311</a> <span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  // First metal layer change</span>
<a name="l09312"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b6c1995b698148675d0193b62163c55">09312</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  // Second metal layer change</span>
<a name="l09313"></a>09313 <span class="preprocessor"></span>
<a name="l09314"></a>09314 <span class="comment">//*****************************************************************************</span>
<a name="l09315"></a>09315 <span class="comment">//</span>
<a name="l09316"></a>09316 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span>
<a name="l09317"></a>09317 <span class="comment">//</span>
<a name="l09318"></a>09318 <span class="comment">//*****************************************************************************</span>
<a name="l09319"></a><a class="code" href="tm4c123gh6pm_8h.html#ac52df887e1d6c1af874cffd48b06112b">09319</a> <span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  // DID1 Version</span>
<a name="l09320"></a><a class="code" href="tm4c123gh6pm_8h.html#a97266442577389dd01e159e7d66e58ce">09320</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_VER_1       0x10000000  // fury_ib</span>
<a name="l09321"></a><a class="code" href="tm4c123gh6pm_8h.html#aa641d2046d97b71e8f4fa25935a8eab5">09321</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  // Family</span>
<a name="l09322"></a><a class="code" href="tm4c123gh6pm_8h.html#a03add12f868f8fb9dd51860fb1b5729d">09322</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_FAM_TIVA    0x00000000  // Tiva family of microcontollers</span>
<a name="l09323"></a><a class="code" href="tm4c123gh6pm_8h.html#af4a0bb81debc66dbcc0ac9cdb319f181">09323</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  // Part Number</span>
<a name="l09324"></a><a class="code" href="tm4c123gh6pm_8h.html#a199d93a58ed509474a675a85334926c0">09324</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C123GH6PM                                        \</span>
<a name="l09325"></a>09325 <span class="preprocessor">                                0x00A10000  // TM4C123GH6PM</span>
<a name="l09326"></a><a class="code" href="tm4c123gh6pm_8h.html#a35582f0d2a4df6194ccc26f8c271f820">09326</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  // Package Pin Count</span>
<a name="l09327"></a><a class="code" href="tm4c123gh6pm_8h.html#a31b67b9e27c3d77eef2858c2d47c10ff">09327</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_100  0x00004000  // 100-pin LQFP package</span>
<a name="l09328"></a><a class="code" href="tm4c123gh6pm_8h.html#a99c16abcd07845b518b42b227ae67a41">09328</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_64   0x00006000  // 64-pin LQFP package</span>
<a name="l09329"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b7b8820d26ace1ba259e669806a41b6">09329</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_144  0x00008000  // 144-pin LQFP package</span>
<a name="l09330"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d6eb6992442d29fa93e8a601cebf485">09330</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_157  0x0000A000  // 157-pin BGA package</span>
<a name="l09331"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3ea8cc114aff1456827ae557dc9f84e">09331</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_128  0x0000C000  // 128-pin TQFP package</span>
<a name="l09332"></a><a class="code" href="tm4c123gh6pm_8h.html#a369d314444e620e38e419af113ad8ad3">09332</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  // Temperature Range</span>
<a name="l09333"></a><a class="code" href="tm4c123gh6pm_8h.html#a97413308c62b66006ce9bf907f2cd13f">09333</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  // Industrial temperature range</span>
<a name="l09334"></a><a class="code" href="tm4c123gh6pm_8h.html#af8f7a29630c2348a41bb4fa37478c99b">09334</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  // Extended temperature range</span>
<a name="l09335"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e7a8a64adaeaf3bd7fa7ed6bc89f781">09335</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_IE     0x00000060  // Available in both industrial</span>
<a name="l09336"></a>09336 <span class="preprocessor"></span>                                            <span class="comment">// temperature range (-40C to 85C)</span>
<a name="l09337"></a>09337                                             <span class="comment">// and extended temperature range</span>
<a name="l09338"></a>09338                                             <span class="comment">// (-40C to 105C) devices. See</span>
<a name="l09339"></a><a class="code" href="tm4c123gh6pm_8h.html#abeb9aa9f7722e844f027aff7ddecc3c5">09339</a> <span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  // Package Type</span>
<a name="l09340"></a><a class="code" href="tm4c123gh6pm_8h.html#ad375249744fbfa25f6b1514dd9505bee">09340</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  // QFP package</span>
<a name="l09341"></a><a class="code" href="tm4c123gh6pm_8h.html#a1883c4b05238910aebe405d2b58a3db0">09341</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  // BGA package</span>
<a name="l09342"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0ae95623f9e30aea72f842faf4be39e">09342</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  // RoHS-Compliance</span>
<a name="l09343"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7e4807a32d7d941036bb0dce3b8238e">09343</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  // Qualification Status</span>
<a name="l09344"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6005afac3da615ffcca03df1afaf7a4">09344</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  // Engineering Sample (unqualified)</span>
<a name="l09345"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9eecfc144c66f6039b0284704c8dafd">09345</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  // Pilot Production (unqualified)</span>
<a name="l09346"></a><a class="code" href="tm4c123gh6pm_8h.html#ae54d440217054f9ea8f6eb8842a4ca9f">09346</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  // Fully Qualified</span>
<a name="l09347"></a>09347 <span class="preprocessor"></span>
<a name="l09348"></a>09348 <span class="comment">//*****************************************************************************</span>
<a name="l09349"></a>09349 <span class="comment">//</span>
<a name="l09350"></a>09350 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC0 register.</span>
<a name="l09351"></a>09351 <span class="comment">//</span>
<a name="l09352"></a>09352 <span class="comment">//*****************************************************************************</span>
<a name="l09353"></a><a class="code" href="tm4c123gh6pm_8h.html#a837e13e8ea6ded4b7c583ef4b66badbe">09353</a> <span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_M     0xFFFF0000  // SRAM Size</span>
<a name="l09354"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3ffb88129cc30921270000c65f6dbda">09354</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_2KB   0x00070000  // 2 KB of SRAM</span>
<a name="l09355"></a><a class="code" href="tm4c123gh6pm_8h.html#a0117255a1296ddd4bc4dde5ba7871ac1">09355</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_4KB   0x000F0000  // 4 KB of SRAM</span>
<a name="l09356"></a><a class="code" href="tm4c123gh6pm_8h.html#a285e4851d6342240fb6b820b66b6bc75">09356</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_6KB   0x00170000  // 6 KB of SRAM</span>
<a name="l09357"></a><a class="code" href="tm4c123gh6pm_8h.html#a600332db5cfd16bc0d37f9f456097b01">09357</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_8KB   0x001F0000  // 8 KB of SRAM</span>
<a name="l09358"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c6d8c2879ec539c9c4cd7168ff33518">09358</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_12KB  0x002F0000  // 12 KB of SRAM</span>
<a name="l09359"></a><a class="code" href="tm4c123gh6pm_8h.html#a56ed51975a0a8cd81aed3f2ac25dbc3a">09359</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_16KB  0x003F0000  // 16 KB of SRAM</span>
<a name="l09360"></a><a class="code" href="tm4c123gh6pm_8h.html#adf4873fe5421d258bc926daaf4808f7f">09360</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_20KB  0x004F0000  // 20 KB of SRAM</span>
<a name="l09361"></a><a class="code" href="tm4c123gh6pm_8h.html#adb5881762b2890db6b13137e586bb304">09361</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_24KB  0x005F0000  // 24 KB of SRAM</span>
<a name="l09362"></a><a class="code" href="tm4c123gh6pm_8h.html#af60a7572a79598fafd44f108bf071d56">09362</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_SRAMSZ_32KB  0x007F0000  // 32 KB of SRAM</span>
<a name="l09363"></a><a class="code" href="tm4c123gh6pm_8h.html#a65dc6012fca48336dc5b5eb53e28cd48">09363</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_M    0x0000FFFF  // Flash Size</span>
<a name="l09364"></a><a class="code" href="tm4c123gh6pm_8h.html#ade3750e0e61235cb7b106c8c84107c83">09364</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_8KB  0x00000003  // 8 KB of Flash</span>
<a name="l09365"></a><a class="code" href="tm4c123gh6pm_8h.html#a31dfbae11688e4571a44c96d72518e73">09365</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_16KB 0x00000007  // 16 KB of Flash</span>
<a name="l09366"></a><a class="code" href="tm4c123gh6pm_8h.html#a02dc4e97b101f6af4fba0b4a7c00bbcf">09366</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_32KB 0x0000000F  // 32 KB of Flash</span>
<a name="l09367"></a><a class="code" href="tm4c123gh6pm_8h.html#af051404c20d42e281e2d29197002243c">09367</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_64KB 0x0000001F  // 64 KB of Flash</span>
<a name="l09368"></a><a class="code" href="tm4c123gh6pm_8h.html#a0592444d6b04d144c8a41f6812bd3460">09368</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_96KB 0x0000002F  // 96 KB of Flash</span>
<a name="l09369"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a306cd4988aa349c94463b2de2df6ff">09369</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_128K 0x0000003F  // 128 KB of Flash</span>
<a name="l09370"></a><a class="code" href="tm4c123gh6pm_8h.html#af7865fcdb7c4e44306a709caf7b83c89">09370</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_192K 0x0000005F  // 192 KB of Flash</span>
<a name="l09371"></a><a class="code" href="tm4c123gh6pm_8h.html#aa5e2310f8194d9a5074654b00a74e915">09371</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC0_FLASHSZ_256K 0x0000007F  // 256 KB of Flash</span>
<a name="l09372"></a>09372 <span class="preprocessor"></span>
<a name="l09373"></a>09373 <span class="comment">//*****************************************************************************</span>
<a name="l09374"></a>09374 <span class="comment">//</span>
<a name="l09375"></a>09375 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC1 register.</span>
<a name="l09376"></a>09376 <span class="comment">//</span>
<a name="l09377"></a>09377 <span class="comment">//*****************************************************************************</span>
<a name="l09378"></a><a class="code" href="tm4c123gh6pm_8h.html#acdd16dda0659d4149d634292d5269bba">09378</a> <span class="preprocessor">#define SYSCTL_DC1_WDT1         0x10000000  // Watchdog Timer1 Present</span>
<a name="l09379"></a><a class="code" href="tm4c123gh6pm_8h.html#aedbab8acbd1a2aacfac0f77aabac1ba6">09379</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CAN1         0x02000000  // CAN Module 1 Present</span>
<a name="l09380"></a><a class="code" href="tm4c123gh6pm_8h.html#ad18a48aac306320c3c47cfb4138ff233">09380</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_CAN0         0x01000000  // CAN Module 0 Present</span>
<a name="l09381"></a><a class="code" href="tm4c123gh6pm_8h.html#a69db3be29abeab73c667d7f8835b14ce">09381</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_PWM1         0x00200000  // PWM Module 1 Present</span>
<a name="l09382"></a><a class="code" href="tm4c123gh6pm_8h.html#a3200a3e1dd398a805fd57de7862a5ced">09382</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_PWM0         0x00100000  // PWM Module 0 Present</span>
<a name="l09383"></a><a class="code" href="tm4c123gh6pm_8h.html#a603bc602ed4d817a381b4091f2085a79">09383</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC1         0x00020000  // ADC Module 1 Present</span>
<a name="l09384"></a><a class="code" href="tm4c123gh6pm_8h.html#a4128fd4b791fa75d153d3289b12f5831">09384</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC0         0x00010000  // ADC Module 0 Present</span>
<a name="l09385"></a><a class="code" href="tm4c123gh6pm_8h.html#aad578b1c8ff2e3253c045ba3e5b84869">09385</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_M  0x0000F000  // System Clock Divider</span>
<a name="l09386"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bc026a02a463126719d7d1bc450b4c9">09386</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_80 0x00001000  // Specifies an 80-MHz CPU clock</span>
<a name="l09387"></a>09387 <span class="preprocessor"></span>                                            <span class="comment">// with a PLL divider of 2.5</span>
<a name="l09388"></a><a class="code" href="tm4c123gh6pm_8h.html#ada9dcea531ad43b1fd05291355054024">09388</a> <span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_66 0x00002000  // Specifies a 66-MHz CPU clock</span>
<a name="l09389"></a>09389 <span class="preprocessor"></span>                                            <span class="comment">// with a PLL divider of 3</span>
<a name="l09390"></a><a class="code" href="tm4c123gh6pm_8h.html#a00034b23e2a12068853df7db74eaff4d">09390</a> <span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_50 0x00003000  // Specifies a 50-MHz CPU clock</span>
<a name="l09391"></a>09391 <span class="preprocessor"></span>                                            <span class="comment">// with a PLL divider of 4</span>
<a name="l09392"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ab2f555ce41d10906cbaa6a1baef889">09392</a> <span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_40 0x00004000  // Specifies a 40-MHz CPU clock</span>
<a name="l09393"></a>09393 <span class="preprocessor"></span>                                            <span class="comment">// with a PLL divider of 5</span>
<a name="l09394"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2da3b5740c3a886169665c9a337790f">09394</a> <span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_25 0x00007000  // Specifies a 25-MHz clock with a</span>
<a name="l09395"></a>09395 <span class="preprocessor"></span>                                            <span class="comment">// PLL divider of 8</span>
<a name="l09396"></a><a class="code" href="tm4c123gh6pm_8h.html#acd80b8dfcbb6dfbd3b8720702c3a139d">09396</a> <span class="preprocessor">#define SYSCTL_DC1_MINSYSDIV_20 0x00009000  // Specifies a 20-MHz clock with a</span>
<a name="l09397"></a>09397 <span class="preprocessor"></span>                                            <span class="comment">// PLL divider of 10</span>
<a name="l09398"></a><a class="code" href="tm4c123gh6pm_8h.html#acb09df40e7bd381d0237778f75e535db">09398</a> <span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_M    0x00000C00  // Max ADC1 Speed</span>
<a name="l09399"></a><a class="code" href="tm4c123gh6pm_8h.html#a717cea3f924639749c2f1ec958dbbd23">09399</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_125K 0x00000000  // 125K samples/second</span>
<a name="l09400"></a><a class="code" href="tm4c123gh6pm_8h.html#abd5f1e020b1636b816e7197e8a0a6637">09400</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_250K 0x00000400  // 250K samples/second</span>
<a name="l09401"></a><a class="code" href="tm4c123gh6pm_8h.html#ada0957ff5bce5bf6896d2388e3763178">09401</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_500K 0x00000800  // 500K samples/second</span>
<a name="l09402"></a><a class="code" href="tm4c123gh6pm_8h.html#a864e8c489fccd60fb42fa90464afafe0">09402</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC1SPD_1M   0x00000C00  // 1M samples/second</span>
<a name="l09403"></a><a class="code" href="tm4c123gh6pm_8h.html#ab04a6080a5bacd7baa18bd7899408b62">09403</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_M    0x00000300  // Max ADC0 Speed</span>
<a name="l09404"></a><a class="code" href="tm4c123gh6pm_8h.html#a3210d625b8e20bcd5f0272ec325ec261">09404</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_125K 0x00000000  // 125K samples/second</span>
<a name="l09405"></a><a class="code" href="tm4c123gh6pm_8h.html#afea4290340e61520d8c99e4fced86af0">09405</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_250K 0x00000100  // 250K samples/second</span>
<a name="l09406"></a><a class="code" href="tm4c123gh6pm_8h.html#ad91c98007176181d0160e3ae02eaeb9a">09406</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_500K 0x00000200  // 500K samples/second</span>
<a name="l09407"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d6b2f26369c8992170c6d1e98786121">09407</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_ADC0SPD_1M   0x00000300  // 1M samples/second</span>
<a name="l09408"></a><a class="code" href="tm4c123gh6pm_8h.html#a50c90c1427cbd703b5b715432c45d99c">09408</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_MPU          0x00000080  // MPU Present</span>
<a name="l09409"></a><a class="code" href="tm4c123gh6pm_8h.html#acd7234eb1eea001024ff2e77e2e589f7">09409</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_HIB          0x00000040  // Hibernation Module Present</span>
<a name="l09410"></a><a class="code" href="tm4c123gh6pm_8h.html#a186f5db5774307d1490d5aa142fb3c7b">09410</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_TEMP         0x00000020  // Temp Sensor Present</span>
<a name="l09411"></a><a class="code" href="tm4c123gh6pm_8h.html#aec2ec82f16368baa17e676a095de2a73">09411</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_PLL          0x00000010  // PLL Present</span>
<a name="l09412"></a><a class="code" href="tm4c123gh6pm_8h.html#ab49db5993b3ff79fed981cdaea183c1c">09412</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_WDT0         0x00000008  // Watchdog Timer 0 Present</span>
<a name="l09413"></a><a class="code" href="tm4c123gh6pm_8h.html#aebf1115c9682a4751160fcbd867f1ba2">09413</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_SWO          0x00000004  // SWO Trace Port Present</span>
<a name="l09414"></a><a class="code" href="tm4c123gh6pm_8h.html#a6dcedca3e212e40b4fdb63be80e4c534">09414</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_SWD          0x00000002  // SWD Present</span>
<a name="l09415"></a><a class="code" href="tm4c123gh6pm_8h.html#aa72bad420dc4e6bc10a67406482ec35b">09415</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC1_JTAG         0x00000001  // JTAG Present</span>
<a name="l09416"></a>09416 <span class="preprocessor"></span>
<a name="l09417"></a>09417 <span class="comment">//*****************************************************************************</span>
<a name="l09418"></a>09418 <span class="comment">//</span>
<a name="l09419"></a>09419 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC2 register.</span>
<a name="l09420"></a>09420 <span class="comment">//</span>
<a name="l09421"></a>09421 <span class="comment">//*****************************************************************************</span>
<a name="l09422"></a><a class="code" href="tm4c123gh6pm_8h.html#af8fda63852f7545d2dc9f367ef4b0783">09422</a> <span class="preprocessor">#define SYSCTL_DC2_EPI0         0x40000000  // EPI Module 0 Present</span>
<a name="l09423"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6eea282b3cca2648efaeb47574685fd">09423</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_I2S0         0x10000000  // I2S Module 0 Present</span>
<a name="l09424"></a><a class="code" href="tm4c123gh6pm_8h.html#a899130a2db0d6f881a23e5c8d48da7ff">09424</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_COMP2        0x04000000  // Analog Comparator 2 Present</span>
<a name="l09425"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb74b2b760a0cb4166bcd798dde4d190">09425</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_COMP1        0x02000000  // Analog Comparator 1 Present</span>
<a name="l09426"></a><a class="code" href="tm4c123gh6pm_8h.html#a2593a6b1eac23522d22e0b69684ecf87">09426</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_COMP0        0x01000000  // Analog Comparator 0 Present</span>
<a name="l09427"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d33bab27ef9e97a3684672f0daaff34">09427</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_TIMER3       0x00080000  // Timer Module 3 Present</span>
<a name="l09428"></a><a class="code" href="tm4c123gh6pm_8h.html#a159c4e599a2c89fe633c49a22fd90c7a">09428</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_TIMER2       0x00040000  // Timer Module 2 Present</span>
<a name="l09429"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e47a7f5804eec4aaafabb03d5d366b2">09429</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_TIMER1       0x00020000  // Timer Module 1 Present</span>
<a name="l09430"></a><a class="code" href="tm4c123gh6pm_8h.html#a4987cf0e2a0152ac67acb658f1a7c41f">09430</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_TIMER0       0x00010000  // Timer Module 0 Present</span>
<a name="l09431"></a><a class="code" href="tm4c123gh6pm_8h.html#a2172451b27afab118509626437170726">09431</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_I2C1HS       0x00008000  // I2C Module 1 Speed</span>
<a name="l09432"></a><a class="code" href="tm4c123gh6pm_8h.html#a975e5ec3b7161e370da85998be53b118">09432</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_I2C1         0x00004000  // I2C Module 1 Present</span>
<a name="l09433"></a><a class="code" href="tm4c123gh6pm_8h.html#a39056281934a32fa23b61cad545f4cb8">09433</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_I2C0HS       0x00002000  // I2C Module 0 Speed</span>
<a name="l09434"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7f786b97292ad8a84b99fe6c51f1c88">09434</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_I2C0         0x00001000  // I2C Module 0 Present</span>
<a name="l09435"></a><a class="code" href="tm4c123gh6pm_8h.html#a0726bd0fbc790c85c2ae24440f0256ff">09435</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_QEI1         0x00000200  // QEI Module 1 Present</span>
<a name="l09436"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b4d19d141cf2b5935876e1977ef48fc">09436</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_QEI0         0x00000100  // QEI Module 0 Present</span>
<a name="l09437"></a><a class="code" href="tm4c123gh6pm_8h.html#a3101fa7b100dfe7e1e87a1867ba8a55e">09437</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_SSI1         0x00000020  // SSI Module 1 Present</span>
<a name="l09438"></a><a class="code" href="tm4c123gh6pm_8h.html#afff5e96eaaf6eaec4b523d62aa8db6d9">09438</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_SSI0         0x00000010  // SSI Module 0 Present</span>
<a name="l09439"></a><a class="code" href="tm4c123gh6pm_8h.html#a7703a224f7eb8cca2116fa10bd9ff39c">09439</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_UART2        0x00000004  // UART Module 2 Present</span>
<a name="l09440"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf6ffe48d2c2942189bcb7f7cc224859">09440</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_UART1        0x00000002  // UART Module 1 Present</span>
<a name="l09441"></a><a class="code" href="tm4c123gh6pm_8h.html#a03f22d9d7ec0e72f5e1f7205f1be8137">09441</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC2_UART0        0x00000001  // UART Module 0 Present</span>
<a name="l09442"></a>09442 <span class="preprocessor"></span>
<a name="l09443"></a>09443 <span class="comment">//*****************************************************************************</span>
<a name="l09444"></a>09444 <span class="comment">//</span>
<a name="l09445"></a>09445 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC3 register.</span>
<a name="l09446"></a>09446 <span class="comment">//</span>
<a name="l09447"></a>09447 <span class="comment">//*****************************************************************************</span>
<a name="l09448"></a><a class="code" href="tm4c123gh6pm_8h.html#a56983c20a149aa2f69d3cd5c4a48c023">09448</a> <span class="preprocessor">#define SYSCTL_DC3_32KHZ        0x80000000  // 32KHz Input Clock Available</span>
<a name="l09449"></a><a class="code" href="tm4c123gh6pm_8h.html#a31e0d946b3ef131a50299de84d264b58">09449</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_CCP5         0x20000000  // T2CCP1 Pin Present</span>
<a name="l09450"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c6c684542b4e3e333c5b99ec65d6718">09450</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_CCP4         0x10000000  // T2CCP0 Pin Present</span>
<a name="l09451"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e3c06d1c07865638b50e11fdced46f5">09451</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_CCP3         0x08000000  // T1CCP1 Pin Present</span>
<a name="l09452"></a><a class="code" href="tm4c123gh6pm_8h.html#a02c6138e99177373fc6c431a50e0ec39">09452</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_CCP2         0x04000000  // T1CCP0 Pin Present</span>
<a name="l09453"></a><a class="code" href="tm4c123gh6pm_8h.html#a744fcbf99e67f4b6738cbc69c58009da">09453</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_CCP1         0x02000000  // T0CCP1 Pin Present</span>
<a name="l09454"></a><a class="code" href="tm4c123gh6pm_8h.html#aa83aeede02673dd6da8aaacfd343fd87">09454</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_CCP0         0x01000000  // T0CCP0 Pin Present</span>
<a name="l09455"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f452b10a8a4ce162e9c16772d101176">09455</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN7     0x00800000  // ADC Module 0 AIN7 Pin Present</span>
<a name="l09456"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d2b51366893e8d750624a98b56a58cd">09456</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN6     0x00400000  // ADC Module 0 AIN6 Pin Present</span>
<a name="l09457"></a><a class="code" href="tm4c123gh6pm_8h.html#a87a212531953fa3659b0f824012d9296">09457</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN5     0x00200000  // ADC Module 0 AIN5 Pin Present</span>
<a name="l09458"></a><a class="code" href="tm4c123gh6pm_8h.html#afbb59a49f06422ca04be4168d706a646">09458</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN4     0x00100000  // ADC Module 0 AIN4 Pin Present</span>
<a name="l09459"></a><a class="code" href="tm4c123gh6pm_8h.html#a27fee95be57ddc9f6eb55784898bde2b">09459</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN3     0x00080000  // ADC Module 0 AIN3 Pin Present</span>
<a name="l09460"></a><a class="code" href="tm4c123gh6pm_8h.html#a1487826a4a386505dbc845a53a1b95c5">09460</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN2     0x00040000  // ADC Module 0 AIN2 Pin Present</span>
<a name="l09461"></a><a class="code" href="tm4c123gh6pm_8h.html#a55ecb1f4acd2798928493339ada3d0ec">09461</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN1     0x00020000  // ADC Module 0 AIN1 Pin Present</span>
<a name="l09462"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b1d649ed55dfc50d372e8fbb8010a01">09462</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_ADC0AIN0     0x00010000  // ADC Module 0 AIN0 Pin Present</span>
<a name="l09463"></a><a class="code" href="tm4c123gh6pm_8h.html#a00379f92f1f823cde6a31d0021231f41">09463</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWMFAULT     0x00008000  // PWM Fault Pin Present</span>
<a name="l09464"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d90ccfaa9a010c47256348f5f3d1f30">09464</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C2O          0x00004000  // C2o Pin Present</span>
<a name="l09465"></a><a class="code" href="tm4c123gh6pm_8h.html#a9de2846b35c18b35b6de84beddd2d350">09465</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C2PLUS       0x00002000  // C2+ Pin Present</span>
<a name="l09466"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cada86f1ec5935c0d0083ff99490818">09466</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C2MINUS      0x00001000  // C2- Pin Present</span>
<a name="l09467"></a><a class="code" href="tm4c123gh6pm_8h.html#a10c87dc6b72e5cf2c57ceeb303178dd7">09467</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C1O          0x00000800  // C1o Pin Present</span>
<a name="l09468"></a><a class="code" href="tm4c123gh6pm_8h.html#a49523bf035cee0e2cf25c42132a52f1e">09468</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C1PLUS       0x00000400  // C1+ Pin Present</span>
<a name="l09469"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a1a9a868e4621c1d7248a2c1ad07f25">09469</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C1MINUS      0x00000200  // C1- Pin Present</span>
<a name="l09470"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c4cf1e9cbe3ad92d6086d29fc13de09">09470</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C0O          0x00000100  // C0o Pin Present</span>
<a name="l09471"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b49c85b03f73c5f276aa6e7faa1d988">09471</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C0PLUS       0x00000080  // C0+ Pin Present</span>
<a name="l09472"></a><a class="code" href="tm4c123gh6pm_8h.html#a8998bdfa4701e16d6989d31066dae3be">09472</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_C0MINUS      0x00000040  // C0- Pin Present</span>
<a name="l09473"></a><a class="code" href="tm4c123gh6pm_8h.html#a309c3a6d55d78e3652438b0ca2a16994">09473</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWM5         0x00000020  // PWM5 Pin Present</span>
<a name="l09474"></a><a class="code" href="tm4c123gh6pm_8h.html#a822090259e8bebb01d59029e958bd486">09474</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWM4         0x00000010  // PWM4 Pin Present</span>
<a name="l09475"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8f922cd4cb5da2800b1ed7eae8c4d5c">09475</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWM3         0x00000008  // PWM3 Pin Present</span>
<a name="l09476"></a><a class="code" href="tm4c123gh6pm_8h.html#abb61d926caac7cb9cb2e84a153941df6">09476</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWM2         0x00000004  // PWM2 Pin Present</span>
<a name="l09477"></a><a class="code" href="tm4c123gh6pm_8h.html#a9db92b6d6c205b59b94134d70243c6a6">09477</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWM1         0x00000002  // PWM1 Pin Present</span>
<a name="l09478"></a><a class="code" href="tm4c123gh6pm_8h.html#ad286af29ddd4a0fe4867279657b54cf2">09478</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC3_PWM0         0x00000001  // PWM0 Pin Present</span>
<a name="l09479"></a>09479 <span class="preprocessor"></span>
<a name="l09480"></a>09480 <span class="comment">//*****************************************************************************</span>
<a name="l09481"></a>09481 <span class="comment">//</span>
<a name="l09482"></a>09482 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC4 register.</span>
<a name="l09483"></a>09483 <span class="comment">//</span>
<a name="l09484"></a>09484 <span class="comment">//*****************************************************************************</span>
<a name="l09485"></a><a class="code" href="tm4c123gh6pm_8h.html#a0648a6292027f947ed0371600843c802">09485</a> <span class="preprocessor">#define SYSCTL_DC4_EPHY0        0x40000000  // Ethernet PHY Layer 0 Present</span>
<a name="l09486"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b9bfc3adc87b6b095d7c73de9765da6">09486</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_EMAC0        0x10000000  // Ethernet MAC Layer 0 Present</span>
<a name="l09487"></a><a class="code" href="tm4c123gh6pm_8h.html#aafe1b3b5458a9ee4b495a1ad3195c3ec">09487</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_E1588        0x01000000  // 1588 Capable</span>
<a name="l09488"></a><a class="code" href="tm4c123gh6pm_8h.html#a98f34bb4960ded139c717356ac95538a">09488</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_PICAL        0x00040000  // PIOSC Calibrate</span>
<a name="l09489"></a><a class="code" href="tm4c123gh6pm_8h.html#a57cdb60c297de64657b3c1e495839289">09489</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_CCP7         0x00008000  // T3CCP1 Pin Present</span>
<a name="l09490"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa55e6c6d85bd474fc284639e804b7cb">09490</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_CCP6         0x00004000  // T3CCP0 Pin Present</span>
<a name="l09491"></a><a class="code" href="tm4c123gh6pm_8h.html#a6dda69ca04f2fa325f0619c058e8e10d">09491</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_UDMA         0x00002000  // Micro-DMA Module Present</span>
<a name="l09492"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ccc671c492fbbc28ae0264bdf4b7739">09492</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_ROM          0x00001000  // Internal Code ROM Present</span>
<a name="l09493"></a><a class="code" href="tm4c123gh6pm_8h.html#a609ce19a1c618e8d446417a23d194b93">09493</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOJ        0x00000100  // GPIO Port J Present</span>
<a name="l09494"></a><a class="code" href="tm4c123gh6pm_8h.html#a944c75d044a08a1d6d50456b2b695cc1">09494</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOH        0x00000080  // GPIO Port H Present</span>
<a name="l09495"></a><a class="code" href="tm4c123gh6pm_8h.html#aa98949d8067b42f2e3ffa4324dd463cb">09495</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOG        0x00000040  // GPIO Port G Present</span>
<a name="l09496"></a><a class="code" href="tm4c123gh6pm_8h.html#af88786ec13f2eb401edf5b602186a112">09496</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOF        0x00000020  // GPIO Port F Present</span>
<a name="l09497"></a><a class="code" href="tm4c123gh6pm_8h.html#af6a52c79d949f8c93b1c3444af13e589">09497</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOE        0x00000010  // GPIO Port E Present</span>
<a name="l09498"></a><a class="code" href="tm4c123gh6pm_8h.html#a11f2b638f41f8d36978505c426fe3723">09498</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOD        0x00000008  // GPIO Port D Present</span>
<a name="l09499"></a><a class="code" href="tm4c123gh6pm_8h.html#aff64bd7d61e6175fff44314f92e8e0f9">09499</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOC        0x00000004  // GPIO Port C Present</span>
<a name="l09500"></a><a class="code" href="tm4c123gh6pm_8h.html#ac461c85f027abd8fedfca3156ee29ed8">09500</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOB        0x00000002  // GPIO Port B Present</span>
<a name="l09501"></a><a class="code" href="tm4c123gh6pm_8h.html#a51524de64630028da03b27c2ec600370">09501</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC4_GPIOA        0x00000001  // GPIO Port A Present</span>
<a name="l09502"></a>09502 <span class="preprocessor"></span>
<a name="l09503"></a>09503 <span class="comment">//*****************************************************************************</span>
<a name="l09504"></a>09504 <span class="comment">//</span>
<a name="l09505"></a>09505 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC5 register.</span>
<a name="l09506"></a>09506 <span class="comment">//</span>
<a name="l09507"></a>09507 <span class="comment">//*****************************************************************************</span>
<a name="l09508"></a><a class="code" href="tm4c123gh6pm_8h.html#a46fab004138e05b0c8801b803ac4b0a2">09508</a> <span class="preprocessor">#define SYSCTL_DC5_PWMFAULT3    0x08000000  // PWM Fault 3 Pin Present</span>
<a name="l09509"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b7bab107103a3846f07ffa98eeb2004">09509</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWMFAULT2    0x04000000  // PWM Fault 2 Pin Present</span>
<a name="l09510"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e16375c91a4893dab4014be24e9457a">09510</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWMFAULT1    0x02000000  // PWM Fault 1 Pin Present</span>
<a name="l09511"></a><a class="code" href="tm4c123gh6pm_8h.html#aa43072f972b4f19a465c74148d8304c0">09511</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWMFAULT0    0x01000000  // PWM Fault 0 Pin Present</span>
<a name="l09512"></a><a class="code" href="tm4c123gh6pm_8h.html#a25b8e024237d43f99464b2c54810a5ef">09512</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWMEFLT      0x00200000  // PWM Extended Fault Active</span>
<a name="l09513"></a><a class="code" href="tm4c123gh6pm_8h.html#a04d03535236887ca398ded2a15cd8df6">09513</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWMESYNC     0x00100000  // PWM Extended SYNC Active</span>
<a name="l09514"></a><a class="code" href="tm4c123gh6pm_8h.html#a839b5f77a62f18c9c24a87e3b2092017">09514</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM7         0x00000080  // PWM7 Pin Present</span>
<a name="l09515"></a><a class="code" href="tm4c123gh6pm_8h.html#ad75dedbdd052e2425094108cab8d3bf3">09515</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM6         0x00000040  // PWM6 Pin Present</span>
<a name="l09516"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cd542d861a95e38901a659659ea3e77">09516</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM5         0x00000020  // PWM5 Pin Present</span>
<a name="l09517"></a><a class="code" href="tm4c123gh6pm_8h.html#a40b34ced4533e8190af4f33b10a68d24">09517</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM4         0x00000010  // PWM4 Pin Present</span>
<a name="l09518"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aa0e0fb4fce24a247be9583d15dfba0">09518</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM3         0x00000008  // PWM3 Pin Present</span>
<a name="l09519"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ec257698d66040b9a2186fcb08b07e9">09519</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM2         0x00000004  // PWM2 Pin Present</span>
<a name="l09520"></a><a class="code" href="tm4c123gh6pm_8h.html#ad04f293bf32fddb86961a5c94ee8ad33">09520</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM1         0x00000002  // PWM1 Pin Present</span>
<a name="l09521"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d7d4f3b072788453ebf8eec0785a269">09521</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC5_PWM0         0x00000001  // PWM0 Pin Present</span>
<a name="l09522"></a>09522 <span class="preprocessor"></span>
<a name="l09523"></a>09523 <span class="comment">//*****************************************************************************</span>
<a name="l09524"></a>09524 <span class="comment">//</span>
<a name="l09525"></a>09525 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC6 register.</span>
<a name="l09526"></a>09526 <span class="comment">//</span>
<a name="l09527"></a>09527 <span class="comment">//*****************************************************************************</span>
<a name="l09528"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ba6d30df72557f2d02ab5b0d2029871">09528</a> <span class="preprocessor">#define SYSCTL_DC6_USB0PHY      0x00000010  // USB Module 0 PHY Present</span>
<a name="l09529"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e00490c5006b8f415f03986dacd1b95">09529</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_USB0_M       0x00000003  // USB Module 0 Present</span>
<a name="l09530"></a><a class="code" href="tm4c123gh6pm_8h.html#a223d5a1d685ee37881b4fb652feb9066">09530</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_USB0_DEV     0x00000001  // USB0 is Device Only</span>
<a name="l09531"></a><a class="code" href="tm4c123gh6pm_8h.html#a22f0d43ce725d416079d9dadc0df0a72">09531</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_USB0_HOSTDEV 0x00000002  // USB is Device or Host</span>
<a name="l09532"></a><a class="code" href="tm4c123gh6pm_8h.html#abc65b6a6ea669aba6f0aafea737db1e6">09532</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC6_USB0_OTG     0x00000003  // USB0 is OTG</span>
<a name="l09533"></a>09533 <span class="preprocessor"></span>
<a name="l09534"></a>09534 <span class="comment">//*****************************************************************************</span>
<a name="l09535"></a>09535 <span class="comment">//</span>
<a name="l09536"></a>09536 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC7 register.</span>
<a name="l09537"></a>09537 <span class="comment">//</span>
<a name="l09538"></a>09538 <span class="comment">//*****************************************************************************</span>
<a name="l09539"></a><a class="code" href="tm4c123gh6pm_8h.html#af01ecb01e052adae6eba9bb4308a2cab">09539</a> <span class="preprocessor">#define SYSCTL_DC7_DMACH30      0x40000000  // DMA Channel 30</span>
<a name="l09540"></a><a class="code" href="tm4c123gh6pm_8h.html#a59d3816a1840925dc27710364a4cdd13">09540</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH29      0x20000000  // DMA Channel 29</span>
<a name="l09541"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c523cb97efa6eb10af5cfa83cfcc245">09541</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH28      0x10000000  // DMA Channel 28</span>
<a name="l09542"></a><a class="code" href="tm4c123gh6pm_8h.html#a45ec8a2baf6de724386e99fccf7adae2">09542</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH27      0x08000000  // DMA Channel 27</span>
<a name="l09543"></a><a class="code" href="tm4c123gh6pm_8h.html#a061cc9c30bed50aaa28707967cb39f96">09543</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH26      0x04000000  // DMA Channel 26</span>
<a name="l09544"></a><a class="code" href="tm4c123gh6pm_8h.html#a5761b352ef6018c1f67062fa8b898e41">09544</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH25      0x02000000  // DMA Channel 25</span>
<a name="l09545"></a><a class="code" href="tm4c123gh6pm_8h.html#acee3d8411ed646711a448a24f5ebb761">09545</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH24      0x01000000  // DMA Channel 24</span>
<a name="l09546"></a><a class="code" href="tm4c123gh6pm_8h.html#a44fb80dea1fa9b6d01dec012f10b6f0a">09546</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH23      0x00800000  // DMA Channel 23</span>
<a name="l09547"></a><a class="code" href="tm4c123gh6pm_8h.html#af4d643bd5802c347115a13e7b1c8bfb4">09547</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH22      0x00400000  // DMA Channel 22</span>
<a name="l09548"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6fcbcce2b120494826a4b6b2174e7a2">09548</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH21      0x00200000  // DMA Channel 21</span>
<a name="l09549"></a><a class="code" href="tm4c123gh6pm_8h.html#afc236a40b87363dda7505c14218edfca">09549</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH20      0x00100000  // DMA Channel 20</span>
<a name="l09550"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e032b64ef1d53c55e7eeb10b2432d58">09550</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH19      0x00080000  // DMA Channel 19</span>
<a name="l09551"></a><a class="code" href="tm4c123gh6pm_8h.html#aa310c3cb943b2ee8715f25dd5bea5f4a">09551</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH18      0x00040000  // DMA Channel 18</span>
<a name="l09552"></a><a class="code" href="tm4c123gh6pm_8h.html#af4ce3e5cb0e5a127a5d900084c13373d">09552</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH17      0x00020000  // DMA Channel 17</span>
<a name="l09553"></a><a class="code" href="tm4c123gh6pm_8h.html#a56ffbf6bfb2b04afbf67636d65fb36f0">09553</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH16      0x00010000  // DMA Channel 16</span>
<a name="l09554"></a><a class="code" href="tm4c123gh6pm_8h.html#a602688d79cd50b24af354734183bc91b">09554</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH15      0x00008000  // DMA Channel 15</span>
<a name="l09555"></a><a class="code" href="tm4c123gh6pm_8h.html#a42b991e4af095d9d0dc41db50961fb9b">09555</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH14      0x00004000  // DMA Channel 14</span>
<a name="l09556"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a6691af017a3345b141e770031488d0">09556</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH13      0x00002000  // DMA Channel 13</span>
<a name="l09557"></a><a class="code" href="tm4c123gh6pm_8h.html#a56185417050062cad8cd4446d09bb05a">09557</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH12      0x00001000  // DMA Channel 12</span>
<a name="l09558"></a><a class="code" href="tm4c123gh6pm_8h.html#a13c52506a30327ce60cf31c0424a1c70">09558</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH11      0x00000800  // DMA Channel 11</span>
<a name="l09559"></a><a class="code" href="tm4c123gh6pm_8h.html#a63148f6f65c6a6919ee3d6eca1909822">09559</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH10      0x00000400  // DMA Channel 10</span>
<a name="l09560"></a><a class="code" href="tm4c123gh6pm_8h.html#a0574567fa6d407b7e65c77ea8d533b8c">09560</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH9       0x00000200  // DMA Channel 9</span>
<a name="l09561"></a><a class="code" href="tm4c123gh6pm_8h.html#ac27dcc56dcb7241c1827174914ba57a1">09561</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH8       0x00000100  // DMA Channel 8</span>
<a name="l09562"></a><a class="code" href="tm4c123gh6pm_8h.html#aeffe200a934b59cc8f7247f57bfa186e">09562</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH7       0x00000080  // DMA Channel 7</span>
<a name="l09563"></a><a class="code" href="tm4c123gh6pm_8h.html#a49212823963c5493de1e8660e56884c1">09563</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH6       0x00000040  // DMA Channel 6</span>
<a name="l09564"></a><a class="code" href="tm4c123gh6pm_8h.html#a1588e95a6f518edc696a537b4e7ac515">09564</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH5       0x00000020  // DMA Channel 5</span>
<a name="l09565"></a><a class="code" href="tm4c123gh6pm_8h.html#af493f8a9cd8d189d76c48631cc3e3640">09565</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH4       0x00000010  // DMA Channel 4</span>
<a name="l09566"></a><a class="code" href="tm4c123gh6pm_8h.html#a97801fb6d7a46de78a2f7d8dace37359">09566</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH3       0x00000008  // DMA Channel 3</span>
<a name="l09567"></a><a class="code" href="tm4c123gh6pm_8h.html#ae534a33fe74d7f5d2771b06446f15788">09567</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH2       0x00000004  // DMA Channel 2</span>
<a name="l09568"></a><a class="code" href="tm4c123gh6pm_8h.html#a19ebd81c9f6b8ed2800bce005f14d860">09568</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH1       0x00000002  // DMA Channel 1</span>
<a name="l09569"></a><a class="code" href="tm4c123gh6pm_8h.html#a6eea249385e6341b6ca5200d34ce28d0">09569</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC7_DMACH0       0x00000001  // DMA Channel 0</span>
<a name="l09570"></a>09570 <span class="preprocessor"></span>
<a name="l09571"></a>09571 <span class="comment">//*****************************************************************************</span>
<a name="l09572"></a>09572 <span class="comment">//</span>
<a name="l09573"></a>09573 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC8 register.</span>
<a name="l09574"></a>09574 <span class="comment">//</span>
<a name="l09575"></a>09575 <span class="comment">//*****************************************************************************</span>
<a name="l09576"></a><a class="code" href="tm4c123gh6pm_8h.html#a24104af5731f4001e001fd58177e2c09">09576</a> <span class="preprocessor">#define SYSCTL_DC8_ADC1AIN15    0x80000000  // ADC Module 1 AIN15 Pin Present</span>
<a name="l09577"></a><a class="code" href="tm4c123gh6pm_8h.html#a067a1fb6f4c9ef0894a0dfe5e3225f41">09577</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN14    0x40000000  // ADC Module 1 AIN14 Pin Present</span>
<a name="l09578"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4aba362e570b1283d4e79e7e0afe496">09578</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN13    0x20000000  // ADC Module 1 AIN13 Pin Present</span>
<a name="l09579"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ebcd4e838a86094bac0b779d3ef2c01">09579</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN12    0x10000000  // ADC Module 1 AIN12 Pin Present</span>
<a name="l09580"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a576a964027898e5024c9da16da73b6">09580</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN11    0x08000000  // ADC Module 1 AIN11 Pin Present</span>
<a name="l09581"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c41ae641ae696e720bf93da3a227cfc">09581</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN10    0x04000000  // ADC Module 1 AIN10 Pin Present</span>
<a name="l09582"></a><a class="code" href="tm4c123gh6pm_8h.html#ac355c91765529e1c488f2a029a2531c2">09582</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN9     0x02000000  // ADC Module 1 AIN9 Pin Present</span>
<a name="l09583"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ec79d7d151b2839d6a8e41927e33898">09583</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN8     0x01000000  // ADC Module 1 AIN8 Pin Present</span>
<a name="l09584"></a><a class="code" href="tm4c123gh6pm_8h.html#a8df8ee286dd2de9002706ad95cfdb5e3">09584</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN7     0x00800000  // ADC Module 1 AIN7 Pin Present</span>
<a name="l09585"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e715211cd4bcfc962d79eab3b1e4aff">09585</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN6     0x00400000  // ADC Module 1 AIN6 Pin Present</span>
<a name="l09586"></a><a class="code" href="tm4c123gh6pm_8h.html#a166fe8636f203b98493923f087fb94d1">09586</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN5     0x00200000  // ADC Module 1 AIN5 Pin Present</span>
<a name="l09587"></a><a class="code" href="tm4c123gh6pm_8h.html#a444081807ac58658f044a0d9a0dace62">09587</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN4     0x00100000  // ADC Module 1 AIN4 Pin Present</span>
<a name="l09588"></a><a class="code" href="tm4c123gh6pm_8h.html#afe60aa2fa0c0c74cfa64181c10e12a9c">09588</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN3     0x00080000  // ADC Module 1 AIN3 Pin Present</span>
<a name="l09589"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ea36d5783c95668d6cb559206aee1ff">09589</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN2     0x00040000  // ADC Module 1 AIN2 Pin Present</span>
<a name="l09590"></a><a class="code" href="tm4c123gh6pm_8h.html#a903dffe65e11d6433bbbd2ca842c2295">09590</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN1     0x00020000  // ADC Module 1 AIN1 Pin Present</span>
<a name="l09591"></a><a class="code" href="tm4c123gh6pm_8h.html#ab50870a3c3cd6e5e03e0ed621fb05489">09591</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC1AIN0     0x00010000  // ADC Module 1 AIN0 Pin Present</span>
<a name="l09592"></a><a class="code" href="tm4c123gh6pm_8h.html#ad23cd35830f90839660887954fd2d075">09592</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN15    0x00008000  // ADC Module 0 AIN15 Pin Present</span>
<a name="l09593"></a><a class="code" href="tm4c123gh6pm_8h.html#af0faacbe7a4540f57557fca7c9330f29">09593</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN14    0x00004000  // ADC Module 0 AIN14 Pin Present</span>
<a name="l09594"></a><a class="code" href="tm4c123gh6pm_8h.html#a7209bbb2be4ce00d1c26089173ca437b">09594</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN13    0x00002000  // ADC Module 0 AIN13 Pin Present</span>
<a name="l09595"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6a3ed8c1908556cb029e9a239f62aff">09595</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN12    0x00001000  // ADC Module 0 AIN12 Pin Present</span>
<a name="l09596"></a><a class="code" href="tm4c123gh6pm_8h.html#a0db38880273908f7dfaea6831e00e36d">09596</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN11    0x00000800  // ADC Module 0 AIN11 Pin Present</span>
<a name="l09597"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb4d51d04037d059c0aec77e6373b98a">09597</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN10    0x00000400  // ADC Module 0 AIN10 Pin Present</span>
<a name="l09598"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9de481a6fed89472365677dc84a041f">09598</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN9     0x00000200  // ADC Module 0 AIN9 Pin Present</span>
<a name="l09599"></a><a class="code" href="tm4c123gh6pm_8h.html#a85c0e7954c5c1486926cbac787542022">09599</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN8     0x00000100  // ADC Module 0 AIN8 Pin Present</span>
<a name="l09600"></a><a class="code" href="tm4c123gh6pm_8h.html#afb40f8c7229976285183f0305c3e973a">09600</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN7     0x00000080  // ADC Module 0 AIN7 Pin Present</span>
<a name="l09601"></a><a class="code" href="tm4c123gh6pm_8h.html#abc5dbdd2609d609363d98ba28cd98fa8">09601</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN6     0x00000040  // ADC Module 0 AIN6 Pin Present</span>
<a name="l09602"></a><a class="code" href="tm4c123gh6pm_8h.html#a79c90153f28ae310457dc5f64e00f8fc">09602</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN5     0x00000020  // ADC Module 0 AIN5 Pin Present</span>
<a name="l09603"></a><a class="code" href="tm4c123gh6pm_8h.html#a96795e47aef24eb472b0d5bd005a5ab4">09603</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN4     0x00000010  // ADC Module 0 AIN4 Pin Present</span>
<a name="l09604"></a><a class="code" href="tm4c123gh6pm_8h.html#a720ad3cafe173d4bd551cfff588d8ee2">09604</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN3     0x00000008  // ADC Module 0 AIN3 Pin Present</span>
<a name="l09605"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2271c2c7fafbcf6af1e6bd69cf3ee21">09605</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN2     0x00000004  // ADC Module 0 AIN2 Pin Present</span>
<a name="l09606"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ccd685633cc84600ecfe701e5b2783f">09606</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN1     0x00000002  // ADC Module 0 AIN1 Pin Present</span>
<a name="l09607"></a><a class="code" href="tm4c123gh6pm_8h.html#a32ffa00c9b0a3f650493102a281d56f0">09607</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC8_ADC0AIN0     0x00000001  // ADC Module 0 AIN0 Pin Present</span>
<a name="l09608"></a>09608 <span class="preprocessor"></span>
<a name="l09609"></a>09609 <span class="comment">//*****************************************************************************</span>
<a name="l09610"></a>09610 <span class="comment">//</span>
<a name="l09611"></a>09611 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PBORCTL register.</span>
<a name="l09612"></a>09612 <span class="comment">//</span>
<a name="l09613"></a>09613 <span class="comment">//*****************************************************************************</span>
<a name="l09614"></a><a class="code" href="tm4c123gh6pm_8h.html#a420efc0afc21b77aa2cecc9b84976cab">09614</a> <span class="preprocessor">#define SYSCTL_PBORCTL_BOR0     0x00000004  // VDD under BOR0 Event Action</span>
<a name="l09615"></a><a class="code" href="tm4c123gh6pm_8h.html#a45446b2397e455d8face56f239e9e299">09615</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PBORCTL_BOR1     0x00000002  // VDD under BOR1 Event Action</span>
<a name="l09616"></a>09616 <span class="preprocessor"></span>
<a name="l09617"></a>09617 <span class="comment">//*****************************************************************************</span>
<a name="l09618"></a>09618 <span class="comment">//</span>
<a name="l09619"></a>09619 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR0 register.</span>
<a name="l09620"></a>09620 <span class="comment">//</span>
<a name="l09621"></a>09621 <span class="comment">//*****************************************************************************</span>
<a name="l09622"></a><a class="code" href="tm4c123gh6pm_8h.html#a10cd820ae4240d3fce498ae01c747cb6">09622</a> <span class="preprocessor">#define SYSCTL_SRCR0_WDT1       0x10000000  // WDT1 Reset Control</span>
<a name="l09623"></a><a class="code" href="tm4c123gh6pm_8h.html#a2905a22001154f7db1dd071ae15cd08b">09623</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_CAN1       0x02000000  // CAN1 Reset Control</span>
<a name="l09624"></a><a class="code" href="tm4c123gh6pm_8h.html#ac871a4dfe46075da86a678e3e54f03fe">09624</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_CAN0       0x01000000  // CAN0 Reset Control</span>
<a name="l09625"></a><a class="code" href="tm4c123gh6pm_8h.html#a412c1a397c2d4eccccccc49fe31833ef">09625</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_PWM0       0x00100000  // PWM Reset Control</span>
<a name="l09626"></a><a class="code" href="tm4c123gh6pm_8h.html#ab22640a4ee8eeb85056fe0b8d9548213">09626</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_ADC1       0x00020000  // ADC1 Reset Control</span>
<a name="l09627"></a><a class="code" href="tm4c123gh6pm_8h.html#a2862106848bd10945dad33ee6d7e88b0">09627</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_ADC0       0x00010000  // ADC0 Reset Control</span>
<a name="l09628"></a><a class="code" href="tm4c123gh6pm_8h.html#a531ad9f740232ec8aca085d9f4c1c33f">09628</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_HIB        0x00000040  // HIB Reset Control</span>
<a name="l09629"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c6dd292b10b397bbaa450e429597232">09629</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR0_WDT0       0x00000008  // WDT0 Reset Control</span>
<a name="l09630"></a>09630 <span class="preprocessor"></span>
<a name="l09631"></a>09631 <span class="comment">//*****************************************************************************</span>
<a name="l09632"></a>09632 <span class="comment">//</span>
<a name="l09633"></a>09633 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR1 register.</span>
<a name="l09634"></a>09634 <span class="comment">//</span>
<a name="l09635"></a>09635 <span class="comment">//*****************************************************************************</span>
<a name="l09636"></a><a class="code" href="tm4c123gh6pm_8h.html#a6a1a22da789dd5b2716ca456812ee30e">09636</a> <span class="preprocessor">#define SYSCTL_SRCR1_COMP1      0x02000000  // Analog Comp 1 Reset Control</span>
<a name="l09637"></a><a class="code" href="tm4c123gh6pm_8h.html#ac826772e7249d9a7f89e7061b745083f">09637</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_COMP0      0x01000000  // Analog Comp 0 Reset Control</span>
<a name="l09638"></a><a class="code" href="tm4c123gh6pm_8h.html#ad04eb83dc3acd3c20107c7eee268b8c9">09638</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_TIMER3     0x00080000  // Timer 3 Reset Control</span>
<a name="l09639"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5dd6be9995dcc40bad3f1e7a4da7ed1">09639</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_TIMER2     0x00040000  // Timer 2 Reset Control</span>
<a name="l09640"></a><a class="code" href="tm4c123gh6pm_8h.html#a8587530b0e49dd904b7c60ca5693cb8c">09640</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_TIMER1     0x00020000  // Timer 1 Reset Control</span>
<a name="l09641"></a><a class="code" href="tm4c123gh6pm_8h.html#afdfdec2a7b03e9f71feee365bec06237">09641</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_TIMER0     0x00010000  // Timer 0 Reset Control</span>
<a name="l09642"></a><a class="code" href="tm4c123gh6pm_8h.html#a8279ee29cf6aff3eefd0052e0e13648b">09642</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_I2C1       0x00004000  // I2C1 Reset Control</span>
<a name="l09643"></a><a class="code" href="tm4c123gh6pm_8h.html#a40956c0e137010f35a2e9df970a52b13">09643</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_I2C0       0x00001000  // I2C0 Reset Control</span>
<a name="l09644"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5b2501b25292b57439877cd14bf1b18">09644</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_QEI1       0x00000200  // QEI1 Reset Control</span>
<a name="l09645"></a><a class="code" href="tm4c123gh6pm_8h.html#a4095d8eb2eee653d1c5d7dc3d4a37228">09645</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_QEI0       0x00000100  // QEI0 Reset Control</span>
<a name="l09646"></a><a class="code" href="tm4c123gh6pm_8h.html#a568825fbcfbf1bb000b3bf1f26bb0989">09646</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_SSI1       0x00000020  // SSI1 Reset Control</span>
<a name="l09647"></a><a class="code" href="tm4c123gh6pm_8h.html#a37f1808ca78ecba5224738de276b73a8">09647</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_SSI0       0x00000010  // SSI0 Reset Control</span>
<a name="l09648"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a3cf8063534bce2ff69e0aa42d60767">09648</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_UART2      0x00000004  // UART2 Reset Control</span>
<a name="l09649"></a><a class="code" href="tm4c123gh6pm_8h.html#a54aa3ce985fa71c4637ef332d2c2ff51">09649</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_UART1      0x00000002  // UART1 Reset Control</span>
<a name="l09650"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7d77b65cf2757587db570255c9c10b0">09650</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR1_UART0      0x00000001  // UART0 Reset Control</span>
<a name="l09651"></a>09651 <span class="preprocessor"></span>
<a name="l09652"></a>09652 <span class="comment">//*****************************************************************************</span>
<a name="l09653"></a>09653 <span class="comment">//</span>
<a name="l09654"></a>09654 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCR2 register.</span>
<a name="l09655"></a>09655 <span class="comment">//</span>
<a name="l09656"></a>09656 <span class="comment">//*****************************************************************************</span>
<a name="l09657"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2c3da96fbf43d8d868286de8b2b08b3">09657</a> <span class="preprocessor">#define SYSCTL_SRCR2_USB0       0x00010000  // USB0 Reset Control</span>
<a name="l09658"></a><a class="code" href="tm4c123gh6pm_8h.html#a842c204165a0df5564b37913a92299fb">09658</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_UDMA       0x00002000  // Micro-DMA Reset Control</span>
<a name="l09659"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9e6ded48a9db2e684cdc1a229ca241d">09659</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_GPIOF      0x00000020  // Port F Reset Control</span>
<a name="l09660"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4f24aec48c44ec5b917c8d918dd6418">09660</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_GPIOE      0x00000010  // Port E Reset Control</span>
<a name="l09661"></a><a class="code" href="tm4c123gh6pm_8h.html#a9255c48736961c0922c43acf69248952">09661</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_GPIOD      0x00000008  // Port D Reset Control</span>
<a name="l09662"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3ceeed92b9ea4fb3cafb9d2c22c3ad0">09662</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_GPIOC      0x00000004  // Port C Reset Control</span>
<a name="l09663"></a><a class="code" href="tm4c123gh6pm_8h.html#a349d96d19c02d0edb2b1c3c2ecab21a1">09663</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_GPIOB      0x00000002  // Port B Reset Control</span>
<a name="l09664"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d4daa127c565709971e28afc0144ff6">09664</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCR2_GPIOA      0x00000001  // Port A Reset Control</span>
<a name="l09665"></a>09665 <span class="preprocessor"></span>
<a name="l09666"></a>09666 <span class="comment">//*****************************************************************************</span>
<a name="l09667"></a>09667 <span class="comment">//</span>
<a name="l09668"></a>09668 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span>
<a name="l09669"></a>09669 <span class="comment">//</span>
<a name="l09670"></a>09670 <span class="comment">//*****************************************************************************</span>
<a name="l09671"></a><a class="code" href="tm4c123gh6pm_8h.html#a18544d55076621c4aa39187b1cd711e8">09671</a> <span class="preprocessor">#define SYSCTL_RIS_BOR0RIS      0x00000800  // VDD under BOR0 Raw Interrupt</span>
<a name="l09672"></a>09672 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09673"></a><a class="code" href="tm4c123gh6pm_8h.html#aee4d32490dd5540c64f25fe793262d14">09673</a> <span class="preprocessor">#define SYSCTL_RIS_VDDARIS      0x00000400  // VDDA Power OK Event Raw</span>
<a name="l09674"></a>09674 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09675"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0bfa3bae579b53620e5c32eeea9754c">09675</a> <span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  // MOSC Power Up Raw Interrupt</span>
<a name="l09676"></a>09676 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09677"></a><a class="code" href="tm4c123gh6pm_8h.html#afbff7e2f4937563ef5396053afc6713a">09677</a> <span class="preprocessor">#define SYSCTL_RIS_USBPLLLRIS   0x00000080  // USB PLL Lock Raw Interrupt</span>
<a name="l09678"></a>09678 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09679"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4b46aa0c168f00095a5a4994467c539">09679</a> <span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  // PLL Lock Raw Interrupt Status</span>
<a name="l09680"></a><a class="code" href="tm4c123gh6pm_8h.html#a043a18036c8a16fa3c72fc2823af8a5c">09680</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  // Main Oscillator Failure Raw</span>
<a name="l09681"></a>09681 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09682"></a><a class="code" href="tm4c123gh6pm_8h.html#a35f98406b141692df9b234c1da798fa2">09682</a> <span class="preprocessor">#define SYSCTL_RIS_BOR1RIS      0x00000002  // VDD under BOR1 Raw Interrupt</span>
<a name="l09683"></a>09683 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09684"></a>09684 
<a name="l09685"></a>09685 <span class="comment">//*****************************************************************************</span>
<a name="l09686"></a>09686 <span class="comment">//</span>
<a name="l09687"></a>09687 <span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span>
<a name="l09688"></a>09688 <span class="comment">//</span>
<a name="l09689"></a>09689 <span class="comment">//*****************************************************************************</span>
<a name="l09690"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9ae2a12a85b7dc1218a4b6f83f5a082">09690</a> <span class="preprocessor">#define SYSCTL_IMC_BOR0IM       0x00000800  // VDD under BOR0 Interrupt Mask</span>
<a name="l09691"></a><a class="code" href="tm4c123gh6pm_8h.html#a617c5369370d6e7d08d3d53c5b29b250">09691</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IMC_VDDAIM       0x00000400  // VDDA Power OK Interrupt Mask</span>
<a name="l09692"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e9e13a620e765e7736850ab7679eefc">09692</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  // MOSC Power Up Interrupt Mask</span>
<a name="l09693"></a><a class="code" href="tm4c123gh6pm_8h.html#a18f7c58233d8b834658aa8a7588b1316">09693</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IMC_USBPLLLIM    0x00000080  // USB PLL Lock Interrupt Mask</span>
<a name="l09694"></a><a class="code" href="tm4c123gh6pm_8h.html#af73977c87d091aa6159296f472745bf1">09694</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  // PLL Lock Interrupt Mask</span>
<a name="l09695"></a><a class="code" href="tm4c123gh6pm_8h.html#a54fa62dfa94ad6fe4cf33584b92b1840">09695</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  // Main Oscillator Failure</span>
<a name="l09696"></a>09696 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l09697"></a><a class="code" href="tm4c123gh6pm_8h.html#af10e53746293fd01d103cf3365aa0a54">09697</a> <span class="preprocessor">#define SYSCTL_IMC_BOR1IM       0x00000002  // VDD under BOR1 Interrupt Mask</span>
<a name="l09698"></a>09698 <span class="preprocessor"></span>
<a name="l09699"></a>09699 <span class="comment">//*****************************************************************************</span>
<a name="l09700"></a>09700 <span class="comment">//</span>
<a name="l09701"></a>09701 <span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span>
<a name="l09702"></a>09702 <span class="comment">//</span>
<a name="l09703"></a>09703 <span class="comment">//*****************************************************************************</span>
<a name="l09704"></a><a class="code" href="tm4c123gh6pm_8h.html#a95fd4f8b42271c8c32c9ecdd5195bea0">09704</a> <span class="preprocessor">#define SYSCTL_MISC_BOR0MIS     0x00000800  // VDD under BOR0 Masked Interrupt</span>
<a name="l09705"></a>09705 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09706"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5010702492cc7fa767d03e2e7251474">09706</a> <span class="preprocessor">#define SYSCTL_MISC_VDDAMIS     0x00000400  // VDDA Power OK Masked Interrupt</span>
<a name="l09707"></a>09707 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09708"></a><a class="code" href="tm4c123gh6pm_8h.html#a39b53fa64655b23d0a0fdbf9f604dd46">09708</a> <span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  // MOSC Power Up Masked Interrupt</span>
<a name="l09709"></a>09709 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09710"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d75024828b61b8570be7a518d0d308a">09710</a> <span class="preprocessor">#define SYSCTL_MISC_USBPLLLMIS  0x00000080  // USB PLL Lock Masked Interrupt</span>
<a name="l09711"></a>09711 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09712"></a><a class="code" href="tm4c123gh6pm_8h.html#a393020f45f93446f69823444302de1b4">09712</a> <span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  // PLL Lock Masked Interrupt Status</span>
<a name="l09713"></a><a class="code" href="tm4c123gh6pm_8h.html#a1cd11060075cd940baa520848f9092d8">09713</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  // Main Oscillator Failure Masked</span>
<a name="l09714"></a>09714 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l09715"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6d1a0517fbfcccb21c0a25625b018f4">09715</a> <span class="preprocessor">#define SYSCTL_MISC_BOR1MIS     0x00000002  // VDD under BOR1 Masked Interrupt</span>
<a name="l09716"></a>09716 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l09717"></a>09717 
<a name="l09718"></a>09718 <span class="comment">//*****************************************************************************</span>
<a name="l09719"></a>09719 <span class="comment">//</span>
<a name="l09720"></a>09720 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span>
<a name="l09721"></a>09721 <span class="comment">//</span>
<a name="l09722"></a>09722 <span class="comment">//*****************************************************************************</span>
<a name="l09723"></a><a class="code" href="tm4c123gh6pm_8h.html#a78a489a3461f0a1030166f2eb457b01a">09723</a> <span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  // MOSC Failure Reset</span>
<a name="l09724"></a><a class="code" href="tm4c123gh6pm_8h.html#a5259680ab0eede32935d6b6ee12744f6">09724</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  // Watchdog Timer 1 Reset</span>
<a name="l09725"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8083764645fb2f1c454121a9cd6c280">09725</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  // Software Reset</span>
<a name="l09726"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5ef0182c55f62f02947303b53f6faea">09726</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  // Watchdog Timer 0 Reset</span>
<a name="l09727"></a><a class="code" href="tm4c123gh6pm_8h.html#a09aa727dc2aff547d05a0acd47b2887a">09727</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  // Brown-Out Reset</span>
<a name="l09728"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e84c488a026bab3831a04c55f3b7f27">09728</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  // Power-On Reset</span>
<a name="l09729"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ac589004611f905c614ba65329f91ca">09729</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  // External Reset</span>
<a name="l09730"></a>09730 <span class="preprocessor"></span>
<a name="l09731"></a>09731 <span class="comment">//*****************************************************************************</span>
<a name="l09732"></a>09732 <span class="comment">//</span>
<a name="l09733"></a>09733 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC register.</span>
<a name="l09734"></a>09734 <span class="comment">//</span>
<a name="l09735"></a>09735 <span class="comment">//*****************************************************************************</span>
<a name="l09736"></a><a class="code" href="tm4c123gh6pm_8h.html#a5590c014f49535187c545a5ab327e6a3">09736</a> <span class="preprocessor">#define SYSCTL_RCC_ACG          0x08000000  // Auto Clock Gating</span>
<a name="l09737"></a><a class="code" href="tm4c123gh6pm_8h.html#a719b4628723fd5b2f675a111ef9aa851">09737</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_SYSDIV_M     0x07800000  // System Clock Divisor</span>
<a name="l09738"></a><a class="code" href="tm4c123gh6pm_8h.html#af8fb495f4cdd46774964a5f822087001">09738</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_USESYSDIV    0x00400000  // Enable System Clock Divider</span>
<a name="l09739"></a><a class="code" href="tm4c123gh6pm_8h.html#a10e7f6f0d034bae2138721e90fc9dd6b">09739</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_USEPWMDIV    0x00100000  // Enable PWM Clock Divisor</span>
<a name="l09740"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5d7c28dc903f334f78550806dd3f5fd">09740</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_M     0x000E0000  // PWM Unit Clock Divisor</span>
<a name="l09741"></a><a class="code" href="tm4c123gh6pm_8h.html#a01f48838c712ddf4b86b76682258e3bd">09741</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_2     0x00000000  // PWM clock /2</span>
<a name="l09742"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ebed8830a1a8a604eca53cff3bc4ef8">09742</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_4     0x00020000  // PWM clock /4</span>
<a name="l09743"></a><a class="code" href="tm4c123gh6pm_8h.html#a129ecea0a47ab0c30f54f004b154db07">09743</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_8     0x00040000  // PWM clock /8</span>
<a name="l09744"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4fd684b00e4409765dbd296762536d7">09744</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_16    0x00060000  // PWM clock /16</span>
<a name="l09745"></a><a class="code" href="tm4c123gh6pm_8h.html#a20916fc545dbab9a4ad2a8a9b16578d2">09745</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_32    0x00080000  // PWM clock /32</span>
<a name="l09746"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f38be712c8610d138b05e8e92b56520">09746</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWMDIV_64    0x000A0000  // PWM clock /64</span>
<a name="l09747"></a><a class="code" href="tm4c123gh6pm_8h.html#a35905e3ba9779f862e9e0e6c33061158">09747</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_PWRDN        0x00002000  // PLL Power Down</span>
<a name="l09748"></a><a class="code" href="tm4c123gh6pm_8h.html#a97ff3e281b18a61b1d23718154d69110">09748</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_BYPASS       0x00000800  // PLL Bypass</span>
<a name="l09749"></a><a class="code" href="tm4c123gh6pm_8h.html#a5df997a8860ccb7286d15ba776d5142d">09749</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_M       0x000007C0  // Crystal Value</span>
<a name="l09750"></a><a class="code" href="tm4c123gh6pm_8h.html#a44a8b4241783ac33e9996216ed3dc89b">09750</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_4MHZ    0x00000180  // 4 MHz</span>
<a name="l09751"></a><a class="code" href="tm4c123gh6pm_8h.html#a51d9c6ad2f8cc1cd9b00c2dc303eb7e9">09751</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_4_09MHZ 0x000001C0  // 4.096 MHz</span>
<a name="l09752"></a><a class="code" href="tm4c123gh6pm_8h.html#a38dccf2918ed0618eb84d682584ab39c">09752</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_4_91MHZ 0x00000200  // 4.9152 MHz</span>
<a name="l09753"></a><a class="code" href="tm4c123gh6pm_8h.html#afd1a443f5b1f5fb7619d158d8ce907ee">09753</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_5MHZ    0x00000240  // 5 MHz</span>
<a name="l09754"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fbd56bfc31975d5580993007d59f853">09754</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_5_12MHZ 0x00000280  // 5.12 MHz</span>
<a name="l09755"></a><a class="code" href="tm4c123gh6pm_8h.html#a20d5f738a48a27e368401a91d7d5dfb0">09755</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_6MHZ    0x000002C0  // 6 MHz</span>
<a name="l09756"></a><a class="code" href="tm4c123gh6pm_8h.html#a207cdaad068b86b974b6d2a94155ba4d">09756</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_6_14MHZ 0x00000300  // 6.144 MHz</span>
<a name="l09757"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a4104ca2b6e4ef5bbad05d6c585f3f2">09757</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_7_37MHZ 0x00000340  // 7.3728 MHz</span>
<a name="l09758"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7f6dc891992fbb36479cb93c890b9dc">09758</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_8MHZ    0x00000380  // 8 MHz</span>
<a name="l09759"></a><a class="code" href="tm4c123gh6pm_8h.html#a408c5f958a17c67a996c6f865e07fa2b">09759</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_8_19MHZ 0x000003C0  // 8.192 MHz</span>
<a name="l09760"></a><a class="code" href="tm4c123gh6pm_8h.html#a80613faded2c042888968ed7f16fd34e">09760</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_10MHZ   0x00000400  // 10 MHz</span>
<a name="l09761"></a><a class="code" href="tm4c123gh6pm_8h.html#a12a3c5f4e8faaf23af0ef56f5e8c3882">09761</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_12MHZ   0x00000440  // 12 MHz</span>
<a name="l09762"></a><a class="code" href="tm4c123gh6pm_8h.html#a67d60d68789c681936b41ce0bd142979">09762</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_12_2MHZ 0x00000480  // 12.288 MHz</span>
<a name="l09763"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb76519bbcc9190cac9d3393271db4b8">09763</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_13_5MHZ 0x000004C0  // 13.56 MHz</span>
<a name="l09764"></a><a class="code" href="tm4c123gh6pm_8h.html#a85b074d18af36e8c9321f1ced4ad9bec">09764</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_14_3MHZ 0x00000500  // 14.31818 MHz</span>
<a name="l09765"></a><a class="code" href="tm4c123gh6pm_8h.html#aa74d6bee63b8863a09520df7ed034592">09765</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_16MHZ   0x00000540  // 16 MHz</span>
<a name="l09766"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cbfecf826d684f71d1c16dc2b5b939e">09766</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_16_3MHZ 0x00000580  // 16.384 MHz</span>
<a name="l09767"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e04b22e596a310c35bcdf1ec3f845bd">09767</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_18MHZ   0x000005C0  // 18.0 MHz (USB)</span>
<a name="l09768"></a><a class="code" href="tm4c123gh6pm_8h.html#a644d253b4d636d03d45e856f3d3bd433">09768</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_20MHZ   0x00000600  // 20.0 MHz (USB)</span>
<a name="l09769"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2d75551109a7cc91335aa79d3333f7d">09769</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_24MHZ   0x00000640  // 24.0 MHz (USB)</span>
<a name="l09770"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f011bc79c6165c8fe69ecd5170eaf9c">09770</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_XTAL_25MHZ   0x00000680  // 25.0 MHz (USB)</span>
<a name="l09771"></a><a class="code" href="tm4c123gh6pm_8h.html#a75e7bedea67b510c86da55247b5fb2ac">09771</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_OSCSRC_M     0x00000030  // Oscillator Source</span>
<a name="l09772"></a><a class="code" href="tm4c123gh6pm_8h.html#af3941f513e108623482be430f3f7b53d">09772</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_OSCSRC_MAIN  0x00000000  // MOSC</span>
<a name="l09773"></a><a class="code" href="tm4c123gh6pm_8h.html#ac778c87d200296b59cd6f1677e7dc933">09773</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT   0x00000010  // IOSC</span>
<a name="l09774"></a><a class="code" href="tm4c123gh6pm_8h.html#a5886833e87f9efa8145163267953ca50">09774</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_OSCSRC_INT4  0x00000020  // IOSC/4</span>
<a name="l09775"></a><a class="code" href="tm4c123gh6pm_8h.html#af2ddb4f47bb269217c0ecd59dfa741c8">09775</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_OSCSRC_30    0x00000030  // LFIOSC</span>
<a name="l09776"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d2bb3a1bc4e46017c5c8f25185e3ed3">09776</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_MOSCDIS      0x00000001  // Main Oscillator Disable</span>
<a name="l09777"></a><a class="code" href="tm4c123gh6pm_8h.html#acec4f9e17ebfb07b682d8a59693a8db3">09777</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC_SYSDIV_S     23</span>
<a name="l09778"></a>09778 <span class="preprocessor"></span>
<a name="l09779"></a>09779 <span class="comment">//*****************************************************************************</span>
<a name="l09780"></a>09780 <span class="comment">//</span>
<a name="l09781"></a>09781 <span class="comment">// The following are defines for the bit fields in the SYSCTL_GPIOHBCTL</span>
<a name="l09782"></a>09782 <span class="comment">// register.</span>
<a name="l09783"></a>09783 <span class="comment">//</span>
<a name="l09784"></a>09784 <span class="comment">//*****************************************************************************</span>
<a name="l09785"></a><a class="code" href="tm4c123gh6pm_8h.html#a0483090ce2140b5db668459ae294d12e">09785</a> <span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTF  0x00000020  // Port F Advanced High-Performance</span>
<a name="l09786"></a>09786 <span class="preprocessor"></span>                                            <span class="comment">// Bus</span>
<a name="l09787"></a><a class="code" href="tm4c123gh6pm_8h.html#a17d2d81d71284849b077d6e446ebc06a">09787</a> <span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTE  0x00000010  // Port E Advanced High-Performance</span>
<a name="l09788"></a>09788 <span class="preprocessor"></span>                                            <span class="comment">// Bus</span>
<a name="l09789"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c2eda9f1a6327b6a8231658c669bda7">09789</a> <span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTD  0x00000008  // Port D Advanced High-Performance</span>
<a name="l09790"></a>09790 <span class="preprocessor"></span>                                            <span class="comment">// Bus</span>
<a name="l09791"></a><a class="code" href="tm4c123gh6pm_8h.html#ad23f76581152dc78675508920b334e52">09791</a> <span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTC  0x00000004  // Port C Advanced High-Performance</span>
<a name="l09792"></a>09792 <span class="preprocessor"></span>                                            <span class="comment">// Bus</span>
<a name="l09793"></a><a class="code" href="tm4c123gh6pm_8h.html#a30e677036aef32db26aae7297b732baa">09793</a> <span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTB  0x00000002  // Port B Advanced High-Performance</span>
<a name="l09794"></a>09794 <span class="preprocessor"></span>                                            <span class="comment">// Bus</span>
<a name="l09795"></a><a class="code" href="tm4c123gh6pm_8h.html#acbf33723e49cff0a0748381de5933880">09795</a> <span class="preprocessor">#define SYSCTL_GPIOHBCTL_PORTA  0x00000001  // Port A Advanced High-Performance</span>
<a name="l09796"></a>09796 <span class="preprocessor"></span>                                            <span class="comment">// Bus</span>
<a name="l09797"></a>09797 
<a name="l09798"></a>09798 <span class="comment">//*****************************************************************************</span>
<a name="l09799"></a>09799 <span class="comment">//</span>
<a name="l09800"></a>09800 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCC2 register.</span>
<a name="l09801"></a>09801 <span class="comment">//</span>
<a name="l09802"></a>09802 <span class="comment">//*****************************************************************************</span>
<a name="l09803"></a><a class="code" href="tm4c123gh6pm_8h.html#ae5f20734a9ca83207a16e5ef75318940">09803</a> <span class="preprocessor">#define SYSCTL_RCC2_USERCC2     0x80000000  // Use RCC2</span>
<a name="l09804"></a><a class="code" href="tm4c123gh6pm_8h.html#aa06ac42bcfd26bc1d713eba6f7acf74d">09804</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_DIV400      0x40000000  // Divide PLL as 400 MHz vs. 200</span>
<a name="l09805"></a>09805 <span class="preprocessor"></span>                                            <span class="comment">// MHz</span>
<a name="l09806"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f848a6822999ad303f55dcec9e9066b">09806</a> <span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_M   0x1F800000  // System Clock Divisor 2</span>
<a name="l09807"></a><a class="code" href="tm4c123gh6pm_8h.html#a22f13ac333a74a868044424d01f853b3">09807</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2LSB  0x00400000  // Additional LSB for SYSDIV2</span>
<a name="l09808"></a><a class="code" href="tm4c123gh6pm_8h.html#a27e58030fca66cf089e0fd0229c0db28">09808</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_USBPWRDN    0x00004000  // Power-Down USB PLL</span>
<a name="l09809"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aeb661402986a55ada899546102f7df">09809</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_PWRDN2      0x00002000  // Power-Down PLL 2</span>
<a name="l09810"></a><a class="code" href="tm4c123gh6pm_8h.html#a00ba5e9742453395621589a080457f63">09810</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_BYPASS2     0x00000800  // PLL Bypass 2</span>
<a name="l09811"></a><a class="code" href="tm4c123gh6pm_8h.html#afdb53185ed0afb41bf88b1db0366084b">09811</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_M   0x00000070  // Oscillator Source 2</span>
<a name="l09812"></a><a class="code" href="tm4c123gh6pm_8h.html#a34642a723febd6019770b96e0cdf33f9">09812</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_MO  0x00000000  // MOSC</span>
<a name="l09813"></a><a class="code" href="tm4c123gh6pm_8h.html#a8dd5ce38019792e638eac02ba2fdfa03">09813</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO  0x00000010  // PIOSC</span>
<a name="l09814"></a><a class="code" href="tm4c123gh6pm_8h.html#a8615d3489722b0a364795d1ba561a20b">09814</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_IO4 0x00000020  // PIOSC/4</span>
<a name="l09815"></a><a class="code" href="tm4c123gh6pm_8h.html#a78b0d3729fddcec07ce810fc59cb5f5c">09815</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_30  0x00000030  // LFIOSC</span>
<a name="l09816"></a><a class="code" href="tm4c123gh6pm_8h.html#ad9a3749bef22de7ffc9a143011b0178b">09816</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_OSCSRC2_32  0x00000070  // 32.768 kHz</span>
<a name="l09817"></a><a class="code" href="tm4c123gh6pm_8h.html#aed06c906f00b879806419ee043f2d78c">09817</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCC2_SYSDIV2_S   23</span>
<a name="l09818"></a>09818 <span class="preprocessor"></span>
<a name="l09819"></a>09819 <span class="comment">//*****************************************************************************</span>
<a name="l09820"></a>09820 <span class="comment">//</span>
<a name="l09821"></a>09821 <span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span>
<a name="l09822"></a>09822 <span class="comment">//</span>
<a name="l09823"></a>09823 <span class="comment">//*****************************************************************************</span>
<a name="l09824"></a><a class="code" href="tm4c123gh6pm_8h.html#aad290593a7a5690ac2f0515a1ef83cb8">09824</a> <span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  // No Crystal Connected</span>
<a name="l09825"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7a5cb84236f5c8c176ed467c578dbd2">09825</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  // MOSC Failure Action</span>
<a name="l09826"></a><a class="code" href="tm4c123gh6pm_8h.html#a092e760a4bc66d3544f29ff175df9366">09826</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  // Clock Validation for MOSC</span>
<a name="l09827"></a>09827 <span class="preprocessor"></span>
<a name="l09828"></a>09828 <span class="comment">//*****************************************************************************</span>
<a name="l09829"></a>09829 <span class="comment">//</span>
<a name="l09830"></a>09830 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC0 register.</span>
<a name="l09831"></a>09831 <span class="comment">//</span>
<a name="l09832"></a>09832 <span class="comment">//*****************************************************************************</span>
<a name="l09833"></a><a class="code" href="tm4c123gh6pm_8h.html#a4fa825c53cc10308fdc00118c808aaaa">09833</a> <span class="preprocessor">#define SYSCTL_RCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span>
<a name="l09834"></a><a class="code" href="tm4c123gh6pm_8h.html#af6f5ddb29a30b20af1155b9a1a3de252">09834</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span>
<a name="l09835"></a><a class="code" href="tm4c123gh6pm_8h.html#a054565f6e713f12067a1a28679c329a5">09835</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span>
<a name="l09836"></a><a class="code" href="tm4c123gh6pm_8h.html#a1984549e63d7fca57778cafa54676797">09836</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span>
<a name="l09837"></a><a class="code" href="tm4c123gh6pm_8h.html#aff8aded250106fc10c74bad999b10da9">09837</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span>
<a name="l09838"></a><a class="code" href="tm4c123gh6pm_8h.html#a98e1b15bb56b59c0896a2840ecf77f74">09838</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span>
<a name="l09839"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e40813c301962e9e45ac373c0c83f6c">09839</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_M  0x00000C00  // ADC1 Sample Speed</span>
<a name="l09840"></a><a class="code" href="tm4c123gh6pm_8h.html#a09bff4e86f9034da350a2f023ba9ffc3">09840</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_125K                                             \</span>
<a name="l09841"></a>09841 <span class="preprocessor">                                0x00000000  // 125K samples/second</span>
<a name="l09842"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0b3d6d0d43173ef7d4cce6ea461c6b2">09842</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_250K                                             \</span>
<a name="l09843"></a>09843 <span class="preprocessor">                                0x00000400  // 250K samples/second</span>
<a name="l09844"></a><a class="code" href="tm4c123gh6pm_8h.html#ada155016fa7c2bb5e6e7456519e1ce18">09844</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_500K                                             \</span>
<a name="l09845"></a>09845 <span class="preprocessor">                                0x00000800  // 500K samples/second</span>
<a name="l09846"></a><a class="code" href="tm4c123gh6pm_8h.html#a945bd242ec87cdbefa4c5483f3caa46a">09846</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC1SPD_1M 0x00000C00  // 1M samples/second</span>
<a name="l09847"></a><a class="code" href="tm4c123gh6pm_8h.html#a4733c11342c7a7a41f041473ed2c3b4c">09847</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_M  0x00000300  // ADC0 Sample Speed</span>
<a name="l09848"></a><a class="code" href="tm4c123gh6pm_8h.html#a66994fb6d22ec2f42398087612ed2afe">09848</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_125K                                             \</span>
<a name="l09849"></a>09849 <span class="preprocessor">                                0x00000000  // 125K samples/second</span>
<a name="l09850"></a><a class="code" href="tm4c123gh6pm_8h.html#acaf34b6ffe0a073bf86249b3db8ceccd">09850</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_250K                                             \</span>
<a name="l09851"></a>09851 <span class="preprocessor">                                0x00000100  // 250K samples/second</span>
<a name="l09852"></a><a class="code" href="tm4c123gh6pm_8h.html#ad2341f69b5af4903560c0d0fc0e2de4e">09852</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_500K                                             \</span>
<a name="l09853"></a>09853 <span class="preprocessor">                                0x00000200  // 500K samples/second</span>
<a name="l09854"></a><a class="code" href="tm4c123gh6pm_8h.html#acfb87a2ca7a6b7ed068e86e0589ac9a0">09854</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_ADC0SPD_1M 0x00000300  // 1M samples/second</span>
<a name="l09855"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cb3a3cbfd6490b48e55017b41acb0a8">09855</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_HIB        0x00000040  // HIB Clock Gating Control</span>
<a name="l09856"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b86443842b3eb4d52682cc0497f269b">09856</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span>
<a name="l09857"></a>09857 <span class="preprocessor"></span>
<a name="l09858"></a>09858 <span class="comment">//*****************************************************************************</span>
<a name="l09859"></a>09859 <span class="comment">//</span>
<a name="l09860"></a>09860 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC1 register.</span>
<a name="l09861"></a>09861 <span class="comment">//</span>
<a name="l09862"></a>09862 <span class="comment">//*****************************************************************************</span>
<a name="l09863"></a><a class="code" href="tm4c123gh6pm_8h.html#a516a369bcadbdbf7b137adeefa64279b">09863</a> <span class="preprocessor">#define SYSCTL_RCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span>
<a name="l09864"></a><a class="code" href="tm4c123gh6pm_8h.html#a36519538cd21e61b0678f6f052fd8625">09864</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span>
<a name="l09865"></a><a class="code" href="tm4c123gh6pm_8h.html#a9133e29a061c902bc0043fe7ca1c77db">09865</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span>
<a name="l09866"></a><a class="code" href="tm4c123gh6pm_8h.html#a345acd380b150f5fc87775276de29c76">09866</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span>
<a name="l09867"></a><a class="code" href="tm4c123gh6pm_8h.html#a07cf1babc4fac716141b8ebe171fac2f">09867</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span>
<a name="l09868"></a><a class="code" href="tm4c123gh6pm_8h.html#ac151cde781f0cd2ffd54e94a0db1355a">09868</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span>
<a name="l09869"></a><a class="code" href="tm4c123gh6pm_8h.html#afc18f2ed044aba52b8223ff5b8ecdb09">09869</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span>
<a name="l09870"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ac0f12c064bac7f248458b23fed465f">09870</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span>
<a name="l09871"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3327aecbc05c3e277580d2e0de0b2a2">09871</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span>
<a name="l09872"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ebd5f79b8814794f5e80eda081a3ed4">09872</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span>
<a name="l09873"></a><a class="code" href="tm4c123gh6pm_8h.html#a0007d85059eb36d4ccad50aa11dacc5c">09873</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span>
<a name="l09874"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa0e574200e7b899b6ae6bd60da59810">09874</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span>
<a name="l09875"></a><a class="code" href="tm4c123gh6pm_8h.html#a88a7622b1f52ecabdc9fe73d023bce23">09875</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span>
<a name="l09876"></a><a class="code" href="tm4c123gh6pm_8h.html#a980d7adb514a86ea683a954fbcbe2e4d">09876</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span>
<a name="l09877"></a><a class="code" href="tm4c123gh6pm_8h.html#a8dde884efaa1896c9deacae5c6ac2029">09877</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span>
<a name="l09878"></a>09878 <span class="preprocessor"></span>
<a name="l09879"></a>09879 <span class="comment">//*****************************************************************************</span>
<a name="l09880"></a>09880 <span class="comment">//</span>
<a name="l09881"></a>09881 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGC2 register.</span>
<a name="l09882"></a>09882 <span class="comment">//</span>
<a name="l09883"></a>09883 <span class="comment">//*****************************************************************************</span>
<a name="l09884"></a><a class="code" href="tm4c123gh6pm_8h.html#af7dff4df47fc3d934a5d385e22f8f116">09884</a> <span class="preprocessor">#define SYSCTL_RCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span>
<a name="l09885"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2e6deb5921a2eec91dfc3c9cf5a46ae">09885</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span>
<a name="l09886"></a><a class="code" href="tm4c123gh6pm_8h.html#a479df5cf9ff4cff7dfc010cd7eb7eac7">09886</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span>
<a name="l09887"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d88112e11386e8240b771652bc12deb">09887</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span>
<a name="l09888"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bb4617e52a33f77da598a37e906fe56">09888</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span>
<a name="l09889"></a><a class="code" href="tm4c123gh6pm_8h.html#a3447f7d25ae3f5fda0467185c0e7f9be">09889</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span>
<a name="l09890"></a><a class="code" href="tm4c123gh6pm_8h.html#acd94341ad0023fe7d3be88920c0de2b8">09890</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span>
<a name="l09891"></a><a class="code" href="tm4c123gh6pm_8h.html#ab08336a56e19af04b62a6ed19c937c32">09891</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_RCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span>
<a name="l09892"></a>09892 <span class="preprocessor"></span>
<a name="l09893"></a>09893 <span class="comment">//*****************************************************************************</span>
<a name="l09894"></a>09894 <span class="comment">//</span>
<a name="l09895"></a>09895 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC0 register.</span>
<a name="l09896"></a>09896 <span class="comment">//</span>
<a name="l09897"></a>09897 <span class="comment">//*****************************************************************************</span>
<a name="l09898"></a><a class="code" href="tm4c123gh6pm_8h.html#a87ad52f39f480c7dc1f9873c26043c4d">09898</a> <span class="preprocessor">#define SYSCTL_SCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span>
<a name="l09899"></a><a class="code" href="tm4c123gh6pm_8h.html#a787ba7e92c0802034b2c4095fa2bddb2">09899</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span>
<a name="l09900"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b4ddb156c36f679868fa07890200b01">09900</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span>
<a name="l09901"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb1cdc3bdacfac85a5d3a83ba9942ef7">09901</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span>
<a name="l09902"></a><a class="code" href="tm4c123gh6pm_8h.html#a58d8458856d71a4257b91576b821cf2e">09902</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span>
<a name="l09903"></a><a class="code" href="tm4c123gh6pm_8h.html#aedcfb30e25b838b940a37add4adf4ac7">09903</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span>
<a name="l09904"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d235313d17cf8b3da736e71e2882522">09904</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_HIB        0x00000040  // HIB Clock Gating Control</span>
<a name="l09905"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ea078d4757444822e2c0090975b10cd">09905</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span>
<a name="l09906"></a>09906 <span class="preprocessor"></span>
<a name="l09907"></a>09907 <span class="comment">//*****************************************************************************</span>
<a name="l09908"></a>09908 <span class="comment">//</span>
<a name="l09909"></a>09909 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC1 register.</span>
<a name="l09910"></a>09910 <span class="comment">//</span>
<a name="l09911"></a>09911 <span class="comment">//*****************************************************************************</span>
<a name="l09912"></a><a class="code" href="tm4c123gh6pm_8h.html#afcb0e34050fc6869715ca73aaf3e2ca6">09912</a> <span class="preprocessor">#define SYSCTL_SCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span>
<a name="l09913"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1831e1514f4bee868ef2a2c867712e3">09913</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span>
<a name="l09914"></a><a class="code" href="tm4c123gh6pm_8h.html#a1833f84664bceef67c2a2fcfa7e0a92c">09914</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span>
<a name="l09915"></a><a class="code" href="tm4c123gh6pm_8h.html#a8baecc77f8e7f553ac887702eb91ffe7">09915</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span>
<a name="l09916"></a><a class="code" href="tm4c123gh6pm_8h.html#a76f84ada8fe14f3cbe584ebf9c7afd91">09916</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span>
<a name="l09917"></a><a class="code" href="tm4c123gh6pm_8h.html#a449dbbf8b57ad46035d1c825bb1bed15">09917</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span>
<a name="l09918"></a><a class="code" href="tm4c123gh6pm_8h.html#a51d3f290a5156bf36ccb4dc7ddb8cca7">09918</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span>
<a name="l09919"></a><a class="code" href="tm4c123gh6pm_8h.html#a03010ace78fdd719b736816f75c99460">09919</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span>
<a name="l09920"></a><a class="code" href="tm4c123gh6pm_8h.html#a85bf854f82dbd156faf1a35b1f8a6104">09920</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span>
<a name="l09921"></a><a class="code" href="tm4c123gh6pm_8h.html#a79bcbbca1a1ae97363795c6cabcc7695">09921</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span>
<a name="l09922"></a><a class="code" href="tm4c123gh6pm_8h.html#a262459a3d1d3cb690ee2a5790593b7b9">09922</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span>
<a name="l09923"></a><a class="code" href="tm4c123gh6pm_8h.html#a384a7562ced11297cd070b74e5f79c95">09923</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span>
<a name="l09924"></a><a class="code" href="tm4c123gh6pm_8h.html#a6fb1f8e476c830255640dd1a8cfd8a96">09924</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span>
<a name="l09925"></a><a class="code" href="tm4c123gh6pm_8h.html#ab2ead37d9a6768dbe2f0f51d77a26acd">09925</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span>
<a name="l09926"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cd965f0c3c6dfb78c7fb4eed89929af">09926</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span>
<a name="l09927"></a>09927 <span class="preprocessor"></span>
<a name="l09928"></a>09928 <span class="comment">//*****************************************************************************</span>
<a name="l09929"></a>09929 <span class="comment">//</span>
<a name="l09930"></a>09930 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGC2 register.</span>
<a name="l09931"></a>09931 <span class="comment">//</span>
<a name="l09932"></a>09932 <span class="comment">//*****************************************************************************</span>
<a name="l09933"></a><a class="code" href="tm4c123gh6pm_8h.html#a30765c3fdbdbf0dd6303ddd1b007bf04">09933</a> <span class="preprocessor">#define SYSCTL_SCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span>
<a name="l09934"></a><a class="code" href="tm4c123gh6pm_8h.html#a4aaff188177c40155d1a6869433ff0f6">09934</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span>
<a name="l09935"></a><a class="code" href="tm4c123gh6pm_8h.html#a4148f3dc352d37c0cc970c0146aee83c">09935</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span>
<a name="l09936"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ed3a48a104d34ca80957689517c755a">09936</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span>
<a name="l09937"></a><a class="code" href="tm4c123gh6pm_8h.html#aee46cc3964fa56e75ccbe762c375224c">09937</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span>
<a name="l09938"></a><a class="code" href="tm4c123gh6pm_8h.html#a21040b3a61660ac3b0d7d9a6f02b0d4d">09938</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span>
<a name="l09939"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf34e69dc578897dc2d8c851ef447f70">09939</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span>
<a name="l09940"></a><a class="code" href="tm4c123gh6pm_8h.html#a7283d5e1af6a050235b48ce35311c518">09940</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span>
<a name="l09941"></a>09941 <span class="preprocessor"></span>
<a name="l09942"></a>09942 <span class="comment">//*****************************************************************************</span>
<a name="l09943"></a>09943 <span class="comment">//</span>
<a name="l09944"></a>09944 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC0 register.</span>
<a name="l09945"></a>09945 <span class="comment">//</span>
<a name="l09946"></a>09946 <span class="comment">//*****************************************************************************</span>
<a name="l09947"></a><a class="code" href="tm4c123gh6pm_8h.html#a0edeb229bd867179fcfc9cb346d94bb9">09947</a> <span class="preprocessor">#define SYSCTL_DCGC0_WDT1       0x10000000  // WDT1 Clock Gating Control</span>
<a name="l09948"></a><a class="code" href="tm4c123gh6pm_8h.html#a495b4baedc2b02f242d9529b469057f5">09948</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_CAN1       0x02000000  // CAN1 Clock Gating Control</span>
<a name="l09949"></a><a class="code" href="tm4c123gh6pm_8h.html#a13ac382cf734e902c0187572d4aafd07">09949</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_CAN0       0x01000000  // CAN0 Clock Gating Control</span>
<a name="l09950"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1a2de4587ec6da6abc43abe55b2b36e">09950</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_PWM0       0x00100000  // PWM Clock Gating Control</span>
<a name="l09951"></a><a class="code" href="tm4c123gh6pm_8h.html#a041a059253ec68942447932b08f0ce0c">09951</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_ADC1       0x00020000  // ADC1 Clock Gating Control</span>
<a name="l09952"></a><a class="code" href="tm4c123gh6pm_8h.html#a54aa48944b31b3613e8099cb38a892e4">09952</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_ADC0       0x00010000  // ADC0 Clock Gating Control</span>
<a name="l09953"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb4d5a976f40af197b54ec45dec582de">09953</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_HIB        0x00000040  // HIB Clock Gating Control</span>
<a name="l09954"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa5a0278e70e2fdca90da8eeee350bcb">09954</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC0_WDT0       0x00000008  // WDT0 Clock Gating Control</span>
<a name="l09955"></a>09955 <span class="preprocessor"></span>
<a name="l09956"></a>09956 <span class="comment">//*****************************************************************************</span>
<a name="l09957"></a>09957 <span class="comment">//</span>
<a name="l09958"></a>09958 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC1 register.</span>
<a name="l09959"></a>09959 <span class="comment">//</span>
<a name="l09960"></a>09960 <span class="comment">//*****************************************************************************</span>
<a name="l09961"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2869772c2a8d08ead8057ac9cfa1928">09961</a> <span class="preprocessor">#define SYSCTL_DCGC1_COMP1      0x02000000  // Analog Comparator 1 Clock Gating</span>
<a name="l09962"></a><a class="code" href="tm4c123gh6pm_8h.html#ac24c4d633b3a0d60f242d59b33c02ff0">09962</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_COMP0      0x01000000  // Analog Comparator 0 Clock Gating</span>
<a name="l09963"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f58979f1200c7027fb20649ab03f7bf">09963</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_TIMER3     0x00080000  // Timer 3 Clock Gating Control</span>
<a name="l09964"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a77b61125b36c0b74ac8c9cf9bc018d">09964</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_TIMER2     0x00040000  // Timer 2 Clock Gating Control</span>
<a name="l09965"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ff2852ac55277332554afc94a8b299d">09965</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_TIMER1     0x00020000  // Timer 1 Clock Gating Control</span>
<a name="l09966"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ea3fb19368465217a9f7840607400d0">09966</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_TIMER0     0x00010000  // Timer 0 Clock Gating Control</span>
<a name="l09967"></a><a class="code" href="tm4c123gh6pm_8h.html#aaeed73afd7c63d4b66337aecdd0a6af5">09967</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_I2C1       0x00004000  // I2C1 Clock Gating Control</span>
<a name="l09968"></a><a class="code" href="tm4c123gh6pm_8h.html#a84b1633dc62d0037d7ec6ce4c887c995">09968</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_I2C0       0x00001000  // I2C0 Clock Gating Control</span>
<a name="l09969"></a><a class="code" href="tm4c123gh6pm_8h.html#a9cb5444c601e3b89b160eb4d37125c33">09969</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_QEI1       0x00000200  // QEI1 Clock Gating Control</span>
<a name="l09970"></a><a class="code" href="tm4c123gh6pm_8h.html#af94b77fbc2c8d2a26c86e267e16d5bdf">09970</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_QEI0       0x00000100  // QEI0 Clock Gating Control</span>
<a name="l09971"></a><a class="code" href="tm4c123gh6pm_8h.html#a054508a788b05f63170f156bc42c2e5a">09971</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_SSI1       0x00000020  // SSI1 Clock Gating Control</span>
<a name="l09972"></a><a class="code" href="tm4c123gh6pm_8h.html#a85c4d9cd69df8a87841cfc17c1d82c03">09972</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_SSI0       0x00000010  // SSI0 Clock Gating Control</span>
<a name="l09973"></a><a class="code" href="tm4c123gh6pm_8h.html#ab68f59f7b86a1687904f9b11aef570a1">09973</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_UART2      0x00000004  // UART2 Clock Gating Control</span>
<a name="l09974"></a><a class="code" href="tm4c123gh6pm_8h.html#a78c3be80bbdf7ae01409e02fdf28d867">09974</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_UART1      0x00000002  // UART1 Clock Gating Control</span>
<a name="l09975"></a><a class="code" href="tm4c123gh6pm_8h.html#afeb83530d7f1db573fab2faabfe5680d">09975</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC1_UART0      0x00000001  // UART0 Clock Gating Control</span>
<a name="l09976"></a>09976 <span class="preprocessor"></span>
<a name="l09977"></a>09977 <span class="comment">//*****************************************************************************</span>
<a name="l09978"></a>09978 <span class="comment">//</span>
<a name="l09979"></a>09979 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGC2 register.</span>
<a name="l09980"></a>09980 <span class="comment">//</span>
<a name="l09981"></a>09981 <span class="comment">//*****************************************************************************</span>
<a name="l09982"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b70baea79eee5466573253dcf1b50e0">09982</a> <span class="preprocessor">#define SYSCTL_DCGC2_USB0       0x00010000  // USB0 Clock Gating Control</span>
<a name="l09983"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ddd53e563d543ded59ac8670f76738b">09983</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_UDMA       0x00002000  // Micro-DMA Clock Gating Control</span>
<a name="l09984"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f5577fc5dcc341a73478b7ba69256d8">09984</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_GPIOF      0x00000020  // Port F Clock Gating Control</span>
<a name="l09985"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fb604bde52ee8c63864efffb782b9a4">09985</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_GPIOE      0x00000010  // Port E Clock Gating Control</span>
<a name="l09986"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1c1883b097d1f7fdb178d930bc63c5d">09986</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_GPIOD      0x00000008  // Port D Clock Gating Control</span>
<a name="l09987"></a><a class="code" href="tm4c123gh6pm_8h.html#a96c899698881e6446e7d8a913531d462">09987</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_GPIOC      0x00000004  // Port C Clock Gating Control</span>
<a name="l09988"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4fdf4dc89e4eba524554f06b651f9c5">09988</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_GPIOB      0x00000002  // Port B Clock Gating Control</span>
<a name="l09989"></a><a class="code" href="tm4c123gh6pm_8h.html#a32d3a2ba89d711da867ef980784a57d8">09989</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DCGC2_GPIOA      0x00000001  // Port A Clock Gating Control</span>
<a name="l09990"></a>09990 <span class="preprocessor"></span>
<a name="l09991"></a>09991 <span class="comment">//*****************************************************************************</span>
<a name="l09992"></a>09992 <span class="comment">//</span>
<a name="l09993"></a>09993 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPCLKCFG</span>
<a name="l09994"></a>09994 <span class="comment">// register.</span>
<a name="l09995"></a>09995 <span class="comment">//</span>
<a name="l09996"></a>09996 <span class="comment">//*****************************************************************************</span>
<a name="l09997"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b3c59ae3b3863589ef68e67c4202dac">09997</a> <span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_M   0x1F800000  // Divider Field Override</span>
<a name="l09998"></a><a class="code" href="tm4c123gh6pm_8h.html#a9445639f8c69fde7b3b9ca1549829fea">09998</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_M   0x00000070  // Clock Source</span>
<a name="l09999"></a><a class="code" href="tm4c123gh6pm_8h.html#a47879a1e439ec6cb70e5c2cecf9a6929">09999</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IGN 0x00000000  // MOSC</span>
<a name="l10000"></a><a class="code" href="tm4c123gh6pm_8h.html#a0aaa16a439396f6e8353519efc2e768a">10000</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_IO  0x00000010  // PIOSC</span>
<a name="l10001"></a><a class="code" href="tm4c123gh6pm_8h.html#ae070195b67d298f67f224248df29e62c">10001</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_30  0x00000030  // LFIOSC</span>
<a name="l10002"></a><a class="code" href="tm4c123gh6pm_8h.html#a04591e2b4f082dbe4761b9f481dc7492">10002</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_O_32  0x00000070  // 32.768 kHz</span>
<a name="l10003"></a><a class="code" href="tm4c123gh6pm_8h.html#a720a444612d5689f976c6ad57317a58b">10003</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_PIOSCPD                                             \</span>
<a name="l10004"></a>10004 <span class="preprocessor">                                0x00000002  // PIOSC Power Down Request</span>
<a name="l10005"></a><a class="code" href="tm4c123gh6pm_8h.html#a1600d3436ff602162d7965675f0d7d85">10005</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPCLKCFG_D_S   23</span>
<a name="l10006"></a>10006 <span class="preprocessor"></span>
<a name="l10007"></a>10007 <span class="comment">//*****************************************************************************</span>
<a name="l10008"></a>10008 <span class="comment">//</span>
<a name="l10009"></a>10009 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span>
<a name="l10010"></a>10010 <span class="comment">//</span>
<a name="l10011"></a>10011 <span class="comment">//*****************************************************************************</span>
<a name="l10012"></a><a class="code" href="tm4c123gh6pm_8h.html#a23fe88bea7d69df255daedf476353743">10012</a> <span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  // FPU Present</span>
<a name="l10013"></a>10013 <span class="preprocessor"></span>
<a name="l10014"></a>10014 <span class="comment">//*****************************************************************************</span>
<a name="l10015"></a>10015 <span class="comment">//</span>
<a name="l10016"></a>10016 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span>
<a name="l10017"></a>10017 <span class="comment">// register.</span>
<a name="l10018"></a>10018 <span class="comment">//</span>
<a name="l10019"></a>10019 <span class="comment">//*****************************************************************************</span>
<a name="l10020"></a><a class="code" href="tm4c123gh6pm_8h.html#abe8883f93985822cf049113037a37158">10020</a> <span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  // Use User Trim Value</span>
<a name="l10021"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b7490f14b79ecf8591ed125410c3b91">10021</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  // Start Calibration</span>
<a name="l10022"></a><a class="code" href="tm4c123gh6pm_8h.html#a5cae7d8761f0d7acde6a1a5ca285d3e5">10022</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  // Update Trim</span>
<a name="l10023"></a><a class="code" href="tm4c123gh6pm_8h.html#a90a55644ee915ecbec011e27cd7811ba">10023</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  // User Trim Value</span>
<a name="l10024"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8c57369d862cdcc95680f165bc2c963">10024</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span>
<a name="l10025"></a>10025 <span class="preprocessor"></span>
<a name="l10026"></a>10026 <span class="comment">//*****************************************************************************</span>
<a name="l10027"></a>10027 <span class="comment">//</span>
<a name="l10028"></a>10028 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span>
<a name="l10029"></a>10029 <span class="comment">// register.</span>
<a name="l10030"></a>10030 <span class="comment">//</span>
<a name="l10031"></a>10031 <span class="comment">//*****************************************************************************</span>
<a name="l10032"></a><a class="code" href="tm4c123gh6pm_8h.html#a2af2bc00a2a44ac8a7896ebc6607239c">10032</a> <span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  // Default Trim Value</span>
<a name="l10033"></a><a class="code" href="tm4c123gh6pm_8h.html#a44ca577d83c7d3ab213c6d167b72fcfd">10033</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  // Calibration Result</span>
<a name="l10034"></a><a class="code" href="tm4c123gh6pm_8h.html#afdf0d5f5291f6b7d90d9e07e51cd6b65">10034</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  // Calibration has not been</span>
<a name="l10035"></a>10035 <span class="preprocessor"></span>                                            <span class="comment">// attempted</span>
<a name="l10036"></a><a class="code" href="tm4c123gh6pm_8h.html#a21ba5d553e4388eca1e6f889afd5adf6">10036</a> <span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  // The last calibration operation</span>
<a name="l10037"></a>10037 <span class="preprocessor"></span>                                            <span class="comment">// completed to meet 1% accuracy</span>
<a name="l10038"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d43d2bbf8113c11892d6724160f25a8">10038</a> <span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  // The last calibration operation</span>
<a name="l10039"></a>10039 <span class="preprocessor"></span>                                            <span class="comment">// failed to meet 1% accuracy</span>
<a name="l10040"></a><a class="code" href="tm4c123gh6pm_8h.html#aa992d6d3707a3b716b341b2fd94ee829">10040</a> <span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  // Calibration Trim Value</span>
<a name="l10041"></a><a class="code" href="tm4c123gh6pm_8h.html#afda061fee0d481ac8a52b6cf3c7119a3">10041</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span>
<a name="l10042"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ae7787ca4296d295cab0c8f32cffc65">10042</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span>
<a name="l10043"></a>10043 <span class="preprocessor"></span>
<a name="l10044"></a>10044 <span class="comment">//*****************************************************************************</span>
<a name="l10045"></a>10045 <span class="comment">//</span>
<a name="l10046"></a>10046 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span>
<a name="l10047"></a>10047 <span class="comment">// register.</span>
<a name="l10048"></a>10048 <span class="comment">//</span>
<a name="l10049"></a>10049 <span class="comment">//*****************************************************************************</span>
<a name="l10050"></a><a class="code" href="tm4c123gh6pm_8h.html#afef9d1e924a08a717cd2a179415f87ee">10050</a> <span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  // PLL M Fractional Value</span>
<a name="l10051"></a><a class="code" href="tm4c123gh6pm_8h.html#a06f10c3bb3998d174a15051fed182d22">10051</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  // PLL M Integer Value</span>
<a name="l10052"></a><a class="code" href="tm4c123gh6pm_8h.html#a74a0cb30677d19f64ab7e3f34b093759">10052</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span>
<a name="l10053"></a><a class="code" href="tm4c123gh6pm_8h.html#a886a4cecfba3b1123f6d99a6b0312775">10053</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span>
<a name="l10054"></a>10054 <span class="preprocessor"></span>
<a name="l10055"></a>10055 <span class="comment">//*****************************************************************************</span>
<a name="l10056"></a>10056 <span class="comment">//</span>
<a name="l10057"></a>10057 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span>
<a name="l10058"></a>10058 <span class="comment">// register.</span>
<a name="l10059"></a>10059 <span class="comment">//</span>
<a name="l10060"></a>10060 <span class="comment">//*****************************************************************************</span>
<a name="l10061"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159">10061</a> <span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  // PLL Q Value</span>
<a name="l10062"></a><a class="code" href="tm4c123gh6pm_8h.html#af2b299d2ba238cbead1ac1fdc034e01f">10062</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  // PLL N Value</span>
<a name="l10063"></a><a class="code" href="tm4c123gh6pm_8h.html#ace8575577d0a4037333a38f97adb9f7b">10063</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span>
<a name="l10064"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">10064</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span>
<a name="l10065"></a>10065 <span class="preprocessor"></span>
<a name="l10066"></a>10066 <span class="comment">//*****************************************************************************</span>
<a name="l10067"></a>10067 <span class="comment">//</span>
<a name="l10068"></a>10068 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span>
<a name="l10069"></a>10069 <span class="comment">//</span>
<a name="l10070"></a>10070 <span class="comment">//*****************************************************************************</span>
<a name="l10071"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999">10071</a> <span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  // PLL Lock</span>
<a name="l10072"></a>10072 <span class="preprocessor"></span>
<a name="l10073"></a>10073 <span class="comment">//*****************************************************************************</span>
<a name="l10074"></a>10074 <span class="comment">//</span>
<a name="l10075"></a>10075 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG</span>
<a name="l10076"></a>10076 <span class="comment">// register.</span>
<a name="l10077"></a>10077 <span class="comment">//</span>
<a name="l10078"></a>10078 <span class="comment">//*****************************************************************************</span>
<a name="l10079"></a><a class="code" href="tm4c123gh6pm_8h.html#ab67f866ac6fc56594833eeff8707ea88">10079</a> <span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \</span>
<a name="l10080"></a>10080 <span class="preprocessor">                                0x00000030  // Flash Power Modes</span>
<a name="l10081"></a><a class="code" href="tm4c123gh6pm_8h.html#abdde4b7921432e10736323ab57c855ed">10081</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \</span>
<a name="l10082"></a>10082 <span class="preprocessor">                                0x00000000  // Active Mode</span>
<a name="l10083"></a><a class="code" href="tm4c123gh6pm_8h.html#a56ff14fe15fa0f44a16629b01acc6460">10083</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \</span>
<a name="l10084"></a>10084 <span class="preprocessor">                                0x00000020  // Low Power Mode</span>
<a name="l10085"></a><a class="code" href="tm4c123gh6pm_8h.html#a95e9f34d65a8e7eb42b886d8b274b557">10085</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \</span>
<a name="l10086"></a>10086 <span class="preprocessor">                                0x00000003  // SRAM Power Modes</span>
<a name="l10087"></a><a class="code" href="tm4c123gh6pm_8h.html#ac638a8a04f1400788d60654334508564">10087</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \</span>
<a name="l10088"></a>10088 <span class="preprocessor">                                0x00000000  // Active Mode</span>
<a name="l10089"></a><a class="code" href="tm4c123gh6pm_8h.html#abbb37a243f5be5239ff3fd50f6ecdfd1">10089</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \</span>
<a name="l10090"></a>10090 <span class="preprocessor">                                0x00000001  // Standby Mode</span>
<a name="l10091"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b61c8fe368735a0536084c82a8e3054">10091</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \</span>
<a name="l10092"></a>10092 <span class="preprocessor">                                0x00000003  // Low Power Mode</span>
<a name="l10093"></a>10093 <span class="preprocessor"></span>
<a name="l10094"></a>10094 <span class="comment">//*****************************************************************************</span>
<a name="l10095"></a>10095 <span class="comment">//</span>
<a name="l10096"></a>10096 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG</span>
<a name="l10097"></a>10097 <span class="comment">// register.</span>
<a name="l10098"></a>10098 <span class="comment">//</span>
<a name="l10099"></a>10099 <span class="comment">//*****************************************************************************</span>
<a name="l10100"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fc23d5eddbfae0d19ab1da6d821870f">10100</a> <span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \</span>
<a name="l10101"></a>10101 <span class="preprocessor">                                0x00000030  // Flash Power Modes</span>
<a name="l10102"></a><a class="code" href="tm4c123gh6pm_8h.html#a37f3a8da719ec32f05d84166ea1b86cd">10102</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \</span>
<a name="l10103"></a>10103 <span class="preprocessor">                                0x00000000  // Active Mode</span>
<a name="l10104"></a><a class="code" href="tm4c123gh6pm_8h.html#a3003961e03ecd775e955790ee2556c92">10104</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \</span>
<a name="l10105"></a>10105 <span class="preprocessor">                                0x00000020  // Low Power Mode</span>
<a name="l10106"></a><a class="code" href="tm4c123gh6pm_8h.html#addfc419babba3f8b53e7010db547a07b">10106</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \</span>
<a name="l10107"></a>10107 <span class="preprocessor">                                0x00000003  // SRAM Power Modes</span>
<a name="l10108"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f52a8afe5fd038125249011c16e02c3">10108</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \</span>
<a name="l10109"></a>10109 <span class="preprocessor">                                0x00000000  // Active Mode</span>
<a name="l10110"></a><a class="code" href="tm4c123gh6pm_8h.html#a294cd130ee909656b572394806404db9">10110</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \</span>
<a name="l10111"></a>10111 <span class="preprocessor">                                0x00000001  // Standby Mode</span>
<a name="l10112"></a><a class="code" href="tm4c123gh6pm_8h.html#a88d248706f0735eb04aa6edcbaaa67d6">10112</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \</span>
<a name="l10113"></a>10113 <span class="preprocessor">                                0x00000003  // Low Power Mode</span>
<a name="l10114"></a>10114 <span class="preprocessor"></span>
<a name="l10115"></a>10115 <span class="comment">//*****************************************************************************</span>
<a name="l10116"></a>10116 <span class="comment">//</span>
<a name="l10117"></a>10117 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DC9 register.</span>
<a name="l10118"></a>10118 <span class="comment">//</span>
<a name="l10119"></a>10119 <span class="comment">//*****************************************************************************</span>
<a name="l10120"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6c45596d616bd2721c28996b906d290">10120</a> <span class="preprocessor">#define SYSCTL_DC9_ADC1DC7      0x00800000  // ADC1 DC7 Present</span>
<a name="l10121"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f44f2fc728c71cc417f6a64a70d53d3">10121</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC6      0x00400000  // ADC1 DC6 Present</span>
<a name="l10122"></a><a class="code" href="tm4c123gh6pm_8h.html#adee00fca5c566da1b171c3da3116fe77">10122</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC5      0x00200000  // ADC1 DC5 Present</span>
<a name="l10123"></a><a class="code" href="tm4c123gh6pm_8h.html#a9261ac1a4fd9dd3fe95a82c322afa566">10123</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC4      0x00100000  // ADC1 DC4 Present</span>
<a name="l10124"></a><a class="code" href="tm4c123gh6pm_8h.html#aebfdf339d1afb2558429a9eb7d305d89">10124</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC3      0x00080000  // ADC1 DC3 Present</span>
<a name="l10125"></a><a class="code" href="tm4c123gh6pm_8h.html#aa747fda8190e8f7a46ac7c1555c6df03">10125</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC2      0x00040000  // ADC1 DC2 Present</span>
<a name="l10126"></a><a class="code" href="tm4c123gh6pm_8h.html#adec2a638c88235451c735028864b8bf5">10126</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC1      0x00020000  // ADC1 DC1 Present</span>
<a name="l10127"></a><a class="code" href="tm4c123gh6pm_8h.html#a724ce6cea475e55af5cc272fea0824fc">10127</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC1DC0      0x00010000  // ADC1 DC0 Present</span>
<a name="l10128"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4228717e7311ca8c039295e278db89d">10128</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC7      0x00000080  // ADC0 DC7 Present</span>
<a name="l10129"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e14c9c2c3e88071a2006ce31bdb9a01">10129</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC6      0x00000040  // ADC0 DC6 Present</span>
<a name="l10130"></a><a class="code" href="tm4c123gh6pm_8h.html#a5eb527808a62b0a7cb849b068966e776">10130</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC5      0x00000020  // ADC0 DC5 Present</span>
<a name="l10131"></a><a class="code" href="tm4c123gh6pm_8h.html#a635c9c7cd5d31854afbb3ad777b7890c">10131</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC4      0x00000010  // ADC0 DC4 Present</span>
<a name="l10132"></a><a class="code" href="tm4c123gh6pm_8h.html#a082f670ac73b4dd5d7d648ea2abc8ff7">10132</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC3      0x00000008  // ADC0 DC3 Present</span>
<a name="l10133"></a><a class="code" href="tm4c123gh6pm_8h.html#a6340f73054ff8466a8c247575abb1c71">10133</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC2      0x00000004  // ADC0 DC2 Present</span>
<a name="l10134"></a><a class="code" href="tm4c123gh6pm_8h.html#aba48b99220beae0934a6eccc3aafb4ac">10134</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC1      0x00000002  // ADC0 DC1 Present</span>
<a name="l10135"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f7d278ee565fe6849e0ee3433979e18">10135</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DC9_ADC0DC0      0x00000001  // ADC0 DC0 Present</span>
<a name="l10136"></a>10136 <span class="preprocessor"></span>
<a name="l10137"></a>10137 <span class="comment">//*****************************************************************************</span>
<a name="l10138"></a>10138 <span class="comment">//</span>
<a name="l10139"></a>10139 <span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span>
<a name="l10140"></a>10140 <span class="comment">//</span>
<a name="l10141"></a>10141 <span class="comment">//*****************************************************************************</span>
<a name="l10142"></a><a class="code" href="tm4c123gh6pm_8h.html#a8148e5b120af0a979d059d9efe1cd047">10142</a> <span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  // 32 Word Flash Write Buffer</span>
<a name="l10143"></a>10143 <span class="preprocessor"></span>                                            <span class="comment">// Available</span>
<a name="l10144"></a>10144 
<a name="l10145"></a>10145 <span class="comment">//*****************************************************************************</span>
<a name="l10146"></a>10146 <span class="comment">//</span>
<a name="l10147"></a>10147 <span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOSPCTL</span>
<a name="l10148"></a>10148 <span class="comment">// register.</span>
<a name="l10149"></a>10149 <span class="comment">//</span>
<a name="l10150"></a>10150 <span class="comment">//*****************************************************************************</span>
<a name="l10151"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b6105077e80ecfbcf665970eb248018">10151</a> <span class="preprocessor">#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span>
<a name="l10152"></a><a class="code" href="tm4c123gh6pm_8h.html#a84c856190bf291c358f0b1f8a3cb149f">10152</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span>
<a name="l10153"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a17a48be45f908c45021f5bf640ef58">10153</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \</span>
<a name="l10154"></a>10154 <span class="preprocessor">                                0x00000012  // 0.90 V</span>
<a name="l10155"></a><a class="code" href="tm4c123gh6pm_8h.html#af5db851ab9cc1238da874484971ed31f">10155</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \</span>
<a name="l10156"></a>10156 <span class="preprocessor">                                0x00000013  // 0.95 V</span>
<a name="l10157"></a><a class="code" href="tm4c123gh6pm_8h.html#a89b9eb06bfb91b3669b61851c2ea2ac3">10157</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \</span>
<a name="l10158"></a>10158 <span class="preprocessor">                                0x00000014  // 1.00 V</span>
<a name="l10159"></a><a class="code" href="tm4c123gh6pm_8h.html#a62b4819447ca64c5d467357e19910bfc">10159</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \</span>
<a name="l10160"></a>10160 <span class="preprocessor">                                0x00000015  // 1.05 V</span>
<a name="l10161"></a><a class="code" href="tm4c123gh6pm_8h.html#a1bd5c0a9778948ee6c2f2b28b7a5d962">10161</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \</span>
<a name="l10162"></a>10162 <span class="preprocessor">                                0x00000016  // 1.10 V</span>
<a name="l10163"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7ed3d3d9caf10ee5269a49cbcbb8615">10163</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \</span>
<a name="l10164"></a>10164 <span class="preprocessor">                                0x00000017  // 1.15 V</span>
<a name="l10165"></a><a class="code" href="tm4c123gh6pm_8h.html#a59b14745f5f3ac02e10242f5f04c6bb4">10165</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \</span>
<a name="l10166"></a>10166 <span class="preprocessor">                                0x00000018  // 1.20 V</span>
<a name="l10167"></a>10167 <span class="preprocessor"></span>
<a name="l10168"></a>10168 <span class="comment">//*****************************************************************************</span>
<a name="l10169"></a>10169 <span class="comment">//</span>
<a name="l10170"></a>10170 <span class="comment">// The following are defines for the bit fields in the SYSCTL_LDODPCTL</span>
<a name="l10171"></a>10171 <span class="comment">// register.</span>
<a name="l10172"></a>10172 <span class="comment">//</span>
<a name="l10173"></a>10173 <span class="comment">//*****************************************************************************</span>
<a name="l10174"></a><a class="code" href="tm4c123gh6pm_8h.html#a346f22921c3290d2cda7b5e86749de51">10174</a> <span class="preprocessor">#define SYSCTL_LDODPCTL_VADJEN  0x80000000  // Voltage Adjust Enable</span>
<a name="l10175"></a><a class="code" href="tm4c123gh6pm_8h.html#a95e8ab8c0aac9993e0a9d7c5515ee420">10175</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  // LDO Output Voltage</span>
<a name="l10176"></a><a class="code" href="tm4c123gh6pm_8h.html#a571ecab472f34af2ff50937d66807310">10176</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \</span>
<a name="l10177"></a>10177 <span class="preprocessor">                                0x00000012  // 0.90 V</span>
<a name="l10178"></a><a class="code" href="tm4c123gh6pm_8h.html#af4cc578248a0d958c57f1ab728604a8f">10178</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \</span>
<a name="l10179"></a>10179 <span class="preprocessor">                                0x00000013  // 0.95 V</span>
<a name="l10180"></a><a class="code" href="tm4c123gh6pm_8h.html#adcda33f7fdd653caef7d48154f13f8e7">10180</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \</span>
<a name="l10181"></a>10181 <span class="preprocessor">                                0x00000014  // 1.00 V</span>
<a name="l10182"></a><a class="code" href="tm4c123gh6pm_8h.html#a62f5a8c9edbaff980749d7b8f99811e6">10182</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \</span>
<a name="l10183"></a>10183 <span class="preprocessor">                                0x00000015  // 1.05 V</span>
<a name="l10184"></a><a class="code" href="tm4c123gh6pm_8h.html#ada21278d48310be3106252fca82b9334">10184</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \</span>
<a name="l10185"></a>10185 <span class="preprocessor">                                0x00000016  // 1.10 V</span>
<a name="l10186"></a><a class="code" href="tm4c123gh6pm_8h.html#a092e46905effdef59b8616f8bcaefcec">10186</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \</span>
<a name="l10187"></a>10187 <span class="preprocessor">                                0x00000017  // 1.15 V</span>
<a name="l10188"></a><a class="code" href="tm4c123gh6pm_8h.html#adfcc7520e274b6b1b858aa2878f25ccf">10188</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \</span>
<a name="l10189"></a>10189 <span class="preprocessor">                                0x00000018  // 1.20 V</span>
<a name="l10190"></a>10190 <span class="preprocessor"></span>
<a name="l10191"></a>10191 <span class="comment">//*****************************************************************************</span>
<a name="l10192"></a>10192 <span class="comment">//</span>
<a name="l10193"></a>10193 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span>
<a name="l10194"></a>10194 <span class="comment">//</span>
<a name="l10195"></a>10195 <span class="comment">//*****************************************************************************</span>
<a name="l10196"></a><a class="code" href="tm4c123gh6pm_8h.html#a90b09c042aa163b6fd24130bcc219996">10196</a> <span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  // Watchdog Timer 1 Present</span>
<a name="l10197"></a><a class="code" href="tm4c123gh6pm_8h.html#aefe18a6378bc7dbe996cfb4b141aa9f8">10197</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  // Watchdog Timer 0 Present</span>
<a name="l10198"></a>10198 <span class="preprocessor"></span>
<a name="l10199"></a>10199 <span class="comment">//*****************************************************************************</span>
<a name="l10200"></a>10200 <span class="comment">//</span>
<a name="l10201"></a>10201 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span>
<a name="l10202"></a>10202 <span class="comment">//</span>
<a name="l10203"></a>10203 <span class="comment">//*****************************************************************************</span>
<a name="l10204"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e616dac231d29dc5eec3809f5fac803">10204</a> <span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  // 16/32-Bit General-Purpose Timer</span>
<a name="l10205"></a>10205 <span class="preprocessor"></span>                                            <span class="comment">// 5 Present</span>
<a name="l10206"></a><a class="code" href="tm4c123gh6pm_8h.html#ab5f43b07947974e24e75ad4f02aafd55">10206</a> <span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  // 16/32-Bit General-Purpose Timer</span>
<a name="l10207"></a>10207 <span class="preprocessor"></span>                                            <span class="comment">// 4 Present</span>
<a name="l10208"></a><a class="code" href="tm4c123gh6pm_8h.html#a99e9455ce0f41b27877c5b841dc1ff27">10208</a> <span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  // 16/32-Bit General-Purpose Timer</span>
<a name="l10209"></a>10209 <span class="preprocessor"></span>                                            <span class="comment">// 3 Present</span>
<a name="l10210"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a35689a7036a5c60fa236779f4b99e9">10210</a> <span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  // 16/32-Bit General-Purpose Timer</span>
<a name="l10211"></a>10211 <span class="preprocessor"></span>                                            <span class="comment">// 2 Present</span>
<a name="l10212"></a><a class="code" href="tm4c123gh6pm_8h.html#a34bd26cb33f16716026ff65b753e4f0f">10212</a> <span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  // 16/32-Bit General-Purpose Timer</span>
<a name="l10213"></a>10213 <span class="preprocessor"></span>                                            <span class="comment">// 1 Present</span>
<a name="l10214"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c7268bb9cc90bccc091c0694fa93c15">10214</a> <span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  // 16/32-Bit General-Purpose Timer</span>
<a name="l10215"></a>10215 <span class="preprocessor"></span>                                            <span class="comment">// 0 Present</span>
<a name="l10216"></a>10216 
<a name="l10217"></a>10217 <span class="comment">//*****************************************************************************</span>
<a name="l10218"></a>10218 <span class="comment">//</span>
<a name="l10219"></a>10219 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span>
<a name="l10220"></a>10220 <span class="comment">//</span>
<a name="l10221"></a>10221 <span class="comment">//*****************************************************************************</span>
<a name="l10222"></a><a class="code" href="tm4c123gh6pm_8h.html#a89a3ad1c909f8848d67afaf8e40110c4">10222</a> <span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  // GPIO Port Q Present</span>
<a name="l10223"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ae02f8727f152fb21b1b0e832a06314">10223</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  // GPIO Port P Present</span>
<a name="l10224"></a><a class="code" href="tm4c123gh6pm_8h.html#aeeb2464d44e406120664cd09084e71dc">10224</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  // GPIO Port N Present</span>
<a name="l10225"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cd47b8a2dd4460cc78014e0119b40b3">10225</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  // GPIO Port M Present</span>
<a name="l10226"></a><a class="code" href="tm4c123gh6pm_8h.html#ac03e0a2d9fadc2adfc4b3a4e714de122">10226</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  // GPIO Port L Present</span>
<a name="l10227"></a><a class="code" href="tm4c123gh6pm_8h.html#aecca0653da880079821b0a473fdac7fc">10227</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  // GPIO Port K Present</span>
<a name="l10228"></a><a class="code" href="tm4c123gh6pm_8h.html#ab906feed955485d78f466c00efbb92d5">10228</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  // GPIO Port J Present</span>
<a name="l10229"></a><a class="code" href="tm4c123gh6pm_8h.html#aabb534b05b6f76f494b130745a5be6d2">10229</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  // GPIO Port H Present</span>
<a name="l10230"></a><a class="code" href="tm4c123gh6pm_8h.html#a01c4b5398bb33769ed6f5b3e5566d4fa">10230</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  // GPIO Port G Present</span>
<a name="l10231"></a><a class="code" href="tm4c123gh6pm_8h.html#a8993781f4955434ded871ae139871990">10231</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  // GPIO Port F Present</span>
<a name="l10232"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ad16d6b5499f8b9d7c65ffe99094b1d">10232</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  // GPIO Port E Present</span>
<a name="l10233"></a><a class="code" href="tm4c123gh6pm_8h.html#a99038c4b3035c5bd0d7797a25900adf2">10233</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  // GPIO Port D Present</span>
<a name="l10234"></a><a class="code" href="tm4c123gh6pm_8h.html#a50f39445396c83438145a04395c0d63a">10234</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  // GPIO Port C Present</span>
<a name="l10235"></a><a class="code" href="tm4c123gh6pm_8h.html#a77a02f715385acfd57c6ccc596016d38">10235</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  // GPIO Port B Present</span>
<a name="l10236"></a><a class="code" href="tm4c123gh6pm_8h.html#a9fe6b0006564455c203d13fca2d55573">10236</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  // GPIO Port A Present</span>
<a name="l10237"></a>10237 <span class="preprocessor"></span>
<a name="l10238"></a>10238 <span class="comment">//*****************************************************************************</span>
<a name="l10239"></a>10239 <span class="comment">//</span>
<a name="l10240"></a>10240 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span>
<a name="l10241"></a>10241 <span class="comment">//</span>
<a name="l10242"></a>10242 <span class="comment">//*****************************************************************************</span>
<a name="l10243"></a><a class="code" href="tm4c123gh6pm_8h.html#a82acc850b9feef3b6be28dc2169f4576">10243</a> <span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  // uDMA Module Present</span>
<a name="l10244"></a>10244 <span class="preprocessor"></span>
<a name="l10245"></a>10245 <span class="comment">//*****************************************************************************</span>
<a name="l10246"></a>10246 <span class="comment">//</span>
<a name="l10247"></a>10247 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span>
<a name="l10248"></a>10248 <span class="comment">//</span>
<a name="l10249"></a>10249 <span class="comment">//*****************************************************************************</span>
<a name="l10250"></a><a class="code" href="tm4c123gh6pm_8h.html#a5762a632c4fd05deb673e4c70fd9743e">10250</a> <span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  // Hibernation Module Present</span>
<a name="l10251"></a>10251 <span class="preprocessor"></span>
<a name="l10252"></a>10252 <span class="comment">//*****************************************************************************</span>
<a name="l10253"></a>10253 <span class="comment">//</span>
<a name="l10254"></a>10254 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span>
<a name="l10255"></a>10255 <span class="comment">//</span>
<a name="l10256"></a>10256 <span class="comment">//*****************************************************************************</span>
<a name="l10257"></a><a class="code" href="tm4c123gh6pm_8h.html#a271b6af30ea9957d044d30a33e3481f2">10257</a> <span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  // UART Module 7 Present</span>
<a name="l10258"></a><a class="code" href="tm4c123gh6pm_8h.html#a01a73b5b0dbc73df47522ed14af940a8">10258</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  // UART Module 6 Present</span>
<a name="l10259"></a><a class="code" href="tm4c123gh6pm_8h.html#a72f24e220af92008979f65456e84b525">10259</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  // UART Module 5 Present</span>
<a name="l10260"></a><a class="code" href="tm4c123gh6pm_8h.html#af3fcbbc4efc2e55b43f54d962163d097">10260</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  // UART Module 4 Present</span>
<a name="l10261"></a><a class="code" href="tm4c123gh6pm_8h.html#ab950d847981f17ff1a31ed11da55d8f1">10261</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  // UART Module 3 Present</span>
<a name="l10262"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ce52fbff9a991e371dcbbbaeadc5fbf">10262</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  // UART Module 2 Present</span>
<a name="l10263"></a><a class="code" href="tm4c123gh6pm_8h.html#afc625a060b5e6bab5292765c82918b0b">10263</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  // UART Module 1 Present</span>
<a name="l10264"></a><a class="code" href="tm4c123gh6pm_8h.html#a36c6ebd93a3f80bfc01bfc304135d054">10264</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  // UART Module 0 Present</span>
<a name="l10265"></a>10265 <span class="preprocessor"></span>
<a name="l10266"></a>10266 <span class="comment">//*****************************************************************************</span>
<a name="l10267"></a>10267 <span class="comment">//</span>
<a name="l10268"></a>10268 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span>
<a name="l10269"></a>10269 <span class="comment">//</span>
<a name="l10270"></a>10270 <span class="comment">//*****************************************************************************</span>
<a name="l10271"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c706cf7ec6a7a48507b8eb9b2e534c9">10271</a> <span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  // SSI Module 3 Present</span>
<a name="l10272"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f1fdab57ad36b4ab6e36bbe3b538db1">10272</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  // SSI Module 2 Present</span>
<a name="l10273"></a><a class="code" href="tm4c123gh6pm_8h.html#aaaa247b7358ab3079befc87229583761">10273</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  // SSI Module 1 Present</span>
<a name="l10274"></a><a class="code" href="tm4c123gh6pm_8h.html#a002b0792826e7b4a3abe6e9ba3372b7a">10274</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  // SSI Module 0 Present</span>
<a name="l10275"></a>10275 <span class="preprocessor"></span>
<a name="l10276"></a>10276 <span class="comment">//*****************************************************************************</span>
<a name="l10277"></a>10277 <span class="comment">//</span>
<a name="l10278"></a>10278 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span>
<a name="l10279"></a>10279 <span class="comment">//</span>
<a name="l10280"></a>10280 <span class="comment">//*****************************************************************************</span>
<a name="l10281"></a><a class="code" href="tm4c123gh6pm_8h.html#ac85a66ab0f6a20895c0d65298ba583ca">10281</a> <span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  // I2C Module 5 Present</span>
<a name="l10282"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2846ad8d11dde92f3eec1955bc2eba0">10282</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  // I2C Module 4 Present</span>
<a name="l10283"></a><a class="code" href="tm4c123gh6pm_8h.html#a706f2b4a0d6cd434889d702f4a30beb9">10283</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  // I2C Module 3 Present</span>
<a name="l10284"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1eb35132ccdb6785696993d959997c6">10284</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  // I2C Module 2 Present</span>
<a name="l10285"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c225306c71e1feb872fbd1a2c17057f">10285</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  // I2C Module 1 Present</span>
<a name="l10286"></a><a class="code" href="tm4c123gh6pm_8h.html#a63155942a08eaa9c6c0aa6877f01a070">10286</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  // I2C Module 0 Present</span>
<a name="l10287"></a>10287 <span class="preprocessor"></span>
<a name="l10288"></a>10288 <span class="comment">//*****************************************************************************</span>
<a name="l10289"></a>10289 <span class="comment">//</span>
<a name="l10290"></a>10290 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span>
<a name="l10291"></a>10291 <span class="comment">//</span>
<a name="l10292"></a>10292 <span class="comment">//*****************************************************************************</span>
<a name="l10293"></a><a class="code" href="tm4c123gh6pm_8h.html#a9218dc1aef12c45b0e05a40cc6fac1d9">10293</a> <span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  // USB Module Present</span>
<a name="l10294"></a>10294 <span class="preprocessor"></span>
<a name="l10295"></a>10295 <span class="comment">//*****************************************************************************</span>
<a name="l10296"></a>10296 <span class="comment">//</span>
<a name="l10297"></a>10297 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span>
<a name="l10298"></a>10298 <span class="comment">//</span>
<a name="l10299"></a>10299 <span class="comment">//*****************************************************************************</span>
<a name="l10300"></a><a class="code" href="tm4c123gh6pm_8h.html#a6478853efae0395b5d828c6c67ffd301">10300</a> <span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  // CAN Module 1 Present</span>
<a name="l10301"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d0eb05da4a7c662fca90c1de7c29cb6">10301</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  // CAN Module 0 Present</span>
<a name="l10302"></a>10302 <span class="preprocessor"></span>
<a name="l10303"></a>10303 <span class="comment">//*****************************************************************************</span>
<a name="l10304"></a>10304 <span class="comment">//</span>
<a name="l10305"></a>10305 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span>
<a name="l10306"></a>10306 <span class="comment">//</span>
<a name="l10307"></a>10307 <span class="comment">//*****************************************************************************</span>
<a name="l10308"></a><a class="code" href="tm4c123gh6pm_8h.html#a419032dfd46e252d50565ef6702d9c9b">10308</a> <span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  // ADC Module 1 Present</span>
<a name="l10309"></a><a class="code" href="tm4c123gh6pm_8h.html#aa015cca23323661c419b56d93aeecf6b">10309</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  // ADC Module 0 Present</span>
<a name="l10310"></a>10310 <span class="preprocessor"></span>
<a name="l10311"></a>10311 <span class="comment">//*****************************************************************************</span>
<a name="l10312"></a>10312 <span class="comment">//</span>
<a name="l10313"></a>10313 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span>
<a name="l10314"></a>10314 <span class="comment">//</span>
<a name="l10315"></a>10315 <span class="comment">//*****************************************************************************</span>
<a name="l10316"></a><a class="code" href="tm4c123gh6pm_8h.html#a15178cbab6680dc238c96e3073b0f25a">10316</a> <span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  // Analog Comparator Module Present</span>
<a name="l10317"></a>10317 <span class="preprocessor"></span>
<a name="l10318"></a>10318 <span class="comment">//*****************************************************************************</span>
<a name="l10319"></a>10319 <span class="comment">//</span>
<a name="l10320"></a>10320 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span>
<a name="l10321"></a>10321 <span class="comment">//</span>
<a name="l10322"></a>10322 <span class="comment">//*****************************************************************************</span>
<a name="l10323"></a><a class="code" href="tm4c123gh6pm_8h.html#aa8e47ff46a3dda6d146257a246c06f7d">10323</a> <span class="preprocessor">#define SYSCTL_PPPWM_P1         0x00000002  // PWM Module 1 Present</span>
<a name="l10324"></a><a class="code" href="tm4c123gh6pm_8h.html#a24242511c022229ec77abfda543f56e6">10324</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  // PWM Module 0 Present</span>
<a name="l10325"></a>10325 <span class="preprocessor"></span>
<a name="l10326"></a>10326 <span class="comment">//*****************************************************************************</span>
<a name="l10327"></a>10327 <span class="comment">//</span>
<a name="l10328"></a>10328 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span>
<a name="l10329"></a>10329 <span class="comment">//</span>
<a name="l10330"></a>10330 <span class="comment">//*****************************************************************************</span>
<a name="l10331"></a><a class="code" href="tm4c123gh6pm_8h.html#abc1d67f361308e3c40fc80cfea59357c">10331</a> <span class="preprocessor">#define SYSCTL_PPQEI_P1         0x00000002  // QEI Module 1 Present</span>
<a name="l10332"></a><a class="code" href="tm4c123gh6pm_8h.html#a91a9b7f28cf397efce43af92eeb0aa6e">10332</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  // QEI Module 0 Present</span>
<a name="l10333"></a>10333 <span class="preprocessor"></span>
<a name="l10334"></a>10334 <span class="comment">//*****************************************************************************</span>
<a name="l10335"></a>10335 <span class="comment">//</span>
<a name="l10336"></a>10336 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span>
<a name="l10337"></a>10337 <span class="comment">// register.</span>
<a name="l10338"></a>10338 <span class="comment">//</span>
<a name="l10339"></a>10339 <span class="comment">//*****************************************************************************</span>
<a name="l10340"></a><a class="code" href="tm4c123gh6pm_8h.html#af99625ed05a7ab6b79ce1086407017bc">10340</a> <span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  // EEPROM Module Present</span>
<a name="l10341"></a>10341 <span class="preprocessor"></span>
<a name="l10342"></a>10342 <span class="comment">//*****************************************************************************</span>
<a name="l10343"></a>10343 <span class="comment">//</span>
<a name="l10344"></a>10344 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWTIMER</span>
<a name="l10345"></a>10345 <span class="comment">// register.</span>
<a name="l10346"></a>10346 <span class="comment">//</span>
<a name="l10347"></a>10347 <span class="comment">//*****************************************************************************</span>
<a name="l10348"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2627d56a92c05b147408a249850a01d">10348</a> <span class="preprocessor">#define SYSCTL_PPWTIMER_P5      0x00000020  // 32/64-Bit Wide General-Purpose</span>
<a name="l10349"></a>10349 <span class="preprocessor"></span>                                            <span class="comment">// Timer 5 Present</span>
<a name="l10350"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a49df51fbcb916318c52abb2bcdc7a4">10350</a> <span class="preprocessor">#define SYSCTL_PPWTIMER_P4      0x00000010  // 32/64-Bit Wide General-Purpose</span>
<a name="l10351"></a>10351 <span class="preprocessor"></span>                                            <span class="comment">// Timer 4 Present</span>
<a name="l10352"></a><a class="code" href="tm4c123gh6pm_8h.html#abb02f9690f55508d340fe47bbfadf7d3">10352</a> <span class="preprocessor">#define SYSCTL_PPWTIMER_P3      0x00000008  // 32/64-Bit Wide General-Purpose</span>
<a name="l10353"></a>10353 <span class="preprocessor"></span>                                            <span class="comment">// Timer 3 Present</span>
<a name="l10354"></a><a class="code" href="tm4c123gh6pm_8h.html#a55df2cd957320d0110eb281631b5a9a5">10354</a> <span class="preprocessor">#define SYSCTL_PPWTIMER_P2      0x00000004  // 32/64-Bit Wide General-Purpose</span>
<a name="l10355"></a>10355 <span class="preprocessor"></span>                                            <span class="comment">// Timer 2 Present</span>
<a name="l10356"></a><a class="code" href="tm4c123gh6pm_8h.html#a3011cc68d5c82204d3ea49c886e05fe0">10356</a> <span class="preprocessor">#define SYSCTL_PPWTIMER_P1      0x00000002  // 32/64-Bit Wide General-Purpose</span>
<a name="l10357"></a>10357 <span class="preprocessor"></span>                                            <span class="comment">// Timer 1 Present</span>
<a name="l10358"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ca924699d02d866874e28e9cc5cecd2">10358</a> <span class="preprocessor">#define SYSCTL_PPWTIMER_P0      0x00000001  // 32/64-Bit Wide General-Purpose</span>
<a name="l10359"></a>10359 <span class="preprocessor"></span>                                            <span class="comment">// Timer 0 Present</span>
<a name="l10360"></a>10360 
<a name="l10361"></a>10361 <span class="comment">//*****************************************************************************</span>
<a name="l10362"></a>10362 <span class="comment">//</span>
<a name="l10363"></a>10363 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span>
<a name="l10364"></a>10364 <span class="comment">//</span>
<a name="l10365"></a>10365 <span class="comment">//*****************************************************************************</span>
<a name="l10366"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3dd04aa703b5d1e07a3da5710720a28">10366</a> <span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  // Watchdog Timer 1 Software Reset</span>
<a name="l10367"></a><a class="code" href="tm4c123gh6pm_8h.html#ac8a95b4421eefce752f6678f7ba4bbb8">10367</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  // Watchdog Timer 0 Software Reset</span>
<a name="l10368"></a>10368 <span class="preprocessor"></span>
<a name="l10369"></a>10369 <span class="comment">//*****************************************************************************</span>
<a name="l10370"></a>10370 <span class="comment">//</span>
<a name="l10371"></a>10371 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span>
<a name="l10372"></a>10372 <span class="comment">//</span>
<a name="l10373"></a>10373 <span class="comment">//*****************************************************************************</span>
<a name="l10374"></a><a class="code" href="tm4c123gh6pm_8h.html#a54640bcb92909ae51dce86f9b83dc9c6">10374</a> <span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span>
<a name="l10375"></a>10375 <span class="preprocessor"></span>                                            <span class="comment">// 5 Software Reset</span>
<a name="l10376"></a><a class="code" href="tm4c123gh6pm_8h.html#a685e38eade1ebeccb318600b3ffc5d8b">10376</a> <span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span>
<a name="l10377"></a>10377 <span class="preprocessor"></span>                                            <span class="comment">// 4 Software Reset</span>
<a name="l10378"></a><a class="code" href="tm4c123gh6pm_8h.html#a9b9be8f7c7971aa7a9346268dcea0b8c">10378</a> <span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span>
<a name="l10379"></a>10379 <span class="preprocessor"></span>                                            <span class="comment">// 3 Software Reset</span>
<a name="l10380"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2b40231ceb109b48d0b79e1b69f075e">10380</a> <span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span>
<a name="l10381"></a>10381 <span class="preprocessor"></span>                                            <span class="comment">// 2 Software Reset</span>
<a name="l10382"></a><a class="code" href="tm4c123gh6pm_8h.html#ae12b1fd5f7bf33ed93aedbe984962ad5">10382</a> <span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span>
<a name="l10383"></a>10383 <span class="preprocessor"></span>                                            <span class="comment">// 1 Software Reset</span>
<a name="l10384"></a><a class="code" href="tm4c123gh6pm_8h.html#a0841ae270cc96718f033c5f5669dea69">10384</a> <span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span>
<a name="l10385"></a>10385 <span class="preprocessor"></span>                                            <span class="comment">// 0 Software Reset</span>
<a name="l10386"></a>10386 
<a name="l10387"></a>10387 <span class="comment">//*****************************************************************************</span>
<a name="l10388"></a>10388 <span class="comment">//</span>
<a name="l10389"></a>10389 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span>
<a name="l10390"></a>10390 <span class="comment">//</span>
<a name="l10391"></a>10391 <span class="comment">//*****************************************************************************</span>
<a name="l10392"></a><a class="code" href="tm4c123gh6pm_8h.html#ad3a3a34201e16bd649eec41a1a6a3b43">10392</a> <span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  // GPIO Port F Software Reset</span>
<a name="l10393"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a0f044ebe147dc1eacc45016f42c7f5">10393</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  // GPIO Port E Software Reset</span>
<a name="l10394"></a><a class="code" href="tm4c123gh6pm_8h.html#af53ab40f3a7e036fd70469437a1a1ed9">10394</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  // GPIO Port D Software Reset</span>
<a name="l10395"></a><a class="code" href="tm4c123gh6pm_8h.html#a7394dff96862765bc7b9777050e5078a">10395</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  // GPIO Port C Software Reset</span>
<a name="l10396"></a><a class="code" href="tm4c123gh6pm_8h.html#abfd6fe3948b9b881e11d02998f4d1903">10396</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  // GPIO Port B Software Reset</span>
<a name="l10397"></a><a class="code" href="tm4c123gh6pm_8h.html#a1873e9d29714cd9c85c02efcd2f716b0">10397</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  // GPIO Port A Software Reset</span>
<a name="l10398"></a>10398 <span class="preprocessor"></span>
<a name="l10399"></a>10399 <span class="comment">//*****************************************************************************</span>
<a name="l10400"></a>10400 <span class="comment">//</span>
<a name="l10401"></a>10401 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span>
<a name="l10402"></a>10402 <span class="comment">//</span>
<a name="l10403"></a>10403 <span class="comment">//*****************************************************************************</span>
<a name="l10404"></a><a class="code" href="tm4c123gh6pm_8h.html#a045252a930f7566e017434f8a51ad4e5">10404</a> <span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  // uDMA Module Software Reset</span>
<a name="l10405"></a>10405 <span class="preprocessor"></span>
<a name="l10406"></a>10406 <span class="comment">//*****************************************************************************</span>
<a name="l10407"></a>10407 <span class="comment">//</span>
<a name="l10408"></a>10408 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span>
<a name="l10409"></a>10409 <span class="comment">//</span>
<a name="l10410"></a>10410 <span class="comment">//*****************************************************************************</span>
<a name="l10411"></a><a class="code" href="tm4c123gh6pm_8h.html#a1537dd95da67e7e5d9154687b96a5914">10411</a> <span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  // Hibernation Module Software</span>
<a name="l10412"></a>10412 <span class="preprocessor"></span>                                            <span class="comment">// Reset</span>
<a name="l10413"></a>10413 
<a name="l10414"></a>10414 <span class="comment">//*****************************************************************************</span>
<a name="l10415"></a>10415 <span class="comment">//</span>
<a name="l10416"></a>10416 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span>
<a name="l10417"></a>10417 <span class="comment">//</span>
<a name="l10418"></a>10418 <span class="comment">//*****************************************************************************</span>
<a name="l10419"></a><a class="code" href="tm4c123gh6pm_8h.html#a6971be9cadcc295ff90a19ac99c39509">10419</a> <span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  // UART Module 7 Software Reset</span>
<a name="l10420"></a><a class="code" href="tm4c123gh6pm_8h.html#a2510d14c98186edc0cbba1904cc2573d">10420</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  // UART Module 6 Software Reset</span>
<a name="l10421"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0d6ed665bc6fcc3c47eed518b145885">10421</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  // UART Module 5 Software Reset</span>
<a name="l10422"></a><a class="code" href="tm4c123gh6pm_8h.html#ae8996d50575e1985e84fcd5818009e80">10422</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  // UART Module 4 Software Reset</span>
<a name="l10423"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ef7a4730bf2f848d0a8cd1633939e6a">10423</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  // UART Module 3 Software Reset</span>
<a name="l10424"></a><a class="code" href="tm4c123gh6pm_8h.html#a3422e889a0bcbca6f22d3497496b126e">10424</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  // UART Module 2 Software Reset</span>
<a name="l10425"></a><a class="code" href="tm4c123gh6pm_8h.html#a56ad63c0d342e3792e42b78f1e0e2a07">10425</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  // UART Module 1 Software Reset</span>
<a name="l10426"></a><a class="code" href="tm4c123gh6pm_8h.html#a127f2c4060a2d2dab32a6240756d8ac4">10426</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  // UART Module 0 Software Reset</span>
<a name="l10427"></a>10427 <span class="preprocessor"></span>
<a name="l10428"></a>10428 <span class="comment">//*****************************************************************************</span>
<a name="l10429"></a>10429 <span class="comment">//</span>
<a name="l10430"></a>10430 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span>
<a name="l10431"></a>10431 <span class="comment">//</span>
<a name="l10432"></a>10432 <span class="comment">//*****************************************************************************</span>
<a name="l10433"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d2096b28f9ef282de1d93e3a7c4c15c">10433</a> <span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  // SSI Module 3 Software Reset</span>
<a name="l10434"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9178716b0b10416e6cf6727b01254ce">10434</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  // SSI Module 2 Software Reset</span>
<a name="l10435"></a><a class="code" href="tm4c123gh6pm_8h.html#a24b65f908062dccb73a31b7e89bcc735">10435</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  // SSI Module 1 Software Reset</span>
<a name="l10436"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ff0d1d6a36ad8488319e324f92c173c">10436</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  // SSI Module 0 Software Reset</span>
<a name="l10437"></a>10437 <span class="preprocessor"></span>
<a name="l10438"></a>10438 <span class="comment">//*****************************************************************************</span>
<a name="l10439"></a>10439 <span class="comment">//</span>
<a name="l10440"></a>10440 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span>
<a name="l10441"></a>10441 <span class="comment">//</span>
<a name="l10442"></a>10442 <span class="comment">//*****************************************************************************</span>
<a name="l10443"></a><a class="code" href="tm4c123gh6pm_8h.html#a683e87b3ea3a7a1ca0f037646f646899">10443</a> <span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  // I2C Module 3 Software Reset</span>
<a name="l10444"></a><a class="code" href="tm4c123gh6pm_8h.html#a453f250b6c3fe91d46fd88761a3a55ee">10444</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  // I2C Module 2 Software Reset</span>
<a name="l10445"></a><a class="code" href="tm4c123gh6pm_8h.html#a790be06308dbe12a56509fcfeb9a2716">10445</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  // I2C Module 1 Software Reset</span>
<a name="l10446"></a><a class="code" href="tm4c123gh6pm_8h.html#a359f5586bcdf1a337ee69b68668dc9ca">10446</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  // I2C Module 0 Software Reset</span>
<a name="l10447"></a>10447 <span class="preprocessor"></span>
<a name="l10448"></a>10448 <span class="comment">//*****************************************************************************</span>
<a name="l10449"></a>10449 <span class="comment">//</span>
<a name="l10450"></a>10450 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span>
<a name="l10451"></a>10451 <span class="comment">//</span>
<a name="l10452"></a>10452 <span class="comment">//*****************************************************************************</span>
<a name="l10453"></a><a class="code" href="tm4c123gh6pm_8h.html#aa888491f7c47c2cae8964137e440314b">10453</a> <span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  // USB Module Software Reset</span>
<a name="l10454"></a>10454 <span class="preprocessor"></span>
<a name="l10455"></a>10455 <span class="comment">//*****************************************************************************</span>
<a name="l10456"></a>10456 <span class="comment">//</span>
<a name="l10457"></a>10457 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span>
<a name="l10458"></a>10458 <span class="comment">//</span>
<a name="l10459"></a>10459 <span class="comment">//*****************************************************************************</span>
<a name="l10460"></a><a class="code" href="tm4c123gh6pm_8h.html#ac69f4ce578a323c045b0ee306ac632b6">10460</a> <span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  // CAN Module 1 Software Reset</span>
<a name="l10461"></a><a class="code" href="tm4c123gh6pm_8h.html#a405485ee3f12b65a70580955028f1eec">10461</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  // CAN Module 0 Software Reset</span>
<a name="l10462"></a>10462 <span class="preprocessor"></span>
<a name="l10463"></a>10463 <span class="comment">//*****************************************************************************</span>
<a name="l10464"></a>10464 <span class="comment">//</span>
<a name="l10465"></a>10465 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span>
<a name="l10466"></a>10466 <span class="comment">//</span>
<a name="l10467"></a>10467 <span class="comment">//*****************************************************************************</span>
<a name="l10468"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e3132d98840d2090f1a34926750d993">10468</a> <span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  // ADC Module 1 Software Reset</span>
<a name="l10469"></a><a class="code" href="tm4c123gh6pm_8h.html#a143296b847f51a323be4029e9b1fa15c">10469</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  // ADC Module 0 Software Reset</span>
<a name="l10470"></a>10470 <span class="preprocessor"></span>
<a name="l10471"></a>10471 <span class="comment">//*****************************************************************************</span>
<a name="l10472"></a>10472 <span class="comment">//</span>
<a name="l10473"></a>10473 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span>
<a name="l10474"></a>10474 <span class="comment">//</span>
<a name="l10475"></a>10475 <span class="comment">//*****************************************************************************</span>
<a name="l10476"></a><a class="code" href="tm4c123gh6pm_8h.html#a522f7f72fde7b91aec236f6bfe0ce442">10476</a> <span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  // Analog Comparator Module 0</span>
<a name="l10477"></a>10477 <span class="preprocessor"></span>                                            <span class="comment">// Software Reset</span>
<a name="l10478"></a>10478 
<a name="l10479"></a>10479 <span class="comment">//*****************************************************************************</span>
<a name="l10480"></a>10480 <span class="comment">//</span>
<a name="l10481"></a>10481 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPWM register.</span>
<a name="l10482"></a>10482 <span class="comment">//</span>
<a name="l10483"></a>10483 <span class="comment">//*****************************************************************************</span>
<a name="l10484"></a><a class="code" href="tm4c123gh6pm_8h.html#adfbd0167b2f8c86b62711c704556edef">10484</a> <span class="preprocessor">#define SYSCTL_SRPWM_R1         0x00000002  // PWM Module 1 Software Reset</span>
<a name="l10485"></a><a class="code" href="tm4c123gh6pm_8h.html#a487e6ef70cd58d4a4fd0b02c55c35d1e">10485</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRPWM_R0         0x00000001  // PWM Module 0 Software Reset</span>
<a name="l10486"></a>10486 <span class="preprocessor"></span>
<a name="l10487"></a>10487 <span class="comment">//*****************************************************************************</span>
<a name="l10488"></a>10488 <span class="comment">//</span>
<a name="l10489"></a>10489 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRQEI register.</span>
<a name="l10490"></a>10490 <span class="comment">//</span>
<a name="l10491"></a>10491 <span class="comment">//*****************************************************************************</span>
<a name="l10492"></a><a class="code" href="tm4c123gh6pm_8h.html#a13357aa3b7781e0a032d781a5c6108cd">10492</a> <span class="preprocessor">#define SYSCTL_SRQEI_R1         0x00000002  // QEI Module 1 Software Reset</span>
<a name="l10493"></a><a class="code" href="tm4c123gh6pm_8h.html#a14aaf4b80b25a0cf174db076c4364950">10493</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_SRQEI_R0         0x00000001  // QEI Module 0 Software Reset</span>
<a name="l10494"></a>10494 <span class="preprocessor"></span>
<a name="l10495"></a>10495 <span class="comment">//*****************************************************************************</span>
<a name="l10496"></a>10496 <span class="comment">//</span>
<a name="l10497"></a>10497 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span>
<a name="l10498"></a>10498 <span class="comment">// register.</span>
<a name="l10499"></a>10499 <span class="comment">//</span>
<a name="l10500"></a>10500 <span class="comment">//*****************************************************************************</span>
<a name="l10501"></a><a class="code" href="tm4c123gh6pm_8h.html#a5b48d1323b96f190b823ebcec75d1cb1">10501</a> <span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  // EEPROM Module Software Reset</span>
<a name="l10502"></a>10502 <span class="preprocessor"></span>
<a name="l10503"></a>10503 <span class="comment">//*****************************************************************************</span>
<a name="l10504"></a>10504 <span class="comment">//</span>
<a name="l10505"></a>10505 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWTIMER</span>
<a name="l10506"></a>10506 <span class="comment">// register.</span>
<a name="l10507"></a>10507 <span class="comment">//</span>
<a name="l10508"></a>10508 <span class="comment">//*****************************************************************************</span>
<a name="l10509"></a><a class="code" href="tm4c123gh6pm_8h.html#aba09635db40c828be2209b3a0f6bf3c2">10509</a> <span class="preprocessor">#define SYSCTL_SRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose</span>
<a name="l10510"></a>10510 <span class="preprocessor"></span>                                            <span class="comment">// Timer 5 Software Reset</span>
<a name="l10511"></a><a class="code" href="tm4c123gh6pm_8h.html#adbd70933f905129a5a294aa1dd8e4ad4">10511</a> <span class="preprocessor">#define SYSCTL_SRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose</span>
<a name="l10512"></a>10512 <span class="preprocessor"></span>                                            <span class="comment">// Timer 4 Software Reset</span>
<a name="l10513"></a><a class="code" href="tm4c123gh6pm_8h.html#af95884cf3794008720f7eec1d4cd711f">10513</a> <span class="preprocessor">#define SYSCTL_SRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose</span>
<a name="l10514"></a>10514 <span class="preprocessor"></span>                                            <span class="comment">// Timer 3 Software Reset</span>
<a name="l10515"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e5589b345d7d9e3403b3f1da3ee61cc">10515</a> <span class="preprocessor">#define SYSCTL_SRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose</span>
<a name="l10516"></a>10516 <span class="preprocessor"></span>                                            <span class="comment">// Timer 2 Software Reset</span>
<a name="l10517"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f93c94135f4f0d0931c445ec4663f79">10517</a> <span class="preprocessor">#define SYSCTL_SRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose</span>
<a name="l10518"></a>10518 <span class="preprocessor"></span>                                            <span class="comment">// Timer 1 Software Reset</span>
<a name="l10519"></a><a class="code" href="tm4c123gh6pm_8h.html#aa74959c2b1498b02e8b161aed4417d95">10519</a> <span class="preprocessor">#define SYSCTL_SRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose</span>
<a name="l10520"></a>10520 <span class="preprocessor"></span>                                            <span class="comment">// Timer 0 Software Reset</span>
<a name="l10521"></a>10521 
<a name="l10522"></a>10522 <span class="comment">//*****************************************************************************</span>
<a name="l10523"></a>10523 <span class="comment">//</span>
<a name="l10524"></a>10524 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span>
<a name="l10525"></a>10525 <span class="comment">//</span>
<a name="l10526"></a>10526 <span class="comment">//*****************************************************************************</span>
<a name="l10527"></a><a class="code" href="tm4c123gh6pm_8h.html#af45c954f954673a9338b4017b7a4b3fd">10527</a> <span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  // Watchdog Timer 1 Run Mode Clock</span>
<a name="l10528"></a>10528 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10529"></a><a class="code" href="tm4c123gh6pm_8h.html#a4beb91be118f3c0eae2c26952d29e391">10529</a> <span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  // Watchdog Timer 0 Run Mode Clock</span>
<a name="l10530"></a>10530 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10531"></a>10531 
<a name="l10532"></a>10532 <span class="comment">//*****************************************************************************</span>
<a name="l10533"></a>10533 <span class="comment">//</span>
<a name="l10534"></a>10534 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span>
<a name="l10535"></a>10535 <span class="comment">// register.</span>
<a name="l10536"></a>10536 <span class="comment">//</span>
<a name="l10537"></a>10537 <span class="comment">//*****************************************************************************</span>
<a name="l10538"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ff4ff4d54cdb1c355cb1d8946e40883">10538</a> <span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  // 16/32-Bit General-Purpose Timer</span>
<a name="l10539"></a>10539 <span class="preprocessor"></span>                                            <span class="comment">// 5 Run Mode Clock Gating Control</span>
<a name="l10540"></a><a class="code" href="tm4c123gh6pm_8h.html#a33685c0ac2cf2c08f04435e0ebce75fd">10540</a> <span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  // 16/32-Bit General-Purpose Timer</span>
<a name="l10541"></a>10541 <span class="preprocessor"></span>                                            <span class="comment">// 4 Run Mode Clock Gating Control</span>
<a name="l10542"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6ac53391bf814941a02b5260e7aabb0">10542</a> <span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  // 16/32-Bit General-Purpose Timer</span>
<a name="l10543"></a>10543 <span class="preprocessor"></span>                                            <span class="comment">// 3 Run Mode Clock Gating Control</span>
<a name="l10544"></a><a class="code" href="tm4c123gh6pm_8h.html#adc160532a2d40c2ad4304fb93dbe6f6a">10544</a> <span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  // 16/32-Bit General-Purpose Timer</span>
<a name="l10545"></a>10545 <span class="preprocessor"></span>                                            <span class="comment">// 2 Run Mode Clock Gating Control</span>
<a name="l10546"></a><a class="code" href="tm4c123gh6pm_8h.html#ac24211dfeb4de411908455af791405ce">10546</a> <span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  // 16/32-Bit General-Purpose Timer</span>
<a name="l10547"></a>10547 <span class="preprocessor"></span>                                            <span class="comment">// 1 Run Mode Clock Gating Control</span>
<a name="l10548"></a><a class="code" href="tm4c123gh6pm_8h.html#a98b42bfa03ef1fa2414d47e40c20a591">10548</a> <span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  // 16/32-Bit General-Purpose Timer</span>
<a name="l10549"></a>10549 <span class="preprocessor"></span>                                            <span class="comment">// 0 Run Mode Clock Gating Control</span>
<a name="l10550"></a>10550 
<a name="l10551"></a>10551 <span class="comment">//*****************************************************************************</span>
<a name="l10552"></a>10552 <span class="comment">//</span>
<a name="l10553"></a>10553 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span>
<a name="l10554"></a>10554 <span class="comment">// register.</span>
<a name="l10555"></a>10555 <span class="comment">//</span>
<a name="l10556"></a>10556 <span class="comment">//*****************************************************************************</span>
<a name="l10557"></a><a class="code" href="tm4c123gh6pm_8h.html#ac96189846fc7f9e0ab4d766d1d341524">10557</a> <span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  // GPIO Port F Run Mode Clock</span>
<a name="l10558"></a>10558 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10559"></a><a class="code" href="tm4c123gh6pm_8h.html#a899fc672e48c6a3a68c2cc51ea9831fb">10559</a> <span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  // GPIO Port E Run Mode Clock</span>
<a name="l10560"></a>10560 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10561"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ac545c8c0bac78f2b330cd3c012f2da">10561</a> <span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  // GPIO Port D Run Mode Clock</span>
<a name="l10562"></a>10562 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10563"></a><a class="code" href="tm4c123gh6pm_8h.html#a16e8f7517f80f91ad92e2268d1d8d384">10563</a> <span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  // GPIO Port C Run Mode Clock</span>
<a name="l10564"></a>10564 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10565"></a><a class="code" href="tm4c123gh6pm_8h.html#a875e6dc7b8bcbac16207cc19c7d95ad8">10565</a> <span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  // GPIO Port B Run Mode Clock</span>
<a name="l10566"></a>10566 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10567"></a><a class="code" href="tm4c123gh6pm_8h.html#a65003d1712b109407e2d650a1c6ab3e6">10567</a> <span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  // GPIO Port A Run Mode Clock</span>
<a name="l10568"></a>10568 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10569"></a>10569 
<a name="l10570"></a>10570 <span class="comment">//*****************************************************************************</span>
<a name="l10571"></a>10571 <span class="comment">//</span>
<a name="l10572"></a>10572 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span>
<a name="l10573"></a>10573 <span class="comment">//</span>
<a name="l10574"></a>10574 <span class="comment">//*****************************************************************************</span>
<a name="l10575"></a><a class="code" href="tm4c123gh6pm_8h.html#af6d2549bf745e64662c7eeb0a5480efd">10575</a> <span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  // uDMA Module Run Mode Clock</span>
<a name="l10576"></a>10576 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10577"></a>10577 
<a name="l10578"></a>10578 <span class="comment">//*****************************************************************************</span>
<a name="l10579"></a>10579 <span class="comment">//</span>
<a name="l10580"></a>10580 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span>
<a name="l10581"></a>10581 <span class="comment">//</span>
<a name="l10582"></a>10582 <span class="comment">//*****************************************************************************</span>
<a name="l10583"></a><a class="code" href="tm4c123gh6pm_8h.html#a01e6b7319101919861a773e3578a773f">10583</a> <span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  // Hibernation Module Run Mode</span>
<a name="l10584"></a>10584 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10585"></a>10585 
<a name="l10586"></a>10586 <span class="comment">//*****************************************************************************</span>
<a name="l10587"></a>10587 <span class="comment">//</span>
<a name="l10588"></a>10588 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span>
<a name="l10589"></a>10589 <span class="comment">// register.</span>
<a name="l10590"></a>10590 <span class="comment">//</span>
<a name="l10591"></a>10591 <span class="comment">//*****************************************************************************</span>
<a name="l10592"></a><a class="code" href="tm4c123gh6pm_8h.html#a90a4368472cb07641ac375163e0cc123">10592</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  // UART Module 7 Run Mode Clock</span>
<a name="l10593"></a>10593 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10594"></a><a class="code" href="tm4c123gh6pm_8h.html#af912ddf5b480df0dfd20a7a312a64839">10594</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  // UART Module 6 Run Mode Clock</span>
<a name="l10595"></a>10595 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10596"></a><a class="code" href="tm4c123gh6pm_8h.html#a75989ecf1b70e6302931ff6eeac1bede">10596</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  // UART Module 5 Run Mode Clock</span>
<a name="l10597"></a>10597 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10598"></a><a class="code" href="tm4c123gh6pm_8h.html#a90748ac8b52fccc826a97090d8d7681b">10598</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  // UART Module 4 Run Mode Clock</span>
<a name="l10599"></a>10599 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10600"></a><a class="code" href="tm4c123gh6pm_8h.html#a7db7d037c017b5315ca11cf52ca6d56a">10600</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  // UART Module 3 Run Mode Clock</span>
<a name="l10601"></a>10601 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10602"></a><a class="code" href="tm4c123gh6pm_8h.html#a831cb22657775fff2d524bdd5df91dc6">10602</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  // UART Module 2 Run Mode Clock</span>
<a name="l10603"></a>10603 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10604"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a6a5880539eeb3726216c8b859271db">10604</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  // UART Module 1 Run Mode Clock</span>
<a name="l10605"></a>10605 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10606"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d5bfff1a6e89bc20f826139993b29b8">10606</a> <span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  // UART Module 0 Run Mode Clock</span>
<a name="l10607"></a>10607 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10608"></a>10608 
<a name="l10609"></a>10609 <span class="comment">//*****************************************************************************</span>
<a name="l10610"></a>10610 <span class="comment">//</span>
<a name="l10611"></a>10611 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span>
<a name="l10612"></a>10612 <span class="comment">//</span>
<a name="l10613"></a>10613 <span class="comment">//*****************************************************************************</span>
<a name="l10614"></a><a class="code" href="tm4c123gh6pm_8h.html#ad916e87ddebcbd4d8ed1a90da9658d0b">10614</a> <span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  // SSI Module 3 Run Mode Clock</span>
<a name="l10615"></a>10615 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10616"></a><a class="code" href="tm4c123gh6pm_8h.html#a6935d80e5ee36b6977bc3b10254f8fa5">10616</a> <span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  // SSI Module 2 Run Mode Clock</span>
<a name="l10617"></a>10617 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10618"></a><a class="code" href="tm4c123gh6pm_8h.html#aa59e1282c5464cf587b31f7f76df8e85">10618</a> <span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  // SSI Module 1 Run Mode Clock</span>
<a name="l10619"></a>10619 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10620"></a><a class="code" href="tm4c123gh6pm_8h.html#a41a9d651a6e2bd813dea8209635940f4">10620</a> <span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  // SSI Module 0 Run Mode Clock</span>
<a name="l10621"></a>10621 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10622"></a>10622 
<a name="l10623"></a>10623 <span class="comment">//*****************************************************************************</span>
<a name="l10624"></a>10624 <span class="comment">//</span>
<a name="l10625"></a>10625 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span>
<a name="l10626"></a>10626 <span class="comment">//</span>
<a name="l10627"></a>10627 <span class="comment">//*****************************************************************************</span>
<a name="l10628"></a><a class="code" href="tm4c123gh6pm_8h.html#ac37449202bece22f2ed8a3458363aada">10628</a> <span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  // I2C Module 3 Run Mode Clock</span>
<a name="l10629"></a>10629 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10630"></a><a class="code" href="tm4c123gh6pm_8h.html#a140df084ea227151ec2a72fbad8cf773">10630</a> <span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  // I2C Module 2 Run Mode Clock</span>
<a name="l10631"></a>10631 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10632"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7e8db6eb8e46841272053c240333fee">10632</a> <span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  // I2C Module 1 Run Mode Clock</span>
<a name="l10633"></a>10633 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10634"></a><a class="code" href="tm4c123gh6pm_8h.html#a077ea80060b030f6e782904cc506048a">10634</a> <span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  // I2C Module 0 Run Mode Clock</span>
<a name="l10635"></a>10635 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10636"></a>10636 
<a name="l10637"></a>10637 <span class="comment">//*****************************************************************************</span>
<a name="l10638"></a>10638 <span class="comment">//</span>
<a name="l10639"></a>10639 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span>
<a name="l10640"></a>10640 <span class="comment">//</span>
<a name="l10641"></a>10641 <span class="comment">//*****************************************************************************</span>
<a name="l10642"></a><a class="code" href="tm4c123gh6pm_8h.html#af3f234af2baeac62849ff1a643808fc1">10642</a> <span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  // USB Module Run Mode Clock Gating</span>
<a name="l10643"></a>10643 <span class="preprocessor"></span>                                            <span class="comment">// Control</span>
<a name="l10644"></a>10644 
<a name="l10645"></a>10645 <span class="comment">//*****************************************************************************</span>
<a name="l10646"></a>10646 <span class="comment">//</span>
<a name="l10647"></a>10647 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span>
<a name="l10648"></a>10648 <span class="comment">//</span>
<a name="l10649"></a>10649 <span class="comment">//*****************************************************************************</span>
<a name="l10650"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c9a0ce5feca110ca2b785c5b807e4ab">10650</a> <span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  // CAN Module 1 Run Mode Clock</span>
<a name="l10651"></a>10651 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10652"></a><a class="code" href="tm4c123gh6pm_8h.html#a5fc2162f5116d57e1c2555e92ac4ae33">10652</a> <span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  // CAN Module 0 Run Mode Clock</span>
<a name="l10653"></a>10653 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10654"></a>10654 
<a name="l10655"></a>10655 <span class="comment">//*****************************************************************************</span>
<a name="l10656"></a>10656 <span class="comment">//</span>
<a name="l10657"></a>10657 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span>
<a name="l10658"></a>10658 <span class="comment">//</span>
<a name="l10659"></a>10659 <span class="comment">//*****************************************************************************</span>
<a name="l10660"></a><a class="code" href="tm4c123gh6pm_8h.html#af618cab706639095ed65f63de2690715">10660</a> <span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  // ADC Module 1 Run Mode Clock</span>
<a name="l10661"></a>10661 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10662"></a><a class="code" href="tm4c123gh6pm_8h.html#a508ed489544302effc8e52f66ae0097f">10662</a> <span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  // ADC Module 0 Run Mode Clock</span>
<a name="l10663"></a>10663 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10664"></a>10664 
<a name="l10665"></a>10665 <span class="comment">//*****************************************************************************</span>
<a name="l10666"></a>10666 <span class="comment">//</span>
<a name="l10667"></a>10667 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span>
<a name="l10668"></a>10668 <span class="comment">// register.</span>
<a name="l10669"></a>10669 <span class="comment">//</span>
<a name="l10670"></a>10670 <span class="comment">//*****************************************************************************</span>
<a name="l10671"></a><a class="code" href="tm4c123gh6pm_8h.html#a022ff8b2da9f8e93d1c53e89a32663c0">10671</a> <span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  // Analog Comparator Module 0 Run</span>
<a name="l10672"></a>10672 <span class="preprocessor"></span>                                            <span class="comment">// Mode Clock Gating Control</span>
<a name="l10673"></a>10673 
<a name="l10674"></a>10674 <span class="comment">//*****************************************************************************</span>
<a name="l10675"></a>10675 <span class="comment">//</span>
<a name="l10676"></a>10676 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.</span>
<a name="l10677"></a>10677 <span class="comment">//</span>
<a name="l10678"></a>10678 <span class="comment">//*****************************************************************************</span>
<a name="l10679"></a><a class="code" href="tm4c123gh6pm_8h.html#a761d4bc9953b25e6dc314e158144a137">10679</a> <span class="preprocessor">#define SYSCTL_RCGCPWM_R1       0x00000002  // PWM Module 1 Run Mode Clock</span>
<a name="l10680"></a>10680 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10681"></a><a class="code" href="tm4c123gh6pm_8h.html#a54369eed427614307aa913cb1e391cfc">10681</a> <span class="preprocessor">#define SYSCTL_RCGCPWM_R0       0x00000001  // PWM Module 0 Run Mode Clock</span>
<a name="l10682"></a>10682 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10683"></a>10683 
<a name="l10684"></a>10684 <span class="comment">//*****************************************************************************</span>
<a name="l10685"></a>10685 <span class="comment">//</span>
<a name="l10686"></a>10686 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.</span>
<a name="l10687"></a>10687 <span class="comment">//</span>
<a name="l10688"></a>10688 <span class="comment">//*****************************************************************************</span>
<a name="l10689"></a><a class="code" href="tm4c123gh6pm_8h.html#a98f290abdeb190717833125f55f6f539">10689</a> <span class="preprocessor">#define SYSCTL_RCGCQEI_R1       0x00000002  // QEI Module 1 Run Mode Clock</span>
<a name="l10690"></a>10690 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10691"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a22ebbcc1273f64031aaab67dc1d5f0">10691</a> <span class="preprocessor">#define SYSCTL_RCGCQEI_R0       0x00000001  // QEI Module 0 Run Mode Clock</span>
<a name="l10692"></a>10692 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10693"></a>10693 
<a name="l10694"></a>10694 <span class="comment">//*****************************************************************************</span>
<a name="l10695"></a>10695 <span class="comment">//</span>
<a name="l10696"></a>10696 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span>
<a name="l10697"></a>10697 <span class="comment">// register.</span>
<a name="l10698"></a>10698 <span class="comment">//</span>
<a name="l10699"></a>10699 <span class="comment">//*****************************************************************************</span>
<a name="l10700"></a><a class="code" href="tm4c123gh6pm_8h.html#a9baa3eb78dff190b0de50a398b2a5eab">10700</a> <span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  // EEPROM Module Run Mode Clock</span>
<a name="l10701"></a>10701 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10702"></a>10702 
<a name="l10703"></a>10703 <span class="comment">//*****************************************************************************</span>
<a name="l10704"></a>10704 <span class="comment">//</span>
<a name="l10705"></a>10705 <span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWTIMER</span>
<a name="l10706"></a>10706 <span class="comment">// register.</span>
<a name="l10707"></a>10707 <span class="comment">//</span>
<a name="l10708"></a>10708 <span class="comment">//*****************************************************************************</span>
<a name="l10709"></a><a class="code" href="tm4c123gh6pm_8h.html#a38a45aade21687ecb2e26afd32299826">10709</a> <span class="preprocessor">#define SYSCTL_RCGCWTIMER_R5    0x00000020  // 32/64-Bit Wide General-Purpose</span>
<a name="l10710"></a>10710 <span class="preprocessor"></span>                                            <span class="comment">// Timer 5 Run Mode Clock Gating</span>
<a name="l10711"></a>10711                                             <span class="comment">// Control</span>
<a name="l10712"></a><a class="code" href="tm4c123gh6pm_8h.html#af1ce0d8b3e3f801cd6f276516092359f">10712</a> <span class="preprocessor">#define SYSCTL_RCGCWTIMER_R4    0x00000010  // 32/64-Bit Wide General-Purpose</span>
<a name="l10713"></a>10713 <span class="preprocessor"></span>                                            <span class="comment">// Timer 4 Run Mode Clock Gating</span>
<a name="l10714"></a>10714                                             <span class="comment">// Control</span>
<a name="l10715"></a><a class="code" href="tm4c123gh6pm_8h.html#ae85172e14cdef539d5b6e06b64abbf74">10715</a> <span class="preprocessor">#define SYSCTL_RCGCWTIMER_R3    0x00000008  // 32/64-Bit Wide General-Purpose</span>
<a name="l10716"></a>10716 <span class="preprocessor"></span>                                            <span class="comment">// Timer 3 Run Mode Clock Gating</span>
<a name="l10717"></a>10717                                             <span class="comment">// Control</span>
<a name="l10718"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1b49fa624732a5bbf9059d9c3287d3c">10718</a> <span class="preprocessor">#define SYSCTL_RCGCWTIMER_R2    0x00000004  // 32/64-Bit Wide General-Purpose</span>
<a name="l10719"></a>10719 <span class="preprocessor"></span>                                            <span class="comment">// Timer 2 Run Mode Clock Gating</span>
<a name="l10720"></a>10720                                             <span class="comment">// Control</span>
<a name="l10721"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f5c7de46458d7c903b80f922700330d">10721</a> <span class="preprocessor">#define SYSCTL_RCGCWTIMER_R1    0x00000002  // 32/64-Bit Wide General-Purpose</span>
<a name="l10722"></a>10722 <span class="preprocessor"></span>                                            <span class="comment">// Timer 1 Run Mode Clock Gating</span>
<a name="l10723"></a>10723                                             <span class="comment">// Control</span>
<a name="l10724"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b3fc04c4d5f01af1385bbe7cc8db399">10724</a> <span class="preprocessor">#define SYSCTL_RCGCWTIMER_R0    0x00000001  // 32/64-Bit Wide General-Purpose</span>
<a name="l10725"></a>10725 <span class="preprocessor"></span>                                            <span class="comment">// Timer 0 Run Mode Clock Gating</span>
<a name="l10726"></a>10726                                             <span class="comment">// Control</span>
<a name="l10727"></a>10727 
<a name="l10728"></a>10728 <span class="comment">//*****************************************************************************</span>
<a name="l10729"></a>10729 <span class="comment">//</span>
<a name="l10730"></a>10730 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span>
<a name="l10731"></a>10731 <span class="comment">//</span>
<a name="l10732"></a>10732 <span class="comment">//*****************************************************************************</span>
<a name="l10733"></a><a class="code" href="tm4c123gh6pm_8h.html#a846c042fc27af1e8fb2d0319f8f7f1df">10733</a> <span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  // Watchdog Timer 1 Sleep Mode</span>
<a name="l10734"></a>10734 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10735"></a><a class="code" href="tm4c123gh6pm_8h.html#a8504fbf0d9c788176292e39e3253e4b8">10735</a> <span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  // Watchdog Timer 0 Sleep Mode</span>
<a name="l10736"></a>10736 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10737"></a>10737 
<a name="l10738"></a>10738 <span class="comment">//*****************************************************************************</span>
<a name="l10739"></a>10739 <span class="comment">//</span>
<a name="l10740"></a>10740 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span>
<a name="l10741"></a>10741 <span class="comment">// register.</span>
<a name="l10742"></a>10742 <span class="comment">//</span>
<a name="l10743"></a>10743 <span class="comment">//*****************************************************************************</span>
<a name="l10744"></a><a class="code" href="tm4c123gh6pm_8h.html#a9564f13b68f71ce9013bf6129074f487">10744</a> <span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  // 16/32-Bit General-Purpose Timer</span>
<a name="l10745"></a>10745 <span class="preprocessor"></span>                                            <span class="comment">// 5 Sleep Mode Clock Gating</span>
<a name="l10746"></a>10746                                             <span class="comment">// Control</span>
<a name="l10747"></a><a class="code" href="tm4c123gh6pm_8h.html#a676e3a050d590c21b09d78497568ab2a">10747</a> <span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  // 16/32-Bit General-Purpose Timer</span>
<a name="l10748"></a>10748 <span class="preprocessor"></span>                                            <span class="comment">// 4 Sleep Mode Clock Gating</span>
<a name="l10749"></a>10749                                             <span class="comment">// Control</span>
<a name="l10750"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d7326b0da8c00601566cf5ba4f76487">10750</a> <span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  // 16/32-Bit General-Purpose Timer</span>
<a name="l10751"></a>10751 <span class="preprocessor"></span>                                            <span class="comment">// 3 Sleep Mode Clock Gating</span>
<a name="l10752"></a>10752                                             <span class="comment">// Control</span>
<a name="l10753"></a><a class="code" href="tm4c123gh6pm_8h.html#a87444304d2dbfd3b6eb7b9b8fb4d30cf">10753</a> <span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  // 16/32-Bit General-Purpose Timer</span>
<a name="l10754"></a>10754 <span class="preprocessor"></span>                                            <span class="comment">// 2 Sleep Mode Clock Gating</span>
<a name="l10755"></a>10755                                             <span class="comment">// Control</span>
<a name="l10756"></a><a class="code" href="tm4c123gh6pm_8h.html#a0cbf08498771bd834c3d1906e126228e">10756</a> <span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  // 16/32-Bit General-Purpose Timer</span>
<a name="l10757"></a>10757 <span class="preprocessor"></span>                                            <span class="comment">// 1 Sleep Mode Clock Gating</span>
<a name="l10758"></a>10758                                             <span class="comment">// Control</span>
<a name="l10759"></a><a class="code" href="tm4c123gh6pm_8h.html#a839b5b61b0ccee4e2fdadca9e8734e61">10759</a> <span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  // 16/32-Bit General-Purpose Timer</span>
<a name="l10760"></a>10760 <span class="preprocessor"></span>                                            <span class="comment">// 0 Sleep Mode Clock Gating</span>
<a name="l10761"></a>10761                                             <span class="comment">// Control</span>
<a name="l10762"></a>10762 
<a name="l10763"></a>10763 <span class="comment">//*****************************************************************************</span>
<a name="l10764"></a>10764 <span class="comment">//</span>
<a name="l10765"></a>10765 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span>
<a name="l10766"></a>10766 <span class="comment">// register.</span>
<a name="l10767"></a>10767 <span class="comment">//</span>
<a name="l10768"></a>10768 <span class="comment">//*****************************************************************************</span>
<a name="l10769"></a><a class="code" href="tm4c123gh6pm_8h.html#a608f4b5d598fec21f90170d7cd4a0e41">10769</a> <span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  // GPIO Port F Sleep Mode Clock</span>
<a name="l10770"></a>10770 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10771"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f9afe6318c56bed84f65d412fff2396">10771</a> <span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  // GPIO Port E Sleep Mode Clock</span>
<a name="l10772"></a>10772 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10773"></a><a class="code" href="tm4c123gh6pm_8h.html#a582a78bb6cc435cb536e7c040d64daf4">10773</a> <span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  // GPIO Port D Sleep Mode Clock</span>
<a name="l10774"></a>10774 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10775"></a><a class="code" href="tm4c123gh6pm_8h.html#acf12bf006076747846cb2fa28e6f1916">10775</a> <span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  // GPIO Port C Sleep Mode Clock</span>
<a name="l10776"></a>10776 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10777"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb34268c8dee7253fcd22094cf6df54a">10777</a> <span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  // GPIO Port B Sleep Mode Clock</span>
<a name="l10778"></a>10778 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10779"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0c8e78a023f7c7352117dbdcbaba587">10779</a> <span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  // GPIO Port A Sleep Mode Clock</span>
<a name="l10780"></a>10780 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10781"></a>10781 
<a name="l10782"></a>10782 <span class="comment">//*****************************************************************************</span>
<a name="l10783"></a>10783 <span class="comment">//</span>
<a name="l10784"></a>10784 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span>
<a name="l10785"></a>10785 <span class="comment">//</span>
<a name="l10786"></a>10786 <span class="comment">//*****************************************************************************</span>
<a name="l10787"></a><a class="code" href="tm4c123gh6pm_8h.html#acf4f73fff411342fb13bf3d6f8c59965">10787</a> <span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  // uDMA Module Sleep Mode Clock</span>
<a name="l10788"></a>10788 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10789"></a>10789 
<a name="l10790"></a>10790 <span class="comment">//*****************************************************************************</span>
<a name="l10791"></a>10791 <span class="comment">//</span>
<a name="l10792"></a>10792 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span>
<a name="l10793"></a>10793 <span class="comment">//</span>
<a name="l10794"></a>10794 <span class="comment">//*****************************************************************************</span>
<a name="l10795"></a><a class="code" href="tm4c123gh6pm_8h.html#ac30a6775fe5765e4e63d62c8bb39e31b">10795</a> <span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  // Hibernation Module Sleep Mode</span>
<a name="l10796"></a>10796 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10797"></a>10797 
<a name="l10798"></a>10798 <span class="comment">//*****************************************************************************</span>
<a name="l10799"></a>10799 <span class="comment">//</span>
<a name="l10800"></a>10800 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span>
<a name="l10801"></a>10801 <span class="comment">// register.</span>
<a name="l10802"></a>10802 <span class="comment">//</span>
<a name="l10803"></a>10803 <span class="comment">//*****************************************************************************</span>
<a name="l10804"></a><a class="code" href="tm4c123gh6pm_8h.html#a939ac9f7f9a595e476a09e00f8c23677">10804</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  // UART Module 7 Sleep Mode Clock</span>
<a name="l10805"></a>10805 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10806"></a><a class="code" href="tm4c123gh6pm_8h.html#a0a52edd3d0ba38f8e955907d7250bac1">10806</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  // UART Module 6 Sleep Mode Clock</span>
<a name="l10807"></a>10807 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10808"></a><a class="code" href="tm4c123gh6pm_8h.html#adc871831bdbb74cc533be98731a04bb2">10808</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  // UART Module 5 Sleep Mode Clock</span>
<a name="l10809"></a>10809 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10810"></a><a class="code" href="tm4c123gh6pm_8h.html#a23d26004794ba663acdb551d31f3e796">10810</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  // UART Module 4 Sleep Mode Clock</span>
<a name="l10811"></a>10811 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10812"></a><a class="code" href="tm4c123gh6pm_8h.html#a653f02c9d7f800db5aeb57abedafe6f0">10812</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  // UART Module 3 Sleep Mode Clock</span>
<a name="l10813"></a>10813 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10814"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e30fb37f43b571e009a42b4630ddb5e">10814</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  // UART Module 2 Sleep Mode Clock</span>
<a name="l10815"></a>10815 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10816"></a><a class="code" href="tm4c123gh6pm_8h.html#ac608c1a73b730a49f0a5102f561cfa23">10816</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  // UART Module 1 Sleep Mode Clock</span>
<a name="l10817"></a>10817 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10818"></a><a class="code" href="tm4c123gh6pm_8h.html#abbead6a8eaeed5d985483c336b1586f8">10818</a> <span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  // UART Module 0 Sleep Mode Clock</span>
<a name="l10819"></a>10819 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10820"></a>10820 
<a name="l10821"></a>10821 <span class="comment">//*****************************************************************************</span>
<a name="l10822"></a>10822 <span class="comment">//</span>
<a name="l10823"></a>10823 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span>
<a name="l10824"></a>10824 <span class="comment">//</span>
<a name="l10825"></a>10825 <span class="comment">//*****************************************************************************</span>
<a name="l10826"></a><a class="code" href="tm4c123gh6pm_8h.html#a49b5311b93725e07f77741220e795112">10826</a> <span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  // SSI Module 3 Sleep Mode Clock</span>
<a name="l10827"></a>10827 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10828"></a><a class="code" href="tm4c123gh6pm_8h.html#a7928ee05d8e94ca641e33edeac4bfe20">10828</a> <span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  // SSI Module 2 Sleep Mode Clock</span>
<a name="l10829"></a>10829 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10830"></a><a class="code" href="tm4c123gh6pm_8h.html#a9419840fba6f61f542e04d2fbee72166">10830</a> <span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  // SSI Module 1 Sleep Mode Clock</span>
<a name="l10831"></a>10831 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10832"></a><a class="code" href="tm4c123gh6pm_8h.html#aee2257e4dc778556d26130ae05e02fb5">10832</a> <span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  // SSI Module 0 Sleep Mode Clock</span>
<a name="l10833"></a>10833 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10834"></a>10834 
<a name="l10835"></a>10835 <span class="comment">//*****************************************************************************</span>
<a name="l10836"></a>10836 <span class="comment">//</span>
<a name="l10837"></a>10837 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span>
<a name="l10838"></a>10838 <span class="comment">//</span>
<a name="l10839"></a>10839 <span class="comment">//*****************************************************************************</span>
<a name="l10840"></a><a class="code" href="tm4c123gh6pm_8h.html#a6afbb3132fd210d38d512c47f3bc59d5">10840</a> <span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  // I2C Module 3 Sleep Mode Clock</span>
<a name="l10841"></a>10841 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10842"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d6c0282872bf7b41fc9510f480dc84e">10842</a> <span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  // I2C Module 2 Sleep Mode Clock</span>
<a name="l10843"></a>10843 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10844"></a><a class="code" href="tm4c123gh6pm_8h.html#ab28c82102880b8074cbb191e66b83ad1">10844</a> <span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  // I2C Module 1 Sleep Mode Clock</span>
<a name="l10845"></a>10845 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10846"></a><a class="code" href="tm4c123gh6pm_8h.html#a88c66b30c56733a8d2a52ea08bd8722c">10846</a> <span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  // I2C Module 0 Sleep Mode Clock</span>
<a name="l10847"></a>10847 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10848"></a>10848 
<a name="l10849"></a>10849 <span class="comment">//*****************************************************************************</span>
<a name="l10850"></a>10850 <span class="comment">//</span>
<a name="l10851"></a>10851 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span>
<a name="l10852"></a>10852 <span class="comment">//</span>
<a name="l10853"></a>10853 <span class="comment">//*****************************************************************************</span>
<a name="l10854"></a><a class="code" href="tm4c123gh6pm_8h.html#a1212eacbe210908ad4ae99b74af88fa1">10854</a> <span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  // USB Module Sleep Mode Clock</span>
<a name="l10855"></a>10855 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10856"></a>10856 
<a name="l10857"></a>10857 <span class="comment">//*****************************************************************************</span>
<a name="l10858"></a>10858 <span class="comment">//</span>
<a name="l10859"></a>10859 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span>
<a name="l10860"></a>10860 <span class="comment">//</span>
<a name="l10861"></a>10861 <span class="comment">//*****************************************************************************</span>
<a name="l10862"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c5c7fe7e32362b7efa456fb87d825b7">10862</a> <span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  // CAN Module 1 Sleep Mode Clock</span>
<a name="l10863"></a>10863 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10864"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bc41056ea02ad29af5f9f5fc8bf066b">10864</a> <span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  // CAN Module 0 Sleep Mode Clock</span>
<a name="l10865"></a>10865 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10866"></a>10866 
<a name="l10867"></a>10867 <span class="comment">//*****************************************************************************</span>
<a name="l10868"></a>10868 <span class="comment">//</span>
<a name="l10869"></a>10869 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span>
<a name="l10870"></a>10870 <span class="comment">//</span>
<a name="l10871"></a>10871 <span class="comment">//*****************************************************************************</span>
<a name="l10872"></a><a class="code" href="tm4c123gh6pm_8h.html#abbd56f149e57b1947ee97e02a287bc89">10872</a> <span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  // ADC Module 1 Sleep Mode Clock</span>
<a name="l10873"></a>10873 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10874"></a><a class="code" href="tm4c123gh6pm_8h.html#acee558b69e2ef263863acabffc81ce41">10874</a> <span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  // ADC Module 0 Sleep Mode Clock</span>
<a name="l10875"></a>10875 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10876"></a>10876 
<a name="l10877"></a>10877 <span class="comment">//*****************************************************************************</span>
<a name="l10878"></a>10878 <span class="comment">//</span>
<a name="l10879"></a>10879 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span>
<a name="l10880"></a>10880 <span class="comment">// register.</span>
<a name="l10881"></a>10881 <span class="comment">//</span>
<a name="l10882"></a>10882 <span class="comment">//*****************************************************************************</span>
<a name="l10883"></a><a class="code" href="tm4c123gh6pm_8h.html#a88755e8a7cea63d79d53b71e8e1bbe3a">10883</a> <span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  // Analog Comparator Module 0 Sleep</span>
<a name="l10884"></a>10884 <span class="preprocessor"></span>                                            <span class="comment">// Mode Clock Gating Control</span>
<a name="l10885"></a>10885 
<a name="l10886"></a>10886 <span class="comment">//*****************************************************************************</span>
<a name="l10887"></a>10887 <span class="comment">//</span>
<a name="l10888"></a>10888 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.</span>
<a name="l10889"></a>10889 <span class="comment">//</span>
<a name="l10890"></a>10890 <span class="comment">//*****************************************************************************</span>
<a name="l10891"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d5f5cea97d988d22de06b8804ac0127">10891</a> <span class="preprocessor">#define SYSCTL_SCGCPWM_S1       0x00000002  // PWM Module 1 Sleep Mode Clock</span>
<a name="l10892"></a>10892 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10893"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bf0302d78098f77011ebb709b7a2ee8">10893</a> <span class="preprocessor">#define SYSCTL_SCGCPWM_S0       0x00000001  // PWM Module 0 Sleep Mode Clock</span>
<a name="l10894"></a>10894 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10895"></a>10895 
<a name="l10896"></a>10896 <span class="comment">//*****************************************************************************</span>
<a name="l10897"></a>10897 <span class="comment">//</span>
<a name="l10898"></a>10898 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.</span>
<a name="l10899"></a>10899 <span class="comment">//</span>
<a name="l10900"></a>10900 <span class="comment">//*****************************************************************************</span>
<a name="l10901"></a><a class="code" href="tm4c123gh6pm_8h.html#a5156519c3eca4b994904121c03ee299c">10901</a> <span class="preprocessor">#define SYSCTL_SCGCQEI_S1       0x00000002  // QEI Module 1 Sleep Mode Clock</span>
<a name="l10902"></a>10902 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10903"></a><a class="code" href="tm4c123gh6pm_8h.html#a9785760546bcc6489d1800a99116d7b4">10903</a> <span class="preprocessor">#define SYSCTL_SCGCQEI_S0       0x00000001  // QEI Module 0 Sleep Mode Clock</span>
<a name="l10904"></a>10904 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10905"></a>10905 
<a name="l10906"></a>10906 <span class="comment">//*****************************************************************************</span>
<a name="l10907"></a>10907 <span class="comment">//</span>
<a name="l10908"></a>10908 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span>
<a name="l10909"></a>10909 <span class="comment">// register.</span>
<a name="l10910"></a>10910 <span class="comment">//</span>
<a name="l10911"></a>10911 <span class="comment">//*****************************************************************************</span>
<a name="l10912"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ef2f648ca355845fe83e1255174eade">10912</a> <span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  // EEPROM Module Sleep Mode Clock</span>
<a name="l10913"></a>10913 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l10914"></a>10914 
<a name="l10915"></a>10915 <span class="comment">//*****************************************************************************</span>
<a name="l10916"></a>10916 <span class="comment">//</span>
<a name="l10917"></a>10917 <span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWTIMER</span>
<a name="l10918"></a>10918 <span class="comment">// register.</span>
<a name="l10919"></a>10919 <span class="comment">//</span>
<a name="l10920"></a>10920 <span class="comment">//*****************************************************************************</span>
<a name="l10921"></a><a class="code" href="tm4c123gh6pm_8h.html#a29da0138986088ba29a308b5b5c9bce5">10921</a> <span class="preprocessor">#define SYSCTL_SCGCWTIMER_S5    0x00000020  // 32/64-Bit Wide General-Purpose</span>
<a name="l10922"></a>10922 <span class="preprocessor"></span>                                            <span class="comment">// Timer 5 Sleep Mode Clock Gating</span>
<a name="l10923"></a>10923                                             <span class="comment">// Control</span>
<a name="l10924"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f4e7bda34a8d932815f52d68b61b99b">10924</a> <span class="preprocessor">#define SYSCTL_SCGCWTIMER_S4    0x00000010  // 32/64-Bit Wide General-Purpose</span>
<a name="l10925"></a>10925 <span class="preprocessor"></span>                                            <span class="comment">// Timer 4 Sleep Mode Clock Gating</span>
<a name="l10926"></a>10926                                             <span class="comment">// Control</span>
<a name="l10927"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6a158f92e0e7316ea026791c79ca5cc">10927</a> <span class="preprocessor">#define SYSCTL_SCGCWTIMER_S3    0x00000008  // 32/64-Bit Wide General-Purpose</span>
<a name="l10928"></a>10928 <span class="preprocessor"></span>                                            <span class="comment">// Timer 3 Sleep Mode Clock Gating</span>
<a name="l10929"></a>10929                                             <span class="comment">// Control</span>
<a name="l10930"></a><a class="code" href="tm4c123gh6pm_8h.html#a28e703f84d49cf83300383024d6831ed">10930</a> <span class="preprocessor">#define SYSCTL_SCGCWTIMER_S2    0x00000004  // 32/64-Bit Wide General-Purpose</span>
<a name="l10931"></a>10931 <span class="preprocessor"></span>                                            <span class="comment">// Timer 2 Sleep Mode Clock Gating</span>
<a name="l10932"></a>10932                                             <span class="comment">// Control</span>
<a name="l10933"></a><a class="code" href="tm4c123gh6pm_8h.html#a41b857050236acc9b84648b31f7be2cb">10933</a> <span class="preprocessor">#define SYSCTL_SCGCWTIMER_S1    0x00000002  // 32/64-Bit Wide General-Purpose</span>
<a name="l10934"></a>10934 <span class="preprocessor"></span>                                            <span class="comment">// Timer 1 Sleep Mode Clock Gating</span>
<a name="l10935"></a>10935                                             <span class="comment">// Control</span>
<a name="l10936"></a><a class="code" href="tm4c123gh6pm_8h.html#a59c6d3b6995d60bff1e239ab5445a5d5">10936</a> <span class="preprocessor">#define SYSCTL_SCGCWTIMER_S0    0x00000001  // 32/64-Bit Wide General-Purpose</span>
<a name="l10937"></a>10937 <span class="preprocessor"></span>                                            <span class="comment">// Timer 0 Sleep Mode Clock Gating</span>
<a name="l10938"></a>10938                                             <span class="comment">// Control</span>
<a name="l10939"></a>10939 
<a name="l10940"></a>10940 <span class="comment">//*****************************************************************************</span>
<a name="l10941"></a>10941 <span class="comment">//</span>
<a name="l10942"></a>10942 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span>
<a name="l10943"></a>10943 <span class="comment">//</span>
<a name="l10944"></a>10944 <span class="comment">//*****************************************************************************</span>
<a name="l10945"></a><a class="code" href="tm4c123gh6pm_8h.html#a9462d89fc55686630304ff9971aa63b7">10945</a> <span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  // Watchdog Timer 1 Deep-Sleep Mode</span>
<a name="l10946"></a>10946 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10947"></a><a class="code" href="tm4c123gh6pm_8h.html#ada093a01446a0a8c24582340aa825dd7">10947</a> <span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  // Watchdog Timer 0 Deep-Sleep Mode</span>
<a name="l10948"></a>10948 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10949"></a>10949 
<a name="l10950"></a>10950 <span class="comment">//*****************************************************************************</span>
<a name="l10951"></a>10951 <span class="comment">//</span>
<a name="l10952"></a>10952 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span>
<a name="l10953"></a>10953 <span class="comment">// register.</span>
<a name="l10954"></a>10954 <span class="comment">//</span>
<a name="l10955"></a>10955 <span class="comment">//*****************************************************************************</span>
<a name="l10956"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e646f57bcc40a547844b41d2054b8ba">10956</a> <span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  // 16/32-Bit General-Purpose Timer</span>
<a name="l10957"></a>10957 <span class="preprocessor"></span>                                            <span class="comment">// 5 Deep-Sleep Mode Clock Gating</span>
<a name="l10958"></a>10958                                             <span class="comment">// Control</span>
<a name="l10959"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ab524038fe5c8055de7ecb590a696a3">10959</a> <span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  // 16/32-Bit General-Purpose Timer</span>
<a name="l10960"></a>10960 <span class="preprocessor"></span>                                            <span class="comment">// 4 Deep-Sleep Mode Clock Gating</span>
<a name="l10961"></a>10961                                             <span class="comment">// Control</span>
<a name="l10962"></a><a class="code" href="tm4c123gh6pm_8h.html#a07776f0cb69c550e0ef98bbc7dbc56af">10962</a> <span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  // 16/32-Bit General-Purpose Timer</span>
<a name="l10963"></a>10963 <span class="preprocessor"></span>                                            <span class="comment">// 3 Deep-Sleep Mode Clock Gating</span>
<a name="l10964"></a>10964                                             <span class="comment">// Control</span>
<a name="l10965"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d4cf939ae372891e931841e5cc82a42">10965</a> <span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  // 16/32-Bit General-Purpose Timer</span>
<a name="l10966"></a>10966 <span class="preprocessor"></span>                                            <span class="comment">// 2 Deep-Sleep Mode Clock Gating</span>
<a name="l10967"></a>10967                                             <span class="comment">// Control</span>
<a name="l10968"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c64a279b5902717ec5d2a9ae8bbb6a4">10968</a> <span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  // 16/32-Bit General-Purpose Timer</span>
<a name="l10969"></a>10969 <span class="preprocessor"></span>                                            <span class="comment">// 1 Deep-Sleep Mode Clock Gating</span>
<a name="l10970"></a>10970                                             <span class="comment">// Control</span>
<a name="l10971"></a><a class="code" href="tm4c123gh6pm_8h.html#a9602cf95c0ce8eacba68259d80e60803">10971</a> <span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  // 16/32-Bit General-Purpose Timer</span>
<a name="l10972"></a>10972 <span class="preprocessor"></span>                                            <span class="comment">// 0 Deep-Sleep Mode Clock Gating</span>
<a name="l10973"></a>10973                                             <span class="comment">// Control</span>
<a name="l10974"></a>10974 
<a name="l10975"></a>10975 <span class="comment">//*****************************************************************************</span>
<a name="l10976"></a>10976 <span class="comment">//</span>
<a name="l10977"></a>10977 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span>
<a name="l10978"></a>10978 <span class="comment">// register.</span>
<a name="l10979"></a>10979 <span class="comment">//</span>
<a name="l10980"></a>10980 <span class="comment">//*****************************************************************************</span>
<a name="l10981"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f50f5ea84892961a26183e8e9aaa558">10981</a> <span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  // GPIO Port F Deep-Sleep Mode</span>
<a name="l10982"></a>10982 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10983"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ab19a7ccb3d867530bee9585f8a65a5">10983</a> <span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  // GPIO Port E Deep-Sleep Mode</span>
<a name="l10984"></a>10984 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10985"></a><a class="code" href="tm4c123gh6pm_8h.html#a3e2ee8c3b8a82ef9fc23eb55054b2664">10985</a> <span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  // GPIO Port D Deep-Sleep Mode</span>
<a name="l10986"></a>10986 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10987"></a><a class="code" href="tm4c123gh6pm_8h.html#aa03ca96fce9aed9247e0c9e483942de7">10987</a> <span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  // GPIO Port C Deep-Sleep Mode</span>
<a name="l10988"></a>10988 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10989"></a><a class="code" href="tm4c123gh6pm_8h.html#a0bb8d7c14a9ab714ce5b2c55ed23d56b">10989</a> <span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  // GPIO Port B Deep-Sleep Mode</span>
<a name="l10990"></a>10990 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10991"></a><a class="code" href="tm4c123gh6pm_8h.html#a12b38a614035cf8f0a80064a5184503f">10991</a> <span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  // GPIO Port A Deep-Sleep Mode</span>
<a name="l10992"></a>10992 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l10993"></a>10993 
<a name="l10994"></a>10994 <span class="comment">//*****************************************************************************</span>
<a name="l10995"></a>10995 <span class="comment">//</span>
<a name="l10996"></a>10996 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span>
<a name="l10997"></a>10997 <span class="comment">//</span>
<a name="l10998"></a>10998 <span class="comment">//*****************************************************************************</span>
<a name="l10999"></a><a class="code" href="tm4c123gh6pm_8h.html#a03fd79ee2bb060012156f1f7bd225d61">10999</a> <span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  // uDMA Module Deep-Sleep Mode</span>
<a name="l11000"></a>11000 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11001"></a>11001 
<a name="l11002"></a>11002 <span class="comment">//*****************************************************************************</span>
<a name="l11003"></a>11003 <span class="comment">//</span>
<a name="l11004"></a>11004 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span>
<a name="l11005"></a>11005 <span class="comment">//</span>
<a name="l11006"></a>11006 <span class="comment">//*****************************************************************************</span>
<a name="l11007"></a><a class="code" href="tm4c123gh6pm_8h.html#acf610a98b82671e5298d81e38c8982ef">11007</a> <span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  // Hibernation Module Deep-Sleep</span>
<a name="l11008"></a>11008 <span class="preprocessor"></span>                                            <span class="comment">// Mode Clock Gating Control</span>
<a name="l11009"></a>11009 
<a name="l11010"></a>11010 <span class="comment">//*****************************************************************************</span>
<a name="l11011"></a>11011 <span class="comment">//</span>
<a name="l11012"></a>11012 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span>
<a name="l11013"></a>11013 <span class="comment">// register.</span>
<a name="l11014"></a>11014 <span class="comment">//</span>
<a name="l11015"></a>11015 <span class="comment">//*****************************************************************************</span>
<a name="l11016"></a><a class="code" href="tm4c123gh6pm_8h.html#a70abb1e896294ccd4866e2aee1439902">11016</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  // UART Module 7 Deep-Sleep Mode</span>
<a name="l11017"></a>11017 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11018"></a><a class="code" href="tm4c123gh6pm_8h.html#a2642b09d42a671ebb47b31830b7e39f0">11018</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  // UART Module 6 Deep-Sleep Mode</span>
<a name="l11019"></a>11019 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11020"></a><a class="code" href="tm4c123gh6pm_8h.html#a72e7f6297498240891e32c5cb02fe59c">11020</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  // UART Module 5 Deep-Sleep Mode</span>
<a name="l11021"></a>11021 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11022"></a><a class="code" href="tm4c123gh6pm_8h.html#a62238a40266e88e18d141085193fefa8">11022</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  // UART Module 4 Deep-Sleep Mode</span>
<a name="l11023"></a>11023 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11024"></a><a class="code" href="tm4c123gh6pm_8h.html#ae10400f7f66a69c78a037455a86c89b2">11024</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  // UART Module 3 Deep-Sleep Mode</span>
<a name="l11025"></a>11025 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11026"></a><a class="code" href="tm4c123gh6pm_8h.html#a73ef022e1da1ebce7b167733dc7a2e86">11026</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  // UART Module 2 Deep-Sleep Mode</span>
<a name="l11027"></a>11027 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11028"></a><a class="code" href="tm4c123gh6pm_8h.html#a3582b5103a16a42d15c81236480bf34c">11028</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  // UART Module 1 Deep-Sleep Mode</span>
<a name="l11029"></a>11029 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11030"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1e21d497a8d3c27e5449216ded7db28">11030</a> <span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  // UART Module 0 Deep-Sleep Mode</span>
<a name="l11031"></a>11031 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11032"></a>11032 
<a name="l11033"></a>11033 <span class="comment">//*****************************************************************************</span>
<a name="l11034"></a>11034 <span class="comment">//</span>
<a name="l11035"></a>11035 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span>
<a name="l11036"></a>11036 <span class="comment">//</span>
<a name="l11037"></a>11037 <span class="comment">//*****************************************************************************</span>
<a name="l11038"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b18a3f2086264477a01dd15519409e4">11038</a> <span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  // SSI Module 3 Deep-Sleep Mode</span>
<a name="l11039"></a>11039 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11040"></a><a class="code" href="tm4c123gh6pm_8h.html#a8beced131340a4bd62ad1366250748cd">11040</a> <span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  // SSI Module 2 Deep-Sleep Mode</span>
<a name="l11041"></a>11041 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11042"></a><a class="code" href="tm4c123gh6pm_8h.html#a16f91f946d0c18a98e21e1776153c4cf">11042</a> <span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  // SSI Module 1 Deep-Sleep Mode</span>
<a name="l11043"></a>11043 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11044"></a><a class="code" href="tm4c123gh6pm_8h.html#a2679e5c354c7e817fb54ee5c25e3da06">11044</a> <span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  // SSI Module 0 Deep-Sleep Mode</span>
<a name="l11045"></a>11045 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11046"></a>11046 
<a name="l11047"></a>11047 <span class="comment">//*****************************************************************************</span>
<a name="l11048"></a>11048 <span class="comment">//</span>
<a name="l11049"></a>11049 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span>
<a name="l11050"></a>11050 <span class="comment">//</span>
<a name="l11051"></a>11051 <span class="comment">//*****************************************************************************</span>
<a name="l11052"></a><a class="code" href="tm4c123gh6pm_8h.html#a355a1b85216dbad690038f2fc8dfae14">11052</a> <span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  // I2C Module 3 Deep-Sleep Mode</span>
<a name="l11053"></a>11053 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11054"></a><a class="code" href="tm4c123gh6pm_8h.html#abb909b5956a06608e91ea37ac3f0983f">11054</a> <span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  // I2C Module 2 Deep-Sleep Mode</span>
<a name="l11055"></a>11055 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11056"></a><a class="code" href="tm4c123gh6pm_8h.html#affaa622801fb0db3762b6e2f8fe18057">11056</a> <span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  // I2C Module 1 Deep-Sleep Mode</span>
<a name="l11057"></a>11057 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11058"></a><a class="code" href="tm4c123gh6pm_8h.html#a575b8d89a62b8a98943d48d377970ec2">11058</a> <span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  // I2C Module 0 Deep-Sleep Mode</span>
<a name="l11059"></a>11059 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11060"></a>11060 
<a name="l11061"></a>11061 <span class="comment">//*****************************************************************************</span>
<a name="l11062"></a>11062 <span class="comment">//</span>
<a name="l11063"></a>11063 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span>
<a name="l11064"></a>11064 <span class="comment">//</span>
<a name="l11065"></a>11065 <span class="comment">//*****************************************************************************</span>
<a name="l11066"></a><a class="code" href="tm4c123gh6pm_8h.html#ae028e8bb721de814010f152a50917875">11066</a> <span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  // USB Module Deep-Sleep Mode Clock</span>
<a name="l11067"></a>11067 <span class="preprocessor"></span>                                            <span class="comment">// Gating Control</span>
<a name="l11068"></a>11068 
<a name="l11069"></a>11069 <span class="comment">//*****************************************************************************</span>
<a name="l11070"></a>11070 <span class="comment">//</span>
<a name="l11071"></a>11071 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span>
<a name="l11072"></a>11072 <span class="comment">//</span>
<a name="l11073"></a>11073 <span class="comment">//*****************************************************************************</span>
<a name="l11074"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1866d012a7acc74b5661e855b379b9e">11074</a> <span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  // CAN Module 1 Deep-Sleep Mode</span>
<a name="l11075"></a>11075 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11076"></a><a class="code" href="tm4c123gh6pm_8h.html#aacc31215d4e324f962654734aed062d2">11076</a> <span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  // CAN Module 0 Deep-Sleep Mode</span>
<a name="l11077"></a>11077 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11078"></a>11078 
<a name="l11079"></a>11079 <span class="comment">//*****************************************************************************</span>
<a name="l11080"></a>11080 <span class="comment">//</span>
<a name="l11081"></a>11081 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span>
<a name="l11082"></a>11082 <span class="comment">//</span>
<a name="l11083"></a>11083 <span class="comment">//*****************************************************************************</span>
<a name="l11084"></a><a class="code" href="tm4c123gh6pm_8h.html#a67f48cc481df61812ac3bf9b4a6a1b58">11084</a> <span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  // ADC Module 1 Deep-Sleep Mode</span>
<a name="l11085"></a>11085 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11086"></a><a class="code" href="tm4c123gh6pm_8h.html#a60931269822763ed894deedc2ff98291">11086</a> <span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  // ADC Module 0 Deep-Sleep Mode</span>
<a name="l11087"></a>11087 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11088"></a>11088 
<a name="l11089"></a>11089 <span class="comment">//*****************************************************************************</span>
<a name="l11090"></a>11090 <span class="comment">//</span>
<a name="l11091"></a>11091 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span>
<a name="l11092"></a>11092 <span class="comment">// register.</span>
<a name="l11093"></a>11093 <span class="comment">//</span>
<a name="l11094"></a>11094 <span class="comment">//*****************************************************************************</span>
<a name="l11095"></a><a class="code" href="tm4c123gh6pm_8h.html#a672d7f370bbc3be6f8b7ab04fb266aae">11095</a> <span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  // Analog Comparator Module 0</span>
<a name="l11096"></a>11096 <span class="preprocessor"></span>                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span>
<a name="l11097"></a>11097                                             <span class="comment">// Control</span>
<a name="l11098"></a>11098 
<a name="l11099"></a>11099 <span class="comment">//*****************************************************************************</span>
<a name="l11100"></a>11100 <span class="comment">//</span>
<a name="l11101"></a>11101 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.</span>
<a name="l11102"></a>11102 <span class="comment">//</span>
<a name="l11103"></a>11103 <span class="comment">//*****************************************************************************</span>
<a name="l11104"></a><a class="code" href="tm4c123gh6pm_8h.html#a093cad617ffad37d11a5c2da5adc102f">11104</a> <span class="preprocessor">#define SYSCTL_DCGCPWM_D1       0x00000002  // PWM Module 1 Deep-Sleep Mode</span>
<a name="l11105"></a>11105 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11106"></a><a class="code" href="tm4c123gh6pm_8h.html#aec280dcc23285d629767fe4bdbe26086">11106</a> <span class="preprocessor">#define SYSCTL_DCGCPWM_D0       0x00000001  // PWM Module 0 Deep-Sleep Mode</span>
<a name="l11107"></a>11107 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11108"></a>11108 
<a name="l11109"></a>11109 <span class="comment">//*****************************************************************************</span>
<a name="l11110"></a>11110 <span class="comment">//</span>
<a name="l11111"></a>11111 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.</span>
<a name="l11112"></a>11112 <span class="comment">//</span>
<a name="l11113"></a>11113 <span class="comment">//*****************************************************************************</span>
<a name="l11114"></a><a class="code" href="tm4c123gh6pm_8h.html#a12db22b5801d549dbf4a61e6b2917579">11114</a> <span class="preprocessor">#define SYSCTL_DCGCQEI_D1       0x00000002  // QEI Module 1 Deep-Sleep Mode</span>
<a name="l11115"></a>11115 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11116"></a><a class="code" href="tm4c123gh6pm_8h.html#a88a2a80ec314dbc31a3d86356c6564e7">11116</a> <span class="preprocessor">#define SYSCTL_DCGCQEI_D0       0x00000001  // QEI Module 0 Deep-Sleep Mode</span>
<a name="l11117"></a>11117 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11118"></a>11118 
<a name="l11119"></a>11119 <span class="comment">//*****************************************************************************</span>
<a name="l11120"></a>11120 <span class="comment">//</span>
<a name="l11121"></a>11121 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span>
<a name="l11122"></a>11122 <span class="comment">// register.</span>
<a name="l11123"></a>11123 <span class="comment">//</span>
<a name="l11124"></a>11124 <span class="comment">//*****************************************************************************</span>
<a name="l11125"></a><a class="code" href="tm4c123gh6pm_8h.html#a54e3745aec262e752816071fc7ef8858">11125</a> <span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  // EEPROM Module Deep-Sleep Mode</span>
<a name="l11126"></a>11126 <span class="preprocessor"></span>                                            <span class="comment">// Clock Gating Control</span>
<a name="l11127"></a>11127 
<a name="l11128"></a>11128 <span class="comment">//*****************************************************************************</span>
<a name="l11129"></a>11129 <span class="comment">//</span>
<a name="l11130"></a>11130 <span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWTIMER</span>
<a name="l11131"></a>11131 <span class="comment">// register.</span>
<a name="l11132"></a>11132 <span class="comment">//</span>
<a name="l11133"></a>11133 <span class="comment">//*****************************************************************************</span>
<a name="l11134"></a><a class="code" href="tm4c123gh6pm_8h.html#a6244fdee93f555f862c77ca7f4c8e58e">11134</a> <span class="preprocessor">#define SYSCTL_DCGCWTIMER_D5    0x00000020  // 32/64-Bit Wide General-Purpose</span>
<a name="l11135"></a>11135 <span class="preprocessor"></span>                                            <span class="comment">// Timer 5 Deep-Sleep Mode Clock</span>
<a name="l11136"></a>11136                                             <span class="comment">// Gating Control</span>
<a name="l11137"></a><a class="code" href="tm4c123gh6pm_8h.html#a18425e024748a7e1253b4d00ee1431b8">11137</a> <span class="preprocessor">#define SYSCTL_DCGCWTIMER_D4    0x00000010  // 32/64-Bit Wide General-Purpose</span>
<a name="l11138"></a>11138 <span class="preprocessor"></span>                                            <span class="comment">// Timer 4 Deep-Sleep Mode Clock</span>
<a name="l11139"></a>11139                                             <span class="comment">// Gating Control</span>
<a name="l11140"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c076cc23370b9e9540f15807872f8d3">11140</a> <span class="preprocessor">#define SYSCTL_DCGCWTIMER_D3    0x00000008  // 32/64-Bit Wide General-Purpose</span>
<a name="l11141"></a>11141 <span class="preprocessor"></span>                                            <span class="comment">// Timer 3 Deep-Sleep Mode Clock</span>
<a name="l11142"></a>11142                                             <span class="comment">// Gating Control</span>
<a name="l11143"></a><a class="code" href="tm4c123gh6pm_8h.html#aea38dc840e31e46425d24b2928cd6e30">11143</a> <span class="preprocessor">#define SYSCTL_DCGCWTIMER_D2    0x00000004  // 32/64-Bit Wide General-Purpose</span>
<a name="l11144"></a>11144 <span class="preprocessor"></span>                                            <span class="comment">// Timer 2 Deep-Sleep Mode Clock</span>
<a name="l11145"></a>11145                                             <span class="comment">// Gating Control</span>
<a name="l11146"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a621b01d7b3bebc5504046fab9fb060">11146</a> <span class="preprocessor">#define SYSCTL_DCGCWTIMER_D1    0x00000002  // 32/64-Bit Wide General-Purpose</span>
<a name="l11147"></a>11147 <span class="preprocessor"></span>                                            <span class="comment">// Timer 1 Deep-Sleep Mode Clock</span>
<a name="l11148"></a>11148                                             <span class="comment">// Gating Control</span>
<a name="l11149"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6d00b59bfad3fb296f42123de495dac">11149</a> <span class="preprocessor">#define SYSCTL_DCGCWTIMER_D0    0x00000001  // 32/64-Bit Wide General-Purpose</span>
<a name="l11150"></a>11150 <span class="preprocessor"></span>                                            <span class="comment">// Timer 0 Deep-Sleep Mode Clock</span>
<a name="l11151"></a>11151                                             <span class="comment">// Gating Control</span>
<a name="l11152"></a>11152 
<a name="l11153"></a>11153 <span class="comment">//*****************************************************************************</span>
<a name="l11154"></a>11154 <span class="comment">//</span>
<a name="l11155"></a>11155 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span>
<a name="l11156"></a>11156 <span class="comment">//</span>
<a name="l11157"></a>11157 <span class="comment">//*****************************************************************************</span>
<a name="l11158"></a><a class="code" href="tm4c123gh6pm_8h.html#a35e40ea6861e8b56b1cf070ed167faf5">11158</a> <span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  // Watchdog Timer 1 Peripheral</span>
<a name="l11159"></a>11159 <span class="preprocessor"></span>                                            <span class="comment">// Ready</span>
<a name="l11160"></a><a class="code" href="tm4c123gh6pm_8h.html#a709c123c8c17823fa6af84d59f899bd7">11160</a> <span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  // Watchdog Timer 0 Peripheral</span>
<a name="l11161"></a>11161 <span class="preprocessor"></span>                                            <span class="comment">// Ready</span>
<a name="l11162"></a>11162 
<a name="l11163"></a>11163 <span class="comment">//*****************************************************************************</span>
<a name="l11164"></a>11164 <span class="comment">//</span>
<a name="l11165"></a>11165 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span>
<a name="l11166"></a>11166 <span class="comment">//</span>
<a name="l11167"></a>11167 <span class="comment">//*****************************************************************************</span>
<a name="l11168"></a><a class="code" href="tm4c123gh6pm_8h.html#afd283cdb9a0db503a0a5494fc89cedb3">11168</a> <span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  // 16/32-Bit General-Purpose Timer</span>
<a name="l11169"></a>11169 <span class="preprocessor"></span>                                            <span class="comment">// 5 Peripheral Ready</span>
<a name="l11170"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c6ff3743c8b72ba02f43e697cb934a8">11170</a> <span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  // 16/32-Bit General-Purpose Timer</span>
<a name="l11171"></a>11171 <span class="preprocessor"></span>                                            <span class="comment">// 4 Peripheral Ready</span>
<a name="l11172"></a><a class="code" href="tm4c123gh6pm_8h.html#aa544258133df772b36404afafc8f23e4">11172</a> <span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  // 16/32-Bit General-Purpose Timer</span>
<a name="l11173"></a>11173 <span class="preprocessor"></span>                                            <span class="comment">// 3 Peripheral Ready</span>
<a name="l11174"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d070138e0a0dc8adfe95bb0901d10dd">11174</a> <span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  // 16/32-Bit General-Purpose Timer</span>
<a name="l11175"></a>11175 <span class="preprocessor"></span>                                            <span class="comment">// 2 Peripheral Ready</span>
<a name="l11176"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f9208ad0aa58957d292dfd971c7ca03">11176</a> <span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  // 16/32-Bit General-Purpose Timer</span>
<a name="l11177"></a>11177 <span class="preprocessor"></span>                                            <span class="comment">// 1 Peripheral Ready</span>
<a name="l11178"></a><a class="code" href="tm4c123gh6pm_8h.html#afd9c401e5c31de4f2b7d413c28c75bea">11178</a> <span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  // 16/32-Bit General-Purpose Timer</span>
<a name="l11179"></a>11179 <span class="preprocessor"></span>                                            <span class="comment">// 0 Peripheral Ready</span>
<a name="l11180"></a>11180 
<a name="l11181"></a>11181 <span class="comment">//*****************************************************************************</span>
<a name="l11182"></a>11182 <span class="comment">//</span>
<a name="l11183"></a>11183 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span>
<a name="l11184"></a>11184 <span class="comment">//</span>
<a name="l11185"></a>11185 <span class="comment">//*****************************************************************************</span>
<a name="l11186"></a><a class="code" href="tm4c123gh6pm_8h.html#ab1c7f1915262120245a0f9a026e6725b">11186</a> <span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  // GPIO Port F Peripheral Ready</span>
<a name="l11187"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f9a5234261b7fc5709c6333331e45f9">11187</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  // GPIO Port E Peripheral Ready</span>
<a name="l11188"></a><a class="code" href="tm4c123gh6pm_8h.html#abce71cd51d2b3d70e8a6f11926d11292">11188</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  // GPIO Port D Peripheral Ready</span>
<a name="l11189"></a><a class="code" href="tm4c123gh6pm_8h.html#a1442c5cbea0d79ac7cc649efb8cc0ab6">11189</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  // GPIO Port C Peripheral Ready</span>
<a name="l11190"></a><a class="code" href="tm4c123gh6pm_8h.html#a5351c84c64f9f2428938aea813b630e6">11190</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  // GPIO Port B Peripheral Ready</span>
<a name="l11191"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9b37a30d98229c7de44b5a7d188a255">11191</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  // GPIO Port A Peripheral Ready</span>
<a name="l11192"></a>11192 <span class="preprocessor"></span>
<a name="l11193"></a>11193 <span class="comment">//*****************************************************************************</span>
<a name="l11194"></a>11194 <span class="comment">//</span>
<a name="l11195"></a>11195 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span>
<a name="l11196"></a>11196 <span class="comment">//</span>
<a name="l11197"></a>11197 <span class="comment">//*****************************************************************************</span>
<a name="l11198"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ce8a136fc1115f06fa1bb7d111baed1">11198</a> <span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  // uDMA Module Peripheral Ready</span>
<a name="l11199"></a>11199 <span class="preprocessor"></span>
<a name="l11200"></a>11200 <span class="comment">//*****************************************************************************</span>
<a name="l11201"></a>11201 <span class="comment">//</span>
<a name="l11202"></a>11202 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span>
<a name="l11203"></a>11203 <span class="comment">//</span>
<a name="l11204"></a>11204 <span class="comment">//*****************************************************************************</span>
<a name="l11205"></a><a class="code" href="tm4c123gh6pm_8h.html#a894461eb0350f12e6347e1ace24e7f4c">11205</a> <span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  // Hibernation Module Peripheral</span>
<a name="l11206"></a>11206 <span class="preprocessor"></span>                                            <span class="comment">// Ready</span>
<a name="l11207"></a>11207 
<a name="l11208"></a>11208 <span class="comment">//*****************************************************************************</span>
<a name="l11209"></a>11209 <span class="comment">//</span>
<a name="l11210"></a>11210 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span>
<a name="l11211"></a>11211 <span class="comment">//</span>
<a name="l11212"></a>11212 <span class="comment">//*****************************************************************************</span>
<a name="l11213"></a><a class="code" href="tm4c123gh6pm_8h.html#a30460df5c239e22413a654302b59e1bd">11213</a> <span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  // UART Module 7 Peripheral Ready</span>
<a name="l11214"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ae44a45c7cffe616f5a9f51bb9fac31">11214</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  // UART Module 6 Peripheral Ready</span>
<a name="l11215"></a><a class="code" href="tm4c123gh6pm_8h.html#a351d3240e136e3984c1ca18c707c3f42">11215</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  // UART Module 5 Peripheral Ready</span>
<a name="l11216"></a><a class="code" href="tm4c123gh6pm_8h.html#ace47b724101dcf7199020011da52bb3c">11216</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  // UART Module 4 Peripheral Ready</span>
<a name="l11217"></a><a class="code" href="tm4c123gh6pm_8h.html#a492ccae3a143354c859f47dee3c1a3e1">11217</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  // UART Module 3 Peripheral Ready</span>
<a name="l11218"></a><a class="code" href="tm4c123gh6pm_8h.html#a7447b7ad545125020e773a790f15a3c3">11218</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  // UART Module 2 Peripheral Ready</span>
<a name="l11219"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ae46e204de51df12edad9f89aaa848e">11219</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  // UART Module 1 Peripheral Ready</span>
<a name="l11220"></a><a class="code" href="tm4c123gh6pm_8h.html#a04ce682749f7b99c7d98fd42b82fc1ce">11220</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  // UART Module 0 Peripheral Ready</span>
<a name="l11221"></a>11221 <span class="preprocessor"></span>
<a name="l11222"></a>11222 <span class="comment">//*****************************************************************************</span>
<a name="l11223"></a>11223 <span class="comment">//</span>
<a name="l11224"></a>11224 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span>
<a name="l11225"></a>11225 <span class="comment">//</span>
<a name="l11226"></a>11226 <span class="comment">//*****************************************************************************</span>
<a name="l11227"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2bc062c64e25efec7334be6af08f26a">11227</a> <span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  // SSI Module 3 Peripheral Ready</span>
<a name="l11228"></a><a class="code" href="tm4c123gh6pm_8h.html#a06fa50a3a9d867611f9d5724a656c841">11228</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  // SSI Module 2 Peripheral Ready</span>
<a name="l11229"></a><a class="code" href="tm4c123gh6pm_8h.html#ac187c1260317b8268d051e5c0ee27720">11229</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  // SSI Module 1 Peripheral Ready</span>
<a name="l11230"></a><a class="code" href="tm4c123gh6pm_8h.html#ac113b030e88347e38d180c3d39b886b4">11230</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  // SSI Module 0 Peripheral Ready</span>
<a name="l11231"></a>11231 <span class="preprocessor"></span>
<a name="l11232"></a>11232 <span class="comment">//*****************************************************************************</span>
<a name="l11233"></a>11233 <span class="comment">//</span>
<a name="l11234"></a>11234 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span>
<a name="l11235"></a>11235 <span class="comment">//</span>
<a name="l11236"></a>11236 <span class="comment">//*****************************************************************************</span>
<a name="l11237"></a><a class="code" href="tm4c123gh6pm_8h.html#a532384d2a00a3fe2174e804df2bc3b74">11237</a> <span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  // I2C Module 3 Peripheral Ready</span>
<a name="l11238"></a><a class="code" href="tm4c123gh6pm_8h.html#a0e9c95e1b4a3cf4e151324cb2547e6f6">11238</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  // I2C Module 2 Peripheral Ready</span>
<a name="l11239"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ba8b6b1d3b73409196238a8f92b6a5a">11239</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  // I2C Module 1 Peripheral Ready</span>
<a name="l11240"></a><a class="code" href="tm4c123gh6pm_8h.html#a01cb79308eb4c4f1165b75e9845404fb">11240</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  // I2C Module 0 Peripheral Ready</span>
<a name="l11241"></a>11241 <span class="preprocessor"></span>
<a name="l11242"></a>11242 <span class="comment">//*****************************************************************************</span>
<a name="l11243"></a>11243 <span class="comment">//</span>
<a name="l11244"></a>11244 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span>
<a name="l11245"></a>11245 <span class="comment">//</span>
<a name="l11246"></a>11246 <span class="comment">//*****************************************************************************</span>
<a name="l11247"></a><a class="code" href="tm4c123gh6pm_8h.html#afdbbb1d7b19933669b41b651d9c0395a">11247</a> <span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  // USB Module Peripheral Ready</span>
<a name="l11248"></a>11248 <span class="preprocessor"></span>
<a name="l11249"></a>11249 <span class="comment">//*****************************************************************************</span>
<a name="l11250"></a>11250 <span class="comment">//</span>
<a name="l11251"></a>11251 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span>
<a name="l11252"></a>11252 <span class="comment">//</span>
<a name="l11253"></a>11253 <span class="comment">//*****************************************************************************</span>
<a name="l11254"></a><a class="code" href="tm4c123gh6pm_8h.html#a180253d4d4f3e499dd66d8a03dff83a2">11254</a> <span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  // CAN Module 1 Peripheral Ready</span>
<a name="l11255"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a365e7442b9489bd0cc5e877c3d2dac">11255</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  // CAN Module 0 Peripheral Ready</span>
<a name="l11256"></a>11256 <span class="preprocessor"></span>
<a name="l11257"></a>11257 <span class="comment">//*****************************************************************************</span>
<a name="l11258"></a>11258 <span class="comment">//</span>
<a name="l11259"></a>11259 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span>
<a name="l11260"></a>11260 <span class="comment">//</span>
<a name="l11261"></a>11261 <span class="comment">//*****************************************************************************</span>
<a name="l11262"></a><a class="code" href="tm4c123gh6pm_8h.html#aa34ea4b910805d6602149f7d0a4c3c10">11262</a> <span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  // ADC Module 1 Peripheral Ready</span>
<a name="l11263"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ae875c9ef26decd56b7d0efa0d28151">11263</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  // ADC Module 0 Peripheral Ready</span>
<a name="l11264"></a>11264 <span class="preprocessor"></span>
<a name="l11265"></a>11265 <span class="comment">//*****************************************************************************</span>
<a name="l11266"></a>11266 <span class="comment">//</span>
<a name="l11267"></a>11267 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span>
<a name="l11268"></a>11268 <span class="comment">//</span>
<a name="l11269"></a>11269 <span class="comment">//*****************************************************************************</span>
<a name="l11270"></a><a class="code" href="tm4c123gh6pm_8h.html#a26f957f825c3e4cce5c15f247cfb09f7">11270</a> <span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  // Analog Comparator Module 0</span>
<a name="l11271"></a>11271 <span class="preprocessor"></span>                                            <span class="comment">// Peripheral Ready</span>
<a name="l11272"></a>11272 
<a name="l11273"></a>11273 <span class="comment">//*****************************************************************************</span>
<a name="l11274"></a>11274 <span class="comment">//</span>
<a name="l11275"></a>11275 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPWM register.</span>
<a name="l11276"></a>11276 <span class="comment">//</span>
<a name="l11277"></a>11277 <span class="comment">//*****************************************************************************</span>
<a name="l11278"></a><a class="code" href="tm4c123gh6pm_8h.html#a66d0a677dc20553f21764f5e8d3f5168">11278</a> <span class="preprocessor">#define SYSCTL_PRPWM_R1         0x00000002  // PWM Module 1 Peripheral Ready</span>
<a name="l11279"></a><a class="code" href="tm4c123gh6pm_8h.html#a677a67e7d77d4b135567f152fab6c14b">11279</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRPWM_R0         0x00000001  // PWM Module 0 Peripheral Ready</span>
<a name="l11280"></a>11280 <span class="preprocessor"></span>
<a name="l11281"></a>11281 <span class="comment">//*****************************************************************************</span>
<a name="l11282"></a>11282 <span class="comment">//</span>
<a name="l11283"></a>11283 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRQEI register.</span>
<a name="l11284"></a>11284 <span class="comment">//</span>
<a name="l11285"></a>11285 <span class="comment">//*****************************************************************************</span>
<a name="l11286"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b71625df897d745a41c8e5642441e75">11286</a> <span class="preprocessor">#define SYSCTL_PRQEI_R1         0x00000002  // QEI Module 1 Peripheral Ready</span>
<a name="l11287"></a><a class="code" href="tm4c123gh6pm_8h.html#aab8218892c6d4f83d2419aad1287313c">11287</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_PRQEI_R0         0x00000001  // QEI Module 0 Peripheral Ready</span>
<a name="l11288"></a>11288 <span class="preprocessor"></span>
<a name="l11289"></a>11289 <span class="comment">//*****************************************************************************</span>
<a name="l11290"></a>11290 <span class="comment">//</span>
<a name="l11291"></a>11291 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span>
<a name="l11292"></a>11292 <span class="comment">// register.</span>
<a name="l11293"></a>11293 <span class="comment">//</span>
<a name="l11294"></a>11294 <span class="comment">//*****************************************************************************</span>
<a name="l11295"></a><a class="code" href="tm4c123gh6pm_8h.html#aa027cac7e8e93ad722b576e0821450b2">11295</a> <span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  // EEPROM Module Peripheral Ready</span>
<a name="l11296"></a>11296 <span class="preprocessor"></span>
<a name="l11297"></a>11297 <span class="comment">//*****************************************************************************</span>
<a name="l11298"></a>11298 <span class="comment">//</span>
<a name="l11299"></a>11299 <span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWTIMER</span>
<a name="l11300"></a>11300 <span class="comment">// register.</span>
<a name="l11301"></a>11301 <span class="comment">//</span>
<a name="l11302"></a>11302 <span class="comment">//*****************************************************************************</span>
<a name="l11303"></a><a class="code" href="tm4c123gh6pm_8h.html#aa04336199d1595f8d13b0a5c150b955e">11303</a> <span class="preprocessor">#define SYSCTL_PRWTIMER_R5      0x00000020  // 32/64-Bit Wide General-Purpose</span>
<a name="l11304"></a>11304 <span class="preprocessor"></span>                                            <span class="comment">// Timer 5 Peripheral Ready</span>
<a name="l11305"></a><a class="code" href="tm4c123gh6pm_8h.html#a67b9baa2f6b9175110bd463a992a06a3">11305</a> <span class="preprocessor">#define SYSCTL_PRWTIMER_R4      0x00000010  // 32/64-Bit Wide General-Purpose</span>
<a name="l11306"></a>11306 <span class="preprocessor"></span>                                            <span class="comment">// Timer 4 Peripheral Ready</span>
<a name="l11307"></a><a class="code" href="tm4c123gh6pm_8h.html#a86967926cb6326373a92ad184d8e2780">11307</a> <span class="preprocessor">#define SYSCTL_PRWTIMER_R3      0x00000008  // 32/64-Bit Wide General-Purpose</span>
<a name="l11308"></a>11308 <span class="preprocessor"></span>                                            <span class="comment">// Timer 3 Peripheral Ready</span>
<a name="l11309"></a><a class="code" href="tm4c123gh6pm_8h.html#a29d15cedb70415d6812d21d03223bb8f">11309</a> <span class="preprocessor">#define SYSCTL_PRWTIMER_R2      0x00000004  // 32/64-Bit Wide General-Purpose</span>
<a name="l11310"></a>11310 <span class="preprocessor"></span>                                            <span class="comment">// Timer 2 Peripheral Ready</span>
<a name="l11311"></a><a class="code" href="tm4c123gh6pm_8h.html#ab18c84e65b0cc649595ecaef4c18fb4f">11311</a> <span class="preprocessor">#define SYSCTL_PRWTIMER_R1      0x00000002  // 32/64-Bit Wide General-Purpose</span>
<a name="l11312"></a>11312 <span class="preprocessor"></span>                                            <span class="comment">// Timer 1 Peripheral Ready</span>
<a name="l11313"></a><a class="code" href="tm4c123gh6pm_8h.html#afd667fbbd78a09580ed7a6adb7c97a6b">11313</a> <span class="preprocessor">#define SYSCTL_PRWTIMER_R0      0x00000001  // 32/64-Bit Wide General-Purpose</span>
<a name="l11314"></a>11314 <span class="preprocessor"></span>                                            <span class="comment">// Timer 0 Peripheral Ready</span>
<a name="l11315"></a>11315 
<a name="l11316"></a>11316 <span class="comment">//*****************************************************************************</span>
<a name="l11317"></a>11317 <span class="comment">//</span>
<a name="l11318"></a>11318 <span class="comment">// The following are defines for the bit fields in the UDMA_STAT register.</span>
<a name="l11319"></a>11319 <span class="comment">//</span>
<a name="l11320"></a>11320 <span class="comment">//*****************************************************************************</span>
<a name="l11321"></a><a class="code" href="tm4c123gh6pm_8h.html#afe401a25f6a209df79acae2a50a5d25e">11321</a> <span class="preprocessor">#define UDMA_STAT_DMACHANS_M    0x001F0000  // Available uDMA Channels Minus 1</span>
<a name="l11322"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a1f16002d0b1ed812539ef387b43943">11322</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_M       0x000000F0  // Control State Machine Status</span>
<a name="l11323"></a><a class="code" href="tm4c123gh6pm_8h.html#ad61a93f9f176c8d734dce7c9a403e65a">11323</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_IDLE    0x00000000  // Idle</span>
<a name="l11324"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c75983ec62c2ca280054eb760516ba2">11324</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_CTRL 0x00000010  // Reading channel controller data</span>
<a name="l11325"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e6987b10f2173d42c6d0e1dc4a896ad">11325</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCENDP                                            \</span>
<a name="l11326"></a>11326 <span class="preprocessor">                                0x00000020  // Reading source end pointer</span>
<a name="l11327"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ba10c34af723503bc9662636cd230bd">11327</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_DSTENDP                                            \</span>
<a name="l11328"></a>11328 <span class="preprocessor">                                0x00000030  // Reading destination end pointer</span>
<a name="l11329"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf2dee6c614d84d871c19df6dd97b12b">11329</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCDAT                                             \</span>
<a name="l11330"></a>11330 <span class="preprocessor">                                0x00000040  // Reading source data</span>
<a name="l11331"></a><a class="code" href="tm4c123gh6pm_8h.html#afac904fa0620df075a1fcf1fc3f61baf">11331</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_WR_DSTDAT                                             \</span>
<a name="l11332"></a>11332 <span class="preprocessor">                                0x00000050  // Writing destination data</span>
<a name="l11333"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f16228d4b0778df45fa9f25ddb1f37a">11333</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_WAIT    0x00000060  // Waiting for uDMA request to</span>
<a name="l11334"></a>11334 <span class="preprocessor"></span>                                            <span class="comment">// clear</span>
<a name="l11335"></a><a class="code" href="tm4c123gh6pm_8h.html#a017d25db26a875f0996d118736a826ca">11335</a> <span class="preprocessor">#define UDMA_STAT_STATE_WR_CTRL 0x00000070  // Writing channel controller data</span>
<a name="l11336"></a><a class="code" href="tm4c123gh6pm_8h.html#ac8ad716327797fdef4376b07c0ce376b">11336</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_STALL   0x00000080  // Stalled</span>
<a name="l11337"></a><a class="code" href="tm4c123gh6pm_8h.html#a63398a79a78b666c0abacd7c9ab1ef49">11337</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_DONE    0x00000090  // Done</span>
<a name="l11338"></a><a class="code" href="tm4c123gh6pm_8h.html#ae71bc765f073ea65c66a511fac4fdef9">11338</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_STATE_UNDEF   0x000000A0  // Undefined</span>
<a name="l11339"></a><a class="code" href="tm4c123gh6pm_8h.html#a804bfa8605db46052696401c1541467b">11339</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  // Master Enable Status</span>
<a name="l11340"></a><a class="code" href="tm4c123gh6pm_8h.html#a67a4666641a87922620683775284e864">11340</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_STAT_DMACHANS_S    16</span>
<a name="l11341"></a>11341 <span class="preprocessor"></span>
<a name="l11342"></a>11342 <span class="comment">//*****************************************************************************</span>
<a name="l11343"></a>11343 <span class="comment">//</span>
<a name="l11344"></a>11344 <span class="comment">// The following are defines for the bit fields in the UDMA_CFG register.</span>
<a name="l11345"></a>11345 <span class="comment">//</span>
<a name="l11346"></a>11346 <span class="comment">//*****************************************************************************</span>
<a name="l11347"></a><a class="code" href="tm4c123gh6pm_8h.html#afd62e359f3db2c3d56285d06390f77d7">11347</a> <span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  // Controller Master Enable</span>
<a name="l11348"></a>11348 <span class="preprocessor"></span>
<a name="l11349"></a>11349 <span class="comment">//*****************************************************************************</span>
<a name="l11350"></a>11350 <span class="comment">//</span>
<a name="l11351"></a>11351 <span class="comment">// The following are defines for the bit fields in the UDMA_CTLBASE register.</span>
<a name="l11352"></a>11352 <span class="comment">//</span>
<a name="l11353"></a>11353 <span class="comment">//*****************************************************************************</span>
<a name="l11354"></a><a class="code" href="tm4c123gh6pm_8h.html#a588d8ef1269d8529b846d027d19905ed">11354</a> <span class="preprocessor">#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  // Channel Control Base Address</span>
<a name="l11355"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3fe6ea9c07d5febfdfac0dbbd3cedba">11355</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CTLBASE_ADDR_S     10</span>
<a name="l11356"></a>11356 <span class="preprocessor"></span>
<a name="l11357"></a>11357 <span class="comment">//*****************************************************************************</span>
<a name="l11358"></a>11358 <span class="comment">//</span>
<a name="l11359"></a>11359 <span class="comment">// The following are defines for the bit fields in the UDMA_ALTBASE register.</span>
<a name="l11360"></a>11360 <span class="comment">//</span>
<a name="l11361"></a>11361 <span class="comment">//*****************************************************************************</span>
<a name="l11362"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5717b5346ea42dc185631061a8ad7d3">11362</a> <span class="preprocessor">#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  // Alternate Channel Address</span>
<a name="l11363"></a>11363 <span class="preprocessor"></span>                                            <span class="comment">// Pointer</span>
<a name="l11364"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6c25dd9228ca172c82822096afe4318">11364</a> <span class="preprocessor">#define UDMA_ALTBASE_ADDR_S     0</span>
<a name="l11365"></a>11365 <span class="preprocessor"></span>
<a name="l11366"></a>11366 <span class="comment">//*****************************************************************************</span>
<a name="l11367"></a>11367 <span class="comment">//</span>
<a name="l11368"></a>11368 <span class="comment">// The following are defines for the bit fields in the UDMA_WAITSTAT register.</span>
<a name="l11369"></a>11369 <span class="comment">//</span>
<a name="l11370"></a>11370 <span class="comment">//*****************************************************************************</span>
<a name="l11371"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ece8cc098b2dc4049fdaf51a0f9257f">11371</a> <span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  // Channel [n] Wait Status</span>
<a name="l11372"></a>11372 <span class="preprocessor"></span>
<a name="l11373"></a>11373 <span class="comment">//*****************************************************************************</span>
<a name="l11374"></a>11374 <span class="comment">//</span>
<a name="l11375"></a>11375 <span class="comment">// The following are defines for the bit fields in the UDMA_SWREQ register.</span>
<a name="l11376"></a>11376 <span class="comment">//</span>
<a name="l11377"></a>11377 <span class="comment">//*****************************************************************************</span>
<a name="l11378"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e92b942896e813f107b4d75fa13a5ba">11378</a> <span class="preprocessor">#define UDMA_SWREQ_M            0xFFFFFFFF  // Channel [n] Software Request</span>
<a name="l11379"></a>11379 <span class="preprocessor"></span>
<a name="l11380"></a>11380 <span class="comment">//*****************************************************************************</span>
<a name="l11381"></a>11381 <span class="comment">//</span>
<a name="l11382"></a>11382 <span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTSET</span>
<a name="l11383"></a>11383 <span class="comment">// register.</span>
<a name="l11384"></a>11384 <span class="comment">//</span>
<a name="l11385"></a>11385 <span class="comment">//*****************************************************************************</span>
<a name="l11386"></a><a class="code" href="tm4c123gh6pm_8h.html#a887c24e26a89f7f02defd44761756c97">11386</a> <span class="preprocessor">#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  // Channel [n] Useburst Set</span>
<a name="l11387"></a>11387 <span class="preprocessor"></span>
<a name="l11388"></a>11388 <span class="comment">//*****************************************************************************</span>
<a name="l11389"></a>11389 <span class="comment">//</span>
<a name="l11390"></a>11390 <span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTCLR</span>
<a name="l11391"></a>11391 <span class="comment">// register.</span>
<a name="l11392"></a>11392 <span class="comment">//</span>
<a name="l11393"></a>11393 <span class="comment">//*****************************************************************************</span>
<a name="l11394"></a><a class="code" href="tm4c123gh6pm_8h.html#adb14084113207f0a6bb9d8eb5c6af614">11394</a> <span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  // Channel [n] Useburst Clear</span>
<a name="l11395"></a>11395 <span class="preprocessor"></span>
<a name="l11396"></a>11396 <span class="comment">//*****************************************************************************</span>
<a name="l11397"></a>11397 <span class="comment">//</span>
<a name="l11398"></a>11398 <span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKSET</span>
<a name="l11399"></a>11399 <span class="comment">// register.</span>
<a name="l11400"></a>11400 <span class="comment">//</span>
<a name="l11401"></a>11401 <span class="comment">//*****************************************************************************</span>
<a name="l11402"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b3a0e894a953db29fba28d2d9db7b33">11402</a> <span class="preprocessor">#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  // Channel [n] Request Mask Set</span>
<a name="l11403"></a>11403 <span class="preprocessor"></span>
<a name="l11404"></a>11404 <span class="comment">//*****************************************************************************</span>
<a name="l11405"></a>11405 <span class="comment">//</span>
<a name="l11406"></a>11406 <span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKCLR</span>
<a name="l11407"></a>11407 <span class="comment">// register.</span>
<a name="l11408"></a>11408 <span class="comment">//</span>
<a name="l11409"></a>11409 <span class="comment">//*****************************************************************************</span>
<a name="l11410"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ae972664903127a5115ccaf72745eea">11410</a> <span class="preprocessor">#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  // Channel [n] Request Mask Clear</span>
<a name="l11411"></a>11411 <span class="preprocessor"></span>
<a name="l11412"></a>11412 <span class="comment">//*****************************************************************************</span>
<a name="l11413"></a>11413 <span class="comment">//</span>
<a name="l11414"></a>11414 <span class="comment">// The following are defines for the bit fields in the UDMA_ENASET register.</span>
<a name="l11415"></a>11415 <span class="comment">//</span>
<a name="l11416"></a>11416 <span class="comment">//*****************************************************************************</span>
<a name="l11417"></a><a class="code" href="tm4c123gh6pm_8h.html#a16c77d9717eb0f77a01d764b6b086e5f">11417</a> <span class="preprocessor">#define UDMA_ENASET_SET_M       0xFFFFFFFF  // Channel [n] Enable Set</span>
<a name="l11418"></a>11418 <span class="preprocessor"></span>
<a name="l11419"></a>11419 <span class="comment">//*****************************************************************************</span>
<a name="l11420"></a>11420 <span class="comment">//</span>
<a name="l11421"></a>11421 <span class="comment">// The following are defines for the bit fields in the UDMA_ENACLR register.</span>
<a name="l11422"></a>11422 <span class="comment">//</span>
<a name="l11423"></a>11423 <span class="comment">//*****************************************************************************</span>
<a name="l11424"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9298722d5937adbe01bba88d423e7b8">11424</a> <span class="preprocessor">#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  // Clear Channel [n] Enable Clear</span>
<a name="l11425"></a>11425 <span class="preprocessor"></span>
<a name="l11426"></a>11426 <span class="comment">//*****************************************************************************</span>
<a name="l11427"></a>11427 <span class="comment">//</span>
<a name="l11428"></a>11428 <span class="comment">// The following are defines for the bit fields in the UDMA_ALTSET register.</span>
<a name="l11429"></a>11429 <span class="comment">//</span>
<a name="l11430"></a>11430 <span class="comment">//*****************************************************************************</span>
<a name="l11431"></a><a class="code" href="tm4c123gh6pm_8h.html#aa51d02053f29efc4dbc766c6680e144b">11431</a> <span class="preprocessor">#define UDMA_ALTSET_SET_M       0xFFFFFFFF  // Channel [n] Alternate Set</span>
<a name="l11432"></a>11432 <span class="preprocessor"></span>
<a name="l11433"></a>11433 <span class="comment">//*****************************************************************************</span>
<a name="l11434"></a>11434 <span class="comment">//</span>
<a name="l11435"></a>11435 <span class="comment">// The following are defines for the bit fields in the UDMA_ALTCLR register.</span>
<a name="l11436"></a>11436 <span class="comment">//</span>
<a name="l11437"></a>11437 <span class="comment">//*****************************************************************************</span>
<a name="l11438"></a><a class="code" href="tm4c123gh6pm_8h.html#a17716b560317ca25ef62a027b48014ce">11438</a> <span class="preprocessor">#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  // Channel [n] Alternate Clear</span>
<a name="l11439"></a>11439 <span class="preprocessor"></span>
<a name="l11440"></a>11440 <span class="comment">//*****************************************************************************</span>
<a name="l11441"></a>11441 <span class="comment">//</span>
<a name="l11442"></a>11442 <span class="comment">// The following are defines for the bit fields in the UDMA_PRIOSET register.</span>
<a name="l11443"></a>11443 <span class="comment">//</span>
<a name="l11444"></a>11444 <span class="comment">//*****************************************************************************</span>
<a name="l11445"></a><a class="code" href="tm4c123gh6pm_8h.html#a26049dc94132b816d5157867e43e694e">11445</a> <span class="preprocessor">#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  // Channel [n] Priority Set</span>
<a name="l11446"></a>11446 <span class="preprocessor"></span>
<a name="l11447"></a>11447 <span class="comment">//*****************************************************************************</span>
<a name="l11448"></a>11448 <span class="comment">//</span>
<a name="l11449"></a>11449 <span class="comment">// The following are defines for the bit fields in the UDMA_PRIOCLR register.</span>
<a name="l11450"></a>11450 <span class="comment">//</span>
<a name="l11451"></a>11451 <span class="comment">//*****************************************************************************</span>
<a name="l11452"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e8ad4a7d0462e4954ee1c87c82b08cf">11452</a> <span class="preprocessor">#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  // Channel [n] Priority Clear</span>
<a name="l11453"></a>11453 <span class="preprocessor"></span>
<a name="l11454"></a>11454 <span class="comment">//*****************************************************************************</span>
<a name="l11455"></a>11455 <span class="comment">//</span>
<a name="l11456"></a>11456 <span class="comment">// The following are defines for the bit fields in the UDMA_ERRCLR register.</span>
<a name="l11457"></a>11457 <span class="comment">//</span>
<a name="l11458"></a>11458 <span class="comment">//*****************************************************************************</span>
<a name="l11459"></a><a class="code" href="tm4c123gh6pm_8h.html#a09f42275a0f9b8884d40917d3216ca20">11459</a> <span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  // uDMA Bus Error Status</span>
<a name="l11460"></a>11460 <span class="preprocessor"></span>
<a name="l11461"></a>11461 <span class="comment">//*****************************************************************************</span>
<a name="l11462"></a>11462 <span class="comment">//</span>
<a name="l11463"></a>11463 <span class="comment">// The following are defines for the bit fields in the UDMA_CHASGN register.</span>
<a name="l11464"></a>11464 <span class="comment">//</span>
<a name="l11465"></a>11465 <span class="comment">//*****************************************************************************</span>
<a name="l11466"></a><a class="code" href="tm4c123gh6pm_8h.html#a6581f3e3202c0635bfd516dba8998641">11466</a> <span class="preprocessor">#define UDMA_CHASGN_M           0xFFFFFFFF  // Channel [n] Assignment Select</span>
<a name="l11467"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fd121c376da58dbf39a4cdc4a73108f">11467</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHASGN_PRIMARY     0x00000000  // Use the primary channel</span>
<a name="l11468"></a>11468 <span class="preprocessor"></span>                                            <span class="comment">// assignment</span>
<a name="l11469"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a8bed235b8ad2f1d3d339462c21740a">11469</a> <span class="preprocessor">#define UDMA_CHASGN_SECONDARY   0x00000001  // Use the secondary channel</span>
<a name="l11470"></a>11470 <span class="preprocessor"></span>                                            <span class="comment">// assignment</span>
<a name="l11471"></a>11471 
<a name="l11472"></a>11472 <span class="comment">//*****************************************************************************</span>
<a name="l11473"></a>11473 <span class="comment">//</span>
<a name="l11474"></a>11474 <span class="comment">// The following are defines for the bit fields in the UDMA_CHIS register.</span>
<a name="l11475"></a>11475 <span class="comment">//</span>
<a name="l11476"></a>11476 <span class="comment">//*****************************************************************************</span>
<a name="l11477"></a><a class="code" href="tm4c123gh6pm_8h.html#a77cf8040aeddf41c03f8e9aa44cff5bf">11477</a> <span class="preprocessor">#define UDMA_CHIS_M             0xFFFFFFFF  // Channel [n] Interrupt Status</span>
<a name="l11478"></a>11478 <span class="preprocessor"></span>
<a name="l11479"></a>11479 <span class="comment">//*****************************************************************************</span>
<a name="l11480"></a>11480 <span class="comment">//</span>
<a name="l11481"></a>11481 <span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP0 register.</span>
<a name="l11482"></a>11482 <span class="comment">//</span>
<a name="l11483"></a>11483 <span class="comment">//*****************************************************************************</span>
<a name="l11484"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a8cde9bf2c6765dfd71c42cb9cb07ab">11484</a> <span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  // uDMA Channel 7 Source Select</span>
<a name="l11485"></a><a class="code" href="tm4c123gh6pm_8h.html#aab91a84b14b1575337670d79058659d2">11485</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  // uDMA Channel 6 Source Select</span>
<a name="l11486"></a><a class="code" href="tm4c123gh6pm_8h.html#a792f82830fe1063bf1f4b8551efcc2f4">11486</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  // uDMA Channel 5 Source Select</span>
<a name="l11487"></a><a class="code" href="tm4c123gh6pm_8h.html#afb6de16e010a0dcf86adad693ca0c2e6">11487</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  // uDMA Channel 4 Source Select</span>
<a name="l11488"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c6e6c72094e5ba47478827edacfad1c">11488</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  // uDMA Channel 3 Source Select</span>
<a name="l11489"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d4d38fa028aa4dcc4566e99065d2174">11489</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  // uDMA Channel 2 Source Select</span>
<a name="l11490"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d9b70b27a8c75065441bc6518b2f0cc">11490</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  // uDMA Channel 1 Source Select</span>
<a name="l11491"></a><a class="code" href="tm4c123gh6pm_8h.html#ae13eff2408cc22ae32b54348f0b8cbe6">11491</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  // uDMA Channel 0 Source Select</span>
<a name="l11492"></a><a class="code" href="tm4c123gh6pm_8h.html#a08573c89ae2943471a570aec4bb48812">11492</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_S    28</span>
<a name="l11493"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cfc000bd33eb0ec4a3951324496face">11493</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_S    24</span>
<a name="l11494"></a><a class="code" href="tm4c123gh6pm_8h.html#a1cdc13732c6b6df6ac21f16081824fdc">11494</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_S    20</span>
<a name="l11495"></a><a class="code" href="tm4c123gh6pm_8h.html#a47b94869734a9588b6ce1e4e12183b1b">11495</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_S    16</span>
<a name="l11496"></a><a class="code" href="tm4c123gh6pm_8h.html#a571bc9a9295724edcbbbdc660ac53b49">11496</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_S    12</span>
<a name="l11497"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7c0d2d612342e2546a0bc875215e1be">11497</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_S    8</span>
<a name="l11498"></a><a class="code" href="tm4c123gh6pm_8h.html#ada2cb092219bbeea70185636ddb11d0a">11498</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_S    4</span>
<a name="l11499"></a><a class="code" href="tm4c123gh6pm_8h.html#a4562772ca2f05b2ae6fe55ac9ae10d92">11499</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_S    0</span>
<a name="l11500"></a>11500 <span class="preprocessor"></span>
<a name="l11501"></a>11501 <span class="comment">//*****************************************************************************</span>
<a name="l11502"></a>11502 <span class="comment">//</span>
<a name="l11503"></a>11503 <span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP1 register.</span>
<a name="l11504"></a>11504 <span class="comment">//</span>
<a name="l11505"></a>11505 <span class="comment">//*****************************************************************************</span>
<a name="l11506"></a><a class="code" href="tm4c123gh6pm_8h.html#a2db8976047db2c7d038f43b33c5bad9c">11506</a> <span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  // uDMA Channel 15 Source Select</span>
<a name="l11507"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4f0891a5cd74a058ee7407a37cccd73">11507</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  // uDMA Channel 14 Source Select</span>
<a name="l11508"></a><a class="code" href="tm4c123gh6pm_8h.html#ac619e46e46fcb4d319191704ab6a6f32">11508</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  // uDMA Channel 13 Source Select</span>
<a name="l11509"></a><a class="code" href="tm4c123gh6pm_8h.html#aa9e8da2e51a768b9eb3b7fab4ac93d38">11509</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  // uDMA Channel 12 Source Select</span>
<a name="l11510"></a><a class="code" href="tm4c123gh6pm_8h.html#aaacd28975abf4d998afc521a9c0cc8af">11510</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  // uDMA Channel 11 Source Select</span>
<a name="l11511"></a><a class="code" href="tm4c123gh6pm_8h.html#addb5aabf1a9593c0f2407e2fc99efbdb">11511</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  // uDMA Channel 10 Source Select</span>
<a name="l11512"></a><a class="code" href="tm4c123gh6pm_8h.html#a7023418e2b1d138a86fa3c6660b7e8e5">11512</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  // uDMA Channel 9 Source Select</span>
<a name="l11513"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1d261cc6eaff83fdf87a246311ff3c9">11513</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  // uDMA Channel 8 Source Select</span>
<a name="l11514"></a><a class="code" href="tm4c123gh6pm_8h.html#a09518efd2228667675c6ae8f6728f84f">11514</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_S   28</span>
<a name="l11515"></a><a class="code" href="tm4c123gh6pm_8h.html#a5adad68644752bf7d668bbfbd1bf3420">11515</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_S   24</span>
<a name="l11516"></a><a class="code" href="tm4c123gh6pm_8h.html#a31d738e352e2ca9e2658f912c08b93d7">11516</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_S   20</span>
<a name="l11517"></a><a class="code" href="tm4c123gh6pm_8h.html#aacfd2272a4eac20d7f53a693e07919e1">11517</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_S   16</span>
<a name="l11518"></a><a class="code" href="tm4c123gh6pm_8h.html#a873da43d83cc9a85bc8e42efaf79fdcc">11518</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_S   12</span>
<a name="l11519"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ffc51d2bcaeccea99eb93691c88532d">11519</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_S   8</span>
<a name="l11520"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f22974a57b762e774faa7600ec52d74">11520</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_S    4</span>
<a name="l11521"></a><a class="code" href="tm4c123gh6pm_8h.html#ad504c08f9b1cc382dd6e46024da21a63">11521</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_S    0</span>
<a name="l11522"></a>11522 <span class="preprocessor"></span>
<a name="l11523"></a>11523 <span class="comment">//*****************************************************************************</span>
<a name="l11524"></a>11524 <span class="comment">//</span>
<a name="l11525"></a>11525 <span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP2 register.</span>
<a name="l11526"></a>11526 <span class="comment">//</span>
<a name="l11527"></a>11527 <span class="comment">//*****************************************************************************</span>
<a name="l11528"></a><a class="code" href="tm4c123gh6pm_8h.html#a26d9b4b07dc77a89a6a4e835381170e5">11528</a> <span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  // uDMA Channel 23 Source Select</span>
<a name="l11529"></a><a class="code" href="tm4c123gh6pm_8h.html#ae06c4781f221a01365961be8a47e8910">11529</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  // uDMA Channel 22 Source Select</span>
<a name="l11530"></a><a class="code" href="tm4c123gh6pm_8h.html#a7df012cb48586d1a2ddbba1392d9441b">11530</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  // uDMA Channel 21 Source Select</span>
<a name="l11531"></a><a class="code" href="tm4c123gh6pm_8h.html#a943306ac1654b7fa4855b5bb22793a4b">11531</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  // uDMA Channel 20 Source Select</span>
<a name="l11532"></a><a class="code" href="tm4c123gh6pm_8h.html#a9a7a087b9c20895f766f6c84d5dedfe3">11532</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  // uDMA Channel 19 Source Select</span>
<a name="l11533"></a><a class="code" href="tm4c123gh6pm_8h.html#a439eb86464cc8733e4210afd06dcdf0e">11533</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  // uDMA Channel 18 Source Select</span>
<a name="l11534"></a><a class="code" href="tm4c123gh6pm_8h.html#a0edb0ed6353316755fac3020d4564798">11534</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  // uDMA Channel 17 Source Select</span>
<a name="l11535"></a><a class="code" href="tm4c123gh6pm_8h.html#a7a78dc6a43202d26a1b412298ffcb0f6">11535</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  // uDMA Channel 16 Source Select</span>
<a name="l11536"></a><a class="code" href="tm4c123gh6pm_8h.html#ad6c1666030ea5b9085483a07257919ff">11536</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_S   28</span>
<a name="l11537"></a><a class="code" href="tm4c123gh6pm_8h.html#a5345f805e1aa700e48714ac5a5c8e82d">11537</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_S   24</span>
<a name="l11538"></a><a class="code" href="tm4c123gh6pm_8h.html#abc1da1aeb03ad4f4bf23d8dc9b695215">11538</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_S   20</span>
<a name="l11539"></a><a class="code" href="tm4c123gh6pm_8h.html#af8b6648dce3c7746b17265244471de6c">11539</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_S   16</span>
<a name="l11540"></a><a class="code" href="tm4c123gh6pm_8h.html#ae156362a66480a5a6705fdf2a89f1b4c">11540</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_S   12</span>
<a name="l11541"></a><a class="code" href="tm4c123gh6pm_8h.html#a54141b5561ec4967661f7f7b8c6504e3">11541</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_S   8</span>
<a name="l11542"></a><a class="code" href="tm4c123gh6pm_8h.html#a59dcd5705d3148eb94377987ae284eaf">11542</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_S   4</span>
<a name="l11543"></a><a class="code" href="tm4c123gh6pm_8h.html#a88e86e91ffe86dda47ea290253eae635">11543</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_S   0</span>
<a name="l11544"></a>11544 <span class="preprocessor"></span>
<a name="l11545"></a>11545 <span class="comment">//*****************************************************************************</span>
<a name="l11546"></a>11546 <span class="comment">//</span>
<a name="l11547"></a>11547 <span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP3 register.</span>
<a name="l11548"></a>11548 <span class="comment">//</span>
<a name="l11549"></a>11549 <span class="comment">//*****************************************************************************</span>
<a name="l11550"></a><a class="code" href="tm4c123gh6pm_8h.html#a0906048cb618218f876e5d7900b3e0a9">11550</a> <span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  // uDMA Channel 31 Source Select</span>
<a name="l11551"></a><a class="code" href="tm4c123gh6pm_8h.html#aca33df4483b0c8c4231bcf5a9cd20710">11551</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  // uDMA Channel 30 Source Select</span>
<a name="l11552"></a><a class="code" href="tm4c123gh6pm_8h.html#a2690debf27bd2ffe6f634d677ffea970">11552</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  // uDMA Channel 29 Source Select</span>
<a name="l11553"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a74cf9e4f070b96879a0bdae13e89f9">11553</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  // uDMA Channel 28 Source Select</span>
<a name="l11554"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ce9cbecc89837ca9b000edcade3ec31">11554</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  // uDMA Channel 27 Source Select</span>
<a name="l11555"></a><a class="code" href="tm4c123gh6pm_8h.html#af2abef0d7ce56aaf867eaa507f212f64">11555</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  // uDMA Channel 26 Source Select</span>
<a name="l11556"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6b4384022abf13d2a8fbd08fb94938f">11556</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  // uDMA Channel 25 Source Select</span>
<a name="l11557"></a><a class="code" href="tm4c123gh6pm_8h.html#ae827c11e8e19f53282d0520a520c6559">11557</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  // uDMA Channel 24 Source Select</span>
<a name="l11558"></a><a class="code" href="tm4c123gh6pm_8h.html#a596eb22e46856d01123859c5996ab5a0">11558</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_S   28</span>
<a name="l11559"></a><a class="code" href="tm4c123gh6pm_8h.html#a59d7aca08f7f812f91804d102e526c60">11559</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_S   24</span>
<a name="l11560"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1ec01dcddbe91d5f8c581616a7a62f2">11560</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_S   20</span>
<a name="l11561"></a><a class="code" href="tm4c123gh6pm_8h.html#a57f5d2e358aafe67ce171dac0bafd78b">11561</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_S   16</span>
<a name="l11562"></a><a class="code" href="tm4c123gh6pm_8h.html#a5900ebc7b7deb79af1c13f97650ca9fb">11562</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_S   12</span>
<a name="l11563"></a><a class="code" href="tm4c123gh6pm_8h.html#adc546abd99c431d533c1e50c82b9d907">11563</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_S   8</span>
<a name="l11564"></a><a class="code" href="tm4c123gh6pm_8h.html#a33b3f495d1816f016c4419afd6524854">11564</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_S   4</span>
<a name="l11565"></a><a class="code" href="tm4c123gh6pm_8h.html#af75a7bbbb844bb4b0e9b2fe9c9edb0b9">11565</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_S   0</span>
<a name="l11566"></a>11566 <span class="preprocessor"></span>
<a name="l11567"></a>11567 <span class="comment">//*****************************************************************************</span>
<a name="l11568"></a>11568 <span class="comment">//</span>
<a name="l11569"></a>11569 <span class="comment">// The following are defines for the bit fields in the UDMA_O_SRCENDP register.</span>
<a name="l11570"></a>11570 <span class="comment">//</span>
<a name="l11571"></a>11571 <span class="comment">//*****************************************************************************</span>
<a name="l11572"></a><a class="code" href="tm4c123gh6pm_8h.html#a6b7f63d0589a4bf204c9277c480f67c9">11572</a> <span class="preprocessor">#define UDMA_SRCENDP_ADDR_M     0xFFFFFFFF  // Source Address End Pointer</span>
<a name="l11573"></a><a class="code" href="tm4c123gh6pm_8h.html#a8059efcffc79aea77b38620a9225c380">11573</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_SRCENDP_ADDR_S     0</span>
<a name="l11574"></a>11574 <span class="preprocessor"></span>
<a name="l11575"></a>11575 <span class="comment">//*****************************************************************************</span>
<a name="l11576"></a>11576 <span class="comment">//</span>
<a name="l11577"></a>11577 <span class="comment">// The following are defines for the bit fields in the UDMA_O_DSTENDP register.</span>
<a name="l11578"></a>11578 <span class="comment">//</span>
<a name="l11579"></a>11579 <span class="comment">//*****************************************************************************</span>
<a name="l11580"></a><a class="code" href="tm4c123gh6pm_8h.html#a32de8697fc11b600beb40eb3d37490cb">11580</a> <span class="preprocessor">#define UDMA_DSTENDP_ADDR_M     0xFFFFFFFF  // Destination Address End Pointer</span>
<a name="l11581"></a><a class="code" href="tm4c123gh6pm_8h.html#aa3a1351ea6c7becb9bc1846249975dd7">11581</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_DSTENDP_ADDR_S     0</span>
<a name="l11582"></a>11582 <span class="preprocessor"></span>
<a name="l11583"></a>11583 <span class="comment">//*****************************************************************************</span>
<a name="l11584"></a>11584 <span class="comment">//</span>
<a name="l11585"></a>11585 <span class="comment">// The following are defines for the bit fields in the UDMA_O_CHCTL register.</span>
<a name="l11586"></a>11586 <span class="comment">//</span>
<a name="l11587"></a>11587 <span class="comment">//*****************************************************************************</span>
<a name="l11588"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1264e9f4d0785fe752f86ea39242574">11588</a> <span class="preprocessor">#define UDMA_CHCTL_DSTINC_M     0xC0000000  // Destination Address Increment</span>
<a name="l11589"></a><a class="code" href="tm4c123gh6pm_8h.html#adaf784c212171fbadb9716a0b7873faa">11589</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_8     0x00000000  // Byte</span>
<a name="l11590"></a><a class="code" href="tm4c123gh6pm_8h.html#a8443acd62ea12e44ca46d79ff99bf4cb">11590</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_16    0x40000000  // Half-word</span>
<a name="l11591"></a><a class="code" href="tm4c123gh6pm_8h.html#abd9009cbe6cb94351b44ad0b7c2ce0a1">11591</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_32    0x80000000  // Word</span>
<a name="l11592"></a><a class="code" href="tm4c123gh6pm_8h.html#a7e45c86da6f79bf321c73711224d30fb">11592</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  // No increment</span>
<a name="l11593"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d1a9c7817bc1a46b506451ac66a1cbd">11593</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_M    0x30000000  // Destination Data Size</span>
<a name="l11594"></a><a class="code" href="tm4c123gh6pm_8h.html#a257cd279faedd59fbb9db66ad74b77a9">11594</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_8    0x00000000  // Byte</span>
<a name="l11595"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9d3a6a50319f5b3cb79dbe31e89e2f7">11595</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_16   0x10000000  // Half-word</span>
<a name="l11596"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e7cba2be4f561a40a1dd154296b06e9">11596</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_32   0x20000000  // Word</span>
<a name="l11597"></a><a class="code" href="tm4c123gh6pm_8h.html#acd028d22f870c5e7f7c93759c97d4f93">11597</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_M     0x0C000000  // Source Address Increment</span>
<a name="l11598"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c6502de024250bbf8ad4ac458efba8b">11598</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_8     0x00000000  // Byte</span>
<a name="l11599"></a><a class="code" href="tm4c123gh6pm_8h.html#ac20d3a810f6d58e0e005730fec0854b6">11599</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_16    0x04000000  // Half-word</span>
<a name="l11600"></a><a class="code" href="tm4c123gh6pm_8h.html#a14161ca6906e08c2452e7429067af299">11600</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_32    0x08000000  // Word</span>
<a name="l11601"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f08cf481efbcf76a2a7fa37d78092f5">11601</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  // No increment</span>
<a name="l11602"></a><a class="code" href="tm4c123gh6pm_8h.html#a998df26f37c42e19df7c5df36a15a9cb">11602</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_M    0x03000000  // Source Data Size</span>
<a name="l11603"></a><a class="code" href="tm4c123gh6pm_8h.html#a3d6075ce1dd8a21d4ab61112ca915d93">11603</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_8    0x00000000  // Byte</span>
<a name="l11604"></a><a class="code" href="tm4c123gh6pm_8h.html#ad34655fdf6768fc800e8437a10fe3128">11604</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_16   0x01000000  // Half-word</span>
<a name="l11605"></a><a class="code" href="tm4c123gh6pm_8h.html#ac7de0686f7dbd06d508297492bd68ba9">11605</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_32   0x02000000  // Word</span>
<a name="l11606"></a><a class="code" href="tm4c123gh6pm_8h.html#a47776240d7ab85f1582acd753443ce75">11606</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_M    0x0003C000  // Arbitration Size</span>
<a name="l11607"></a><a class="code" href="tm4c123gh6pm_8h.html#ac1c3eefd24146b61e77068fd861ae1a5">11607</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1    0x00000000  // 1 Transfer</span>
<a name="l11608"></a><a class="code" href="tm4c123gh6pm_8h.html#ae20985dcfedf16c0af1e9c1d47e72fc4">11608</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_2    0x00004000  // 2 Transfers</span>
<a name="l11609"></a><a class="code" href="tm4c123gh6pm_8h.html#abf5016e197e4f1ea31c6e77902587a43">11609</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_4    0x00008000  // 4 Transfers</span>
<a name="l11610"></a><a class="code" href="tm4c123gh6pm_8h.html#a039bdba2c3549e8d36be4399474c2617">11610</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  // 8 Transfers</span>
<a name="l11611"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b3d97e3c85c4866fc1742d7cbec5fc7">11611</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_16   0x00010000  // 16 Transfers</span>
<a name="l11612"></a><a class="code" href="tm4c123gh6pm_8h.html#a205653da8bedad4413c431acc50e3f33">11612</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_32   0x00014000  // 32 Transfers</span>
<a name="l11613"></a><a class="code" href="tm4c123gh6pm_8h.html#a949ccaab9b927850da47de1ce299a0ab">11613</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_64   0x00018000  // 64 Transfers</span>
<a name="l11614"></a><a class="code" href="tm4c123gh6pm_8h.html#a5dd8041cb42b1f9afd84ab8cd7f748d6">11614</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  // 128 Transfers</span>
<a name="l11615"></a><a class="code" href="tm4c123gh6pm_8h.html#a34545f74053f0f303f009edb765b8780">11615</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_256  0x00020000  // 256 Transfers</span>
<a name="l11616"></a><a class="code" href="tm4c123gh6pm_8h.html#a386bb29be886cdc3625a95a2dd4a27f8">11616</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_512  0x00024000  // 512 Transfers</span>
<a name="l11617"></a><a class="code" href="tm4c123gh6pm_8h.html#afd45ce976c484102d0d4025ed056dde9">11617</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  // 1024 Transfers</span>
<a name="l11618"></a><a class="code" href="tm4c123gh6pm_8h.html#ab20c09d0d72e80b1556c0215454ea1d8">11618</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_M   0x00003FF0  // Transfer Size (minus 1)</span>
<a name="l11619"></a><a class="code" href="tm4c123gh6pm_8h.html#a31de6174f855ff5f8e1fb52f9d60f8a8">11619</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_NXTUSEBURST  0x00000008  // Next Useburst</span>
<a name="l11620"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3ea72dfa406ca2a250dd62d271d3566">11620</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_M   0x00000007  // uDMA Transfer Mode</span>
<a name="l11621"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bed6f687f40185763b9a9684710b5df">11621</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_STOP                                              \</span>
<a name="l11622"></a>11622 <span class="preprocessor">                                0x00000000  // Stop</span>
<a name="l11623"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b3114fbc9d63baf82c115a8f5c39f0a">11623</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_BASIC                                             \</span>
<a name="l11624"></a>11624 <span class="preprocessor">                                0x00000001  // Basic</span>
<a name="l11625"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6cf1593fd910e6849174720c9e9f046">11625</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_AUTO                                              \</span>
<a name="l11626"></a>11626 <span class="preprocessor">                                0x00000002  // Auto-Request</span>
<a name="l11627"></a><a class="code" href="tm4c123gh6pm_8h.html#ab57520f9711fbe51ea580dbc7a9029c9">11627</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PINGPONG                                          \</span>
<a name="l11628"></a>11628 <span class="preprocessor">                                0x00000003  // Ping-Pong</span>
<a name="l11629"></a><a class="code" href="tm4c123gh6pm_8h.html#a9e6063c5a69d1583b8771bd524ac176b">11629</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SG                                            \</span>
<a name="l11630"></a>11630 <span class="preprocessor">                                0x00000004  // Memory Scatter-Gather</span>
<a name="l11631"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1143840250415249c79af03d0581124">11631</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SGA                                           \</span>
<a name="l11632"></a>11632 <span class="preprocessor">                                0x00000005  // Alternate Memory Scatter-Gather</span>
<a name="l11633"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa64533f9fdec32bf78225bae7a0509d">11633</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SG                                            \</span>
<a name="l11634"></a>11634 <span class="preprocessor">                                0x00000006  // Peripheral Scatter-Gather</span>
<a name="l11635"></a><a class="code" href="tm4c123gh6pm_8h.html#acbfb81d13b2d0ba94335a295d3f968c1">11635</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SGA                                           \</span>
<a name="l11636"></a>11636 <span class="preprocessor">                                0x00000007  // Alternate Peripheral</span>
<a name="l11637"></a>11637 <span class="preprocessor"></span>                                            <span class="comment">// Scatter-Gather</span>
<a name="l11638"></a><a class="code" href="tm4c123gh6pm_8h.html#a3ba2fb1a3f7c5322d9785e77b5a8e9d4">11638</a> <span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_S   4</span>
<a name="l11639"></a>11639 <span class="preprocessor"></span>
<a name="l11640"></a>11640 <span class="comment">//*****************************************************************************</span>
<a name="l11641"></a>11641 <span class="comment">//</span>
<a name="l11642"></a>11642 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span>
<a name="l11643"></a>11643 <span class="comment">//</span>
<a name="l11644"></a>11644 <span class="comment">//*****************************************************************************</span>
<a name="l11645"></a><a class="code" href="tm4c123gh6pm_8h.html#a08176e10f4439b0ec6dd8172cb7c17c3">11645</a> <span class="preprocessor">#define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating</span>
<a name="l11646"></a>11646 <span class="preprocessor"></span>                                            <span class="comment">// Point</span>
<a name="l11647"></a><a class="code" href="tm4c123gh6pm_8h.html#af2ae2a2d61e6f0f4d059666a0f0c3087">11647</a> <span class="preprocessor">#define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL</span>
<a name="l11648"></a><a class="code" href="tm4c123gh6pm_8h.html#a211e481842051c5bd6a4a3e281d5155d">11648</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding</span>
<a name="l11649"></a><a class="code" href="tm4c123gh6pm_8h.html#aafabc18a0df71cfa8f5a4548fffebe5a">11649</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer</span>
<a name="l11650"></a><a class="code" href="tm4c123gh6pm_8h.html#af3e7e044ef44476dbedbf4f5ed912f4d">11650</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple</span>
<a name="l11651"></a>11651 <span class="preprocessor"></span>                                            <span class="comment">// Cycle Instructions</span>
<a name="l11652"></a>11652 
<a name="l11653"></a>11653 <span class="comment">//*****************************************************************************</span>
<a name="l11654"></a>11654 <span class="comment">//</span>
<a name="l11655"></a>11655 <span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span>
<a name="l11656"></a>11656 <span class="comment">//</span>
<a name="l11657"></a>11657 <span class="comment">//*****************************************************************************</span>
<a name="l11658"></a><a class="code" href="tm4c123gh6pm_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">11658</a> <span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag</span>
<a name="l11659"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a6d19d13e11441d5e62ce699749eea7">11659</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source</span>
<a name="l11660"></a><a class="code" href="tm4c123gh6pm_8h.html#aff514c40eb9dcd7438077ec36b184b32">11660</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable</span>
<a name="l11661"></a><a class="code" href="tm4c123gh6pm_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">11661</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable</span>
<a name="l11662"></a>11662 <span class="preprocessor"></span>
<a name="l11663"></a>11663 <span class="comment">//*****************************************************************************</span>
<a name="l11664"></a>11664 <span class="comment">//</span>
<a name="l11665"></a>11665 <span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span>
<a name="l11666"></a>11666 <span class="comment">//</span>
<a name="l11667"></a>11667 <span class="comment">//*****************************************************************************</span>
<a name="l11668"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4be427c338d1f3929a136a2774c4d7e">11668</a> <span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value</span>
<a name="l11669"></a><a class="code" href="tm4c123gh6pm_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">11669</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span>
<a name="l11670"></a>11670 <span class="preprocessor"></span>
<a name="l11671"></a>11671 <span class="comment">//*****************************************************************************</span>
<a name="l11672"></a>11672 <span class="comment">//</span>
<a name="l11673"></a>11673 <span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span>
<a name="l11674"></a>11674 <span class="comment">// register.</span>
<a name="l11675"></a>11675 <span class="comment">//</span>
<a name="l11676"></a>11676 <span class="comment">//*****************************************************************************</span>
<a name="l11677"></a><a class="code" href="tm4c123gh6pm_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">11677</a> <span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value</span>
<a name="l11678"></a><a class="code" href="tm4c123gh6pm_8h.html#ae84004a0580f5e245034804b9fc28795">11678</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span>
<a name="l11679"></a>11679 <span class="preprocessor"></span>
<a name="l11680"></a>11680 <span class="comment">//*****************************************************************************</span>
<a name="l11681"></a>11681 <span class="comment">//</span>
<a name="l11682"></a>11682 <span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span>
<a name="l11683"></a>11683 <span class="comment">//</span>
<a name="l11684"></a>11684 <span class="comment">//*****************************************************************************</span>
<a name="l11685"></a><a class="code" href="tm4c123gh6pm_8h.html#adef2f09b9cb5b0dd62cd8e87528fb901">11685</a> <span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l11686"></a>11686 <span class="preprocessor"></span>
<a name="l11687"></a>11687 <span class="comment">//*****************************************************************************</span>
<a name="l11688"></a>11688 <span class="comment">//</span>
<a name="l11689"></a>11689 <span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span>
<a name="l11690"></a>11690 <span class="comment">//</span>
<a name="l11691"></a>11691 <span class="comment">//*****************************************************************************</span>
<a name="l11692"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bb983464e5b9c075481b707114a4be8">11692</a> <span class="preprocessor">#define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l11693"></a>11693 <span class="preprocessor"></span>
<a name="l11694"></a>11694 <span class="comment">//*****************************************************************************</span>
<a name="l11695"></a>11695 <span class="comment">//</span>
<a name="l11696"></a>11696 <span class="comment">// The following are defines for the bit fields in the NVIC_EN2 register.</span>
<a name="l11697"></a>11697 <span class="comment">//</span>
<a name="l11698"></a>11698 <span class="comment">//*****************************************************************************</span>
<a name="l11699"></a><a class="code" href="tm4c123gh6pm_8h.html#a67c57bc07f3e10aa60635a118411a6a7">11699</a> <span class="preprocessor">#define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l11700"></a>11700 <span class="preprocessor"></span>
<a name="l11701"></a>11701 <span class="comment">//*****************************************************************************</span>
<a name="l11702"></a>11702 <span class="comment">//</span>
<a name="l11703"></a>11703 <span class="comment">// The following are defines for the bit fields in the NVIC_EN3 register.</span>
<a name="l11704"></a>11704 <span class="comment">//</span>
<a name="l11705"></a>11705 <span class="comment">//*****************************************************************************</span>
<a name="l11706"></a><a class="code" href="tm4c123gh6pm_8h.html#a2cf9624e8550de7e9df3892bc6f6164e">11706</a> <span class="preprocessor">#define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l11707"></a>11707 <span class="preprocessor"></span>
<a name="l11708"></a>11708 <span class="comment">//*****************************************************************************</span>
<a name="l11709"></a>11709 <span class="comment">//</span>
<a name="l11710"></a>11710 <span class="comment">// The following are defines for the bit fields in the NVIC_EN4 register.</span>
<a name="l11711"></a>11711 <span class="comment">//</span>
<a name="l11712"></a>11712 <span class="comment">//*****************************************************************************</span>
<a name="l11713"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e6dd68455aaa79513e07fc531426da0">11713</a> <span class="preprocessor">#define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable</span>
<a name="l11714"></a>11714 <span class="preprocessor"></span>
<a name="l11715"></a>11715 <span class="comment">//*****************************************************************************</span>
<a name="l11716"></a>11716 <span class="comment">//</span>
<a name="l11717"></a>11717 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span>
<a name="l11718"></a>11718 <span class="comment">//</span>
<a name="l11719"></a>11719 <span class="comment">//*****************************************************************************</span>
<a name="l11720"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9ca2fa40358379de7ff662749cd2fca">11720</a> <span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l11721"></a>11721 <span class="preprocessor"></span>
<a name="l11722"></a>11722 <span class="comment">//*****************************************************************************</span>
<a name="l11723"></a>11723 <span class="comment">//</span>
<a name="l11724"></a>11724 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span>
<a name="l11725"></a>11725 <span class="comment">//</span>
<a name="l11726"></a>11726 <span class="comment">//*****************************************************************************</span>
<a name="l11727"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b3e99917ccefe633c809487c8c47c07">11727</a> <span class="preprocessor">#define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l11728"></a>11728 <span class="preprocessor"></span>
<a name="l11729"></a>11729 <span class="comment">//*****************************************************************************</span>
<a name="l11730"></a>11730 <span class="comment">//</span>
<a name="l11731"></a>11731 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS2 register.</span>
<a name="l11732"></a>11732 <span class="comment">//</span>
<a name="l11733"></a>11733 <span class="comment">//*****************************************************************************</span>
<a name="l11734"></a><a class="code" href="tm4c123gh6pm_8h.html#ab77e1f7b051b913782b8f92782e5a11a">11734</a> <span class="preprocessor">#define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l11735"></a>11735 <span class="preprocessor"></span>
<a name="l11736"></a>11736 <span class="comment">//*****************************************************************************</span>
<a name="l11737"></a>11737 <span class="comment">//</span>
<a name="l11738"></a>11738 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS3 register.</span>
<a name="l11739"></a>11739 <span class="comment">//</span>
<a name="l11740"></a>11740 <span class="comment">//*****************************************************************************</span>
<a name="l11741"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1ea3cbab19f177f0c547fe1248449dd">11741</a> <span class="preprocessor">#define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l11742"></a>11742 <span class="preprocessor"></span>
<a name="l11743"></a>11743 <span class="comment">//*****************************************************************************</span>
<a name="l11744"></a>11744 <span class="comment">//</span>
<a name="l11745"></a>11745 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS4 register.</span>
<a name="l11746"></a>11746 <span class="comment">//</span>
<a name="l11747"></a>11747 <span class="comment">//*****************************************************************************</span>
<a name="l11748"></a><a class="code" href="tm4c123gh6pm_8h.html#a5d8f9f16db07dcba09c8e921e9cfca4b">11748</a> <span class="preprocessor">#define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable</span>
<a name="l11749"></a>11749 <span class="preprocessor"></span>
<a name="l11750"></a>11750 <span class="comment">//*****************************************************************************</span>
<a name="l11751"></a>11751 <span class="comment">//</span>
<a name="l11752"></a>11752 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span>
<a name="l11753"></a>11753 <span class="comment">//</span>
<a name="l11754"></a>11754 <span class="comment">//*****************************************************************************</span>
<a name="l11755"></a><a class="code" href="tm4c123gh6pm_8h.html#a467c269f05b73caba80bc074cf88b432">11755</a> <span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l11756"></a>11756 <span class="preprocessor"></span>
<a name="l11757"></a>11757 <span class="comment">//*****************************************************************************</span>
<a name="l11758"></a>11758 <span class="comment">//</span>
<a name="l11759"></a>11759 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span>
<a name="l11760"></a>11760 <span class="comment">//</span>
<a name="l11761"></a>11761 <span class="comment">//*****************************************************************************</span>
<a name="l11762"></a><a class="code" href="tm4c123gh6pm_8h.html#a9426dff7aa5d567029bb3ed8dc7054d6">11762</a> <span class="preprocessor">#define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l11763"></a>11763 <span class="preprocessor"></span>
<a name="l11764"></a>11764 <span class="comment">//*****************************************************************************</span>
<a name="l11765"></a>11765 <span class="comment">//</span>
<a name="l11766"></a>11766 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND2 register.</span>
<a name="l11767"></a>11767 <span class="comment">//</span>
<a name="l11768"></a>11768 <span class="comment">//*****************************************************************************</span>
<a name="l11769"></a><a class="code" href="tm4c123gh6pm_8h.html#a3071b7d39094fffbb66cf0afe734f365">11769</a> <span class="preprocessor">#define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l11770"></a>11770 <span class="preprocessor"></span>
<a name="l11771"></a>11771 <span class="comment">//*****************************************************************************</span>
<a name="l11772"></a>11772 <span class="comment">//</span>
<a name="l11773"></a>11773 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND3 register.</span>
<a name="l11774"></a>11774 <span class="comment">//</span>
<a name="l11775"></a>11775 <span class="comment">//*****************************************************************************</span>
<a name="l11776"></a><a class="code" href="tm4c123gh6pm_8h.html#aca5d5c589fe17ecdac7ed1a9417a1166">11776</a> <span class="preprocessor">#define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l11777"></a>11777 <span class="preprocessor"></span>
<a name="l11778"></a>11778 <span class="comment">//*****************************************************************************</span>
<a name="l11779"></a>11779 <span class="comment">//</span>
<a name="l11780"></a>11780 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND4 register.</span>
<a name="l11781"></a>11781 <span class="comment">//</span>
<a name="l11782"></a>11782 <span class="comment">//*****************************************************************************</span>
<a name="l11783"></a><a class="code" href="tm4c123gh6pm_8h.html#a29ed2ae27c086810ebb65228f0bdd039">11783</a> <span class="preprocessor">#define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending</span>
<a name="l11784"></a>11784 <span class="preprocessor"></span>
<a name="l11785"></a>11785 <span class="comment">//*****************************************************************************</span>
<a name="l11786"></a>11786 <span class="comment">//</span>
<a name="l11787"></a>11787 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span>
<a name="l11788"></a>11788 <span class="comment">//</span>
<a name="l11789"></a>11789 <span class="comment">//*****************************************************************************</span>
<a name="l11790"></a><a class="code" href="tm4c123gh6pm_8h.html#ace6ef0e9e8b1fe79ae13be7b9f688e26">11790</a> <span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l11791"></a>11791 <span class="preprocessor"></span>
<a name="l11792"></a>11792 <span class="comment">//*****************************************************************************</span>
<a name="l11793"></a>11793 <span class="comment">//</span>
<a name="l11794"></a>11794 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span>
<a name="l11795"></a>11795 <span class="comment">//</span>
<a name="l11796"></a>11796 <span class="comment">//*****************************************************************************</span>
<a name="l11797"></a><a class="code" href="tm4c123gh6pm_8h.html#adad790695f9cd8399a50aea5ee6d94cb">11797</a> <span class="preprocessor">#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l11798"></a>11798 <span class="preprocessor"></span>
<a name="l11799"></a>11799 <span class="comment">//*****************************************************************************</span>
<a name="l11800"></a>11800 <span class="comment">//</span>
<a name="l11801"></a>11801 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND2 register.</span>
<a name="l11802"></a>11802 <span class="comment">//</span>
<a name="l11803"></a>11803 <span class="comment">//*****************************************************************************</span>
<a name="l11804"></a><a class="code" href="tm4c123gh6pm_8h.html#a0179dfe450acf373a5c8b1cf7ba861b0">11804</a> <span class="preprocessor">#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l11805"></a>11805 <span class="preprocessor"></span>
<a name="l11806"></a>11806 <span class="comment">//*****************************************************************************</span>
<a name="l11807"></a>11807 <span class="comment">//</span>
<a name="l11808"></a>11808 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND3 register.</span>
<a name="l11809"></a>11809 <span class="comment">//</span>
<a name="l11810"></a>11810 <span class="comment">//*****************************************************************************</span>
<a name="l11811"></a><a class="code" href="tm4c123gh6pm_8h.html#a7f4ca4d6e02e42516d50e349264271f9">11811</a> <span class="preprocessor">#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l11812"></a>11812 <span class="preprocessor"></span>
<a name="l11813"></a>11813 <span class="comment">//*****************************************************************************</span>
<a name="l11814"></a>11814 <span class="comment">//</span>
<a name="l11815"></a>11815 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND4 register.</span>
<a name="l11816"></a>11816 <span class="comment">//</span>
<a name="l11817"></a>11817 <span class="comment">//*****************************************************************************</span>
<a name="l11818"></a><a class="code" href="tm4c123gh6pm_8h.html#ad32ab5a14d242d85cccb24667929d9c8">11818</a> <span class="preprocessor">#define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending</span>
<a name="l11819"></a>11819 <span class="preprocessor"></span>
<a name="l11820"></a>11820 <span class="comment">//*****************************************************************************</span>
<a name="l11821"></a>11821 <span class="comment">//</span>
<a name="l11822"></a>11822 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span>
<a name="l11823"></a>11823 <span class="comment">//</span>
<a name="l11824"></a>11824 <span class="comment">//*****************************************************************************</span>
<a name="l11825"></a><a class="code" href="tm4c123gh6pm_8h.html#af09093b82bcbf553ffb7adc83337e6b6">11825</a> <span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l11826"></a>11826 <span class="preprocessor"></span>
<a name="l11827"></a>11827 <span class="comment">//*****************************************************************************</span>
<a name="l11828"></a>11828 <span class="comment">//</span>
<a name="l11829"></a>11829 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span>
<a name="l11830"></a>11830 <span class="comment">//</span>
<a name="l11831"></a>11831 <span class="comment">//*****************************************************************************</span>
<a name="l11832"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8c69a2641e7f8c9673df265774358a9">11832</a> <span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l11833"></a>11833 <span class="preprocessor"></span>
<a name="l11834"></a>11834 <span class="comment">//*****************************************************************************</span>
<a name="l11835"></a>11835 <span class="comment">//</span>
<a name="l11836"></a>11836 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE2 register.</span>
<a name="l11837"></a>11837 <span class="comment">//</span>
<a name="l11838"></a>11838 <span class="comment">//*****************************************************************************</span>
<a name="l11839"></a><a class="code" href="tm4c123gh6pm_8h.html#a8cef5776f6a4f2023a920170626463d5">11839</a> <span class="preprocessor">#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l11840"></a>11840 <span class="preprocessor"></span>
<a name="l11841"></a>11841 <span class="comment">//*****************************************************************************</span>
<a name="l11842"></a>11842 <span class="comment">//</span>
<a name="l11843"></a>11843 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE3 register.</span>
<a name="l11844"></a>11844 <span class="comment">//</span>
<a name="l11845"></a>11845 <span class="comment">//*****************************************************************************</span>
<a name="l11846"></a><a class="code" href="tm4c123gh6pm_8h.html#acfbd7438a3b2511ba36a23fe6da81471">11846</a> <span class="preprocessor">#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l11847"></a>11847 <span class="preprocessor"></span>
<a name="l11848"></a>11848 <span class="comment">//*****************************************************************************</span>
<a name="l11849"></a>11849 <span class="comment">//</span>
<a name="l11850"></a>11850 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE4 register.</span>
<a name="l11851"></a>11851 <span class="comment">//</span>
<a name="l11852"></a>11852 <span class="comment">//*****************************************************************************</span>
<a name="l11853"></a><a class="code" href="tm4c123gh6pm_8h.html#adccc9ce469c608946cced936adc36383">11853</a> <span class="preprocessor">#define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active</span>
<a name="l11854"></a>11854 <span class="preprocessor"></span>
<a name="l11855"></a>11855 <span class="comment">//*****************************************************************************</span>
<a name="l11856"></a>11856 <span class="comment">//</span>
<a name="l11857"></a>11857 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span>
<a name="l11858"></a>11858 <span class="comment">//</span>
<a name="l11859"></a>11859 <span class="comment">//*****************************************************************************</span>
<a name="l11860"></a><a class="code" href="tm4c123gh6pm_8h.html#a8466b4896505f5a3739fbdbfa6a91736">11860</a> <span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask</span>
<a name="l11861"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">11861</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask</span>
<a name="l11862"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">11862</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask</span>
<a name="l11863"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb223aa5e78ce87481aa302e4960991b">11863</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask</span>
<a name="l11864"></a><a class="code" href="tm4c123gh6pm_8h.html#a034cf668b94934f8a98f518b31d24a4e">11864</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span>
<a name="l11865"></a><a class="code" href="tm4c123gh6pm_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">11865</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span>
<a name="l11866"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">11866</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span>
<a name="l11867"></a><a class="code" href="tm4c123gh6pm_8h.html#a23301637d3f348074601b43fd34d96f4">11867</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span>
<a name="l11868"></a>11868 <span class="preprocessor"></span>
<a name="l11869"></a>11869 <span class="comment">//*****************************************************************************</span>
<a name="l11870"></a>11870 <span class="comment">//</span>
<a name="l11871"></a>11871 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span>
<a name="l11872"></a>11872 <span class="comment">//</span>
<a name="l11873"></a>11873 <span class="comment">//*****************************************************************************</span>
<a name="l11874"></a><a class="code" href="tm4c123gh6pm_8h.html#aa26a6ed061a9e2607d08089792517059">11874</a> <span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask</span>
<a name="l11875"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b88f004c9c4aec1b14335a40bfed973">11875</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask</span>
<a name="l11876"></a><a class="code" href="tm4c123gh6pm_8h.html#a16def09c64525a714d8de1a2fcd9885b">11876</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask</span>
<a name="l11877"></a><a class="code" href="tm4c123gh6pm_8h.html#aa209d77076c4687b5bc138cf13e20c7c">11877</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask</span>
<a name="l11878"></a><a class="code" href="tm4c123gh6pm_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">11878</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span>
<a name="l11879"></a><a class="code" href="tm4c123gh6pm_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">11879</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span>
<a name="l11880"></a><a class="code" href="tm4c123gh6pm_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">11880</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span>
<a name="l11881"></a><a class="code" href="tm4c123gh6pm_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">11881</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span>
<a name="l11882"></a>11882 <span class="preprocessor"></span>
<a name="l11883"></a>11883 <span class="comment">//*****************************************************************************</span>
<a name="l11884"></a>11884 <span class="comment">//</span>
<a name="l11885"></a>11885 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span>
<a name="l11886"></a>11886 <span class="comment">//</span>
<a name="l11887"></a>11887 <span class="comment">//*****************************************************************************</span>
<a name="l11888"></a><a class="code" href="tm4c123gh6pm_8h.html#af3010874f18446972187cb1dd29f5b9b">11888</a> <span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask</span>
<a name="l11889"></a><a class="code" href="tm4c123gh6pm_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">11889</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask</span>
<a name="l11890"></a><a class="code" href="tm4c123gh6pm_8h.html#a5aa722815c4330f8bda5d38db5e3c244">11890</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask</span>
<a name="l11891"></a><a class="code" href="tm4c123gh6pm_8h.html#a8000e0288c0c11340ba22755e6a1e049">11891</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask</span>
<a name="l11892"></a><a class="code" href="tm4c123gh6pm_8h.html#a6251f82618d37a240fa75879eb8ef325">11892</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span>
<a name="l11893"></a><a class="code" href="tm4c123gh6pm_8h.html#a70dac7f06886f479705b86c10542c8f2">11893</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span>
<a name="l11894"></a><a class="code" href="tm4c123gh6pm_8h.html#a499c09d37c34ae949dfa1289d3efa722">11894</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span>
<a name="l11895"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">11895</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span>
<a name="l11896"></a>11896 <span class="preprocessor"></span>
<a name="l11897"></a>11897 <span class="comment">//*****************************************************************************</span>
<a name="l11898"></a>11898 <span class="comment">//</span>
<a name="l11899"></a>11899 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span>
<a name="l11900"></a>11900 <span class="comment">//</span>
<a name="l11901"></a>11901 <span class="comment">//*****************************************************************************</span>
<a name="l11902"></a><a class="code" href="tm4c123gh6pm_8h.html#aae103697609027349515ef1d9842f160">11902</a> <span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask</span>
<a name="l11903"></a><a class="code" href="tm4c123gh6pm_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">11903</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask</span>
<a name="l11904"></a><a class="code" href="tm4c123gh6pm_8h.html#a3839185444ec447cdd088de2a50caaad">11904</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask</span>
<a name="l11905"></a><a class="code" href="tm4c123gh6pm_8h.html#a6189a2281187191a39f01891dd0e8a54">11905</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask</span>
<a name="l11906"></a><a class="code" href="tm4c123gh6pm_8h.html#a6950fd8426b90d162f4931937b60ed60">11906</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span>
<a name="l11907"></a><a class="code" href="tm4c123gh6pm_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">11907</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span>
<a name="l11908"></a><a class="code" href="tm4c123gh6pm_8h.html#ad163a9c5c190bc39399c8829f7114db1">11908</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span>
<a name="l11909"></a><a class="code" href="tm4c123gh6pm_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">11909</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span>
<a name="l11910"></a>11910 <span class="preprocessor"></span>
<a name="l11911"></a>11911 <span class="comment">//*****************************************************************************</span>
<a name="l11912"></a>11912 <span class="comment">//</span>
<a name="l11913"></a>11913 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span>
<a name="l11914"></a>11914 <span class="comment">//</span>
<a name="l11915"></a>11915 <span class="comment">//*****************************************************************************</span>
<a name="l11916"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a822572d7d360d613719f25a5f8edd3">11916</a> <span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask</span>
<a name="l11917"></a><a class="code" href="tm4c123gh6pm_8h.html#a996ad14f0bc7fd9453efdcc44e268749">11917</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask</span>
<a name="l11918"></a><a class="code" href="tm4c123gh6pm_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">11918</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask</span>
<a name="l11919"></a><a class="code" href="tm4c123gh6pm_8h.html#ac91f9810103fc740647eac9e9c064ea5">11919</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask</span>
<a name="l11920"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8693e825b53e319b7b3215bf10de7ec">11920</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span>
<a name="l11921"></a><a class="code" href="tm4c123gh6pm_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">11921</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span>
<a name="l11922"></a><a class="code" href="tm4c123gh6pm_8h.html#af52d01568aad6aab128b957343828e74">11922</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span>
<a name="l11923"></a><a class="code" href="tm4c123gh6pm_8h.html#af820c9ffdb950781bcfb79dca3df2430">11923</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span>
<a name="l11924"></a>11924 <span class="preprocessor"></span>
<a name="l11925"></a>11925 <span class="comment">//*****************************************************************************</span>
<a name="l11926"></a>11926 <span class="comment">//</span>
<a name="l11927"></a>11927 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span>
<a name="l11928"></a>11928 <span class="comment">//</span>
<a name="l11929"></a>11929 <span class="comment">//*****************************************************************************</span>
<a name="l11930"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5d783e3732a43c9a861602273cee6e5">11930</a> <span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask</span>
<a name="l11931"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f5161d63a57432c48eee0b92575b5d9">11931</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask</span>
<a name="l11932"></a><a class="code" href="tm4c123gh6pm_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">11932</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask</span>
<a name="l11933"></a><a class="code" href="tm4c123gh6pm_8h.html#a83468a8ffca811993551f43a4c82af0f">11933</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask</span>
<a name="l11934"></a><a class="code" href="tm4c123gh6pm_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">11934</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span>
<a name="l11935"></a><a class="code" href="tm4c123gh6pm_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">11935</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span>
<a name="l11936"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">11936</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span>
<a name="l11937"></a><a class="code" href="tm4c123gh6pm_8h.html#a55aa271d719398a0d42fcff2cf68ceab">11937</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span>
<a name="l11938"></a>11938 <span class="preprocessor"></span>
<a name="l11939"></a>11939 <span class="comment">//*****************************************************************************</span>
<a name="l11940"></a>11940 <span class="comment">//</span>
<a name="l11941"></a>11941 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span>
<a name="l11942"></a>11942 <span class="comment">//</span>
<a name="l11943"></a>11943 <span class="comment">//*****************************************************************************</span>
<a name="l11944"></a><a class="code" href="tm4c123gh6pm_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">11944</a> <span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask</span>
<a name="l11945"></a><a class="code" href="tm4c123gh6pm_8h.html#a5bd57e38550f71f725b1e606963e23f7">11945</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask</span>
<a name="l11946"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">11946</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask</span>
<a name="l11947"></a><a class="code" href="tm4c123gh6pm_8h.html#ae78a3fe07174d2b86bff495429797e66">11947</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask</span>
<a name="l11948"></a><a class="code" href="tm4c123gh6pm_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">11948</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span>
<a name="l11949"></a><a class="code" href="tm4c123gh6pm_8h.html#a9db1528737b961a94d841fc26f8bbe9e">11949</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span>
<a name="l11950"></a><a class="code" href="tm4c123gh6pm_8h.html#a85b268747cde5af52175bd597b56ad24">11950</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span>
<a name="l11951"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">11951</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span>
<a name="l11952"></a>11952 <span class="preprocessor"></span>
<a name="l11953"></a>11953 <span class="comment">//*****************************************************************************</span>
<a name="l11954"></a>11954 <span class="comment">//</span>
<a name="l11955"></a>11955 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span>
<a name="l11956"></a>11956 <span class="comment">//</span>
<a name="l11957"></a>11957 <span class="comment">//*****************************************************************************</span>
<a name="l11958"></a><a class="code" href="tm4c123gh6pm_8h.html#ace80ea8eb44638a7a4a71b82c758785d">11958</a> <span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask</span>
<a name="l11959"></a><a class="code" href="tm4c123gh6pm_8h.html#a0133a17e8ce8528fdeff34de6d94817f">11959</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask</span>
<a name="l11960"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">11960</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask</span>
<a name="l11961"></a><a class="code" href="tm4c123gh6pm_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">11961</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask</span>
<a name="l11962"></a><a class="code" href="tm4c123gh6pm_8h.html#ab3072a07f9934fe505c95a10b8cf2682">11962</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span>
<a name="l11963"></a><a class="code" href="tm4c123gh6pm_8h.html#af4f22774f2d187efd3de0ae2365be962">11963</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span>
<a name="l11964"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">11964</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span>
<a name="l11965"></a><a class="code" href="tm4c123gh6pm_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">11965</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span>
<a name="l11966"></a>11966 <span class="preprocessor"></span>
<a name="l11967"></a>11967 <span class="comment">//*****************************************************************************</span>
<a name="l11968"></a>11968 <span class="comment">//</span>
<a name="l11969"></a>11969 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span>
<a name="l11970"></a>11970 <span class="comment">//</span>
<a name="l11971"></a>11971 <span class="comment">//*****************************************************************************</span>
<a name="l11972"></a><a class="code" href="tm4c123gh6pm_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">11972</a> <span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask</span>
<a name="l11973"></a><a class="code" href="tm4c123gh6pm_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">11973</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask</span>
<a name="l11974"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">11974</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask</span>
<a name="l11975"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">11975</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask</span>
<a name="l11976"></a><a class="code" href="tm4c123gh6pm_8h.html#a1605a37283cf69e19eb673caac04924d">11976</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span>
<a name="l11977"></a><a class="code" href="tm4c123gh6pm_8h.html#a21aaa94a1e46175bf67af7fa47d78102">11977</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span>
<a name="l11978"></a><a class="code" href="tm4c123gh6pm_8h.html#a772612a2cb406c0774cbd00a5b8629d5">11978</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span>
<a name="l11979"></a><a class="code" href="tm4c123gh6pm_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">11979</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span>
<a name="l11980"></a>11980 <span class="preprocessor"></span>
<a name="l11981"></a>11981 <span class="comment">//*****************************************************************************</span>
<a name="l11982"></a>11982 <span class="comment">//</span>
<a name="l11983"></a>11983 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span>
<a name="l11984"></a>11984 <span class="comment">//</span>
<a name="l11985"></a>11985 <span class="comment">//*****************************************************************************</span>
<a name="l11986"></a><a class="code" href="tm4c123gh6pm_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">11986</a> <span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask</span>
<a name="l11987"></a><a class="code" href="tm4c123gh6pm_8h.html#a89dff4ccb8cafd047be31e5f423139c5">11987</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask</span>
<a name="l11988"></a><a class="code" href="tm4c123gh6pm_8h.html#a94f64621445f8ccfdbdf4472d766d1de">11988</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask</span>
<a name="l11989"></a><a class="code" href="tm4c123gh6pm_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">11989</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask</span>
<a name="l11990"></a><a class="code" href="tm4c123gh6pm_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">11990</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span>
<a name="l11991"></a><a class="code" href="tm4c123gh6pm_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">11991</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span>
<a name="l11992"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">11992</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span>
<a name="l11993"></a><a class="code" href="tm4c123gh6pm_8h.html#ab13e4613bf1aab9547b674ff022bb938">11993</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span>
<a name="l11994"></a>11994 <span class="preprocessor"></span>
<a name="l11995"></a>11995 <span class="comment">//*****************************************************************************</span>
<a name="l11996"></a>11996 <span class="comment">//</span>
<a name="l11997"></a>11997 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span>
<a name="l11998"></a>11998 <span class="comment">//</span>
<a name="l11999"></a>11999 <span class="comment">//*****************************************************************************</span>
<a name="l12000"></a><a class="code" href="tm4c123gh6pm_8h.html#a70279393b256510b8c8beed7d209af64">12000</a> <span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask</span>
<a name="l12001"></a><a class="code" href="tm4c123gh6pm_8h.html#afe16f2a9292d83a079b1787aaab7358f">12001</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask</span>
<a name="l12002"></a><a class="code" href="tm4c123gh6pm_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">12002</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask</span>
<a name="l12003"></a><a class="code" href="tm4c123gh6pm_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">12003</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask</span>
<a name="l12004"></a><a class="code" href="tm4c123gh6pm_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">12004</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span>
<a name="l12005"></a><a class="code" href="tm4c123gh6pm_8h.html#a8a0494dd5c35c410e5d813435f0073a0">12005</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span>
<a name="l12006"></a><a class="code" href="tm4c123gh6pm_8h.html#af036b7a8023692d618ff7fc8c15ff14a">12006</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span>
<a name="l12007"></a><a class="code" href="tm4c123gh6pm_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">12007</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span>
<a name="l12008"></a>12008 <span class="preprocessor"></span>
<a name="l12009"></a>12009 <span class="comment">//*****************************************************************************</span>
<a name="l12010"></a>12010 <span class="comment">//</span>
<a name="l12011"></a>12011 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span>
<a name="l12012"></a>12012 <span class="comment">//</span>
<a name="l12013"></a>12013 <span class="comment">//*****************************************************************************</span>
<a name="l12014"></a><a class="code" href="tm4c123gh6pm_8h.html#ae45785e78d28753bf9f65831d8a38346">12014</a> <span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask</span>
<a name="l12015"></a><a class="code" href="tm4c123gh6pm_8h.html#a757abf8d6ac5805f9b503aff37fc9ce2">12015</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask</span>
<a name="l12016"></a><a class="code" href="tm4c123gh6pm_8h.html#acd3a25bfa4e96c5db8ee3ef5bf1e6604">12016</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask</span>
<a name="l12017"></a><a class="code" href="tm4c123gh6pm_8h.html#a572fe6013742eb251e302d90b8874ce6">12017</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask</span>
<a name="l12018"></a><a class="code" href="tm4c123gh6pm_8h.html#a677b5533e47d124bdd294fa51a61867a">12018</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span>
<a name="l12019"></a><a class="code" href="tm4c123gh6pm_8h.html#a6542bc63b13395598ccfa57028a062f1">12019</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span>
<a name="l12020"></a><a class="code" href="tm4c123gh6pm_8h.html#a7956749deb9a33a9d52a8a31e4a8f437">12020</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span>
<a name="l12021"></a><a class="code" href="tm4c123gh6pm_8h.html#aa714fc7841216322fbf35bca95306a80">12021</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span>
<a name="l12022"></a>12022 <span class="preprocessor"></span>
<a name="l12023"></a>12023 <span class="comment">//*****************************************************************************</span>
<a name="l12024"></a>12024 <span class="comment">//</span>
<a name="l12025"></a>12025 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span>
<a name="l12026"></a>12026 <span class="comment">//</span>
<a name="l12027"></a>12027 <span class="comment">//*****************************************************************************</span>
<a name="l12028"></a><a class="code" href="tm4c123gh6pm_8h.html#a2d665574fc39eea957b14ba60d08d708">12028</a> <span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask</span>
<a name="l12029"></a><a class="code" href="tm4c123gh6pm_8h.html#aa1cb3d3e26ca31dc320b79e13879ebea">12029</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask</span>
<a name="l12030"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a1091a2ea72fc1f52218da941e71dac">12030</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask</span>
<a name="l12031"></a><a class="code" href="tm4c123gh6pm_8h.html#a42648801e22173eaf2155f3338d7872c">12031</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask</span>
<a name="l12032"></a><a class="code" href="tm4c123gh6pm_8h.html#a131fb0b29ec2d56d4fd475be6a781ed8">12032</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span>
<a name="l12033"></a><a class="code" href="tm4c123gh6pm_8h.html#afac497b3fa3deb06e692b7f9d8f3e366">12033</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span>
<a name="l12034"></a><a class="code" href="tm4c123gh6pm_8h.html#a37e28ef071088c11ed1c7c46afaae8f1">12034</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span>
<a name="l12035"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7e55db2ec6a444caa3ee037c86d023d">12035</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span>
<a name="l12036"></a>12036 <span class="preprocessor"></span>
<a name="l12037"></a>12037 <span class="comment">//*****************************************************************************</span>
<a name="l12038"></a>12038 <span class="comment">//</span>
<a name="l12039"></a>12039 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span>
<a name="l12040"></a>12040 <span class="comment">//</span>
<a name="l12041"></a>12041 <span class="comment">//*****************************************************************************</span>
<a name="l12042"></a><a class="code" href="tm4c123gh6pm_8h.html#a760256d40f32e13ae43a43c2bfec570e">12042</a> <span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask</span>
<a name="l12043"></a><a class="code" href="tm4c123gh6pm_8h.html#a320ee17403ece54d2e3f93e2ae81b298">12043</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask</span>
<a name="l12044"></a><a class="code" href="tm4c123gh6pm_8h.html#afc3066813c49009ee4c6cd10d08b208e">12044</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask</span>
<a name="l12045"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0e72cd588c4d77cdad091bd0d98995d">12045</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask</span>
<a name="l12046"></a><a class="code" href="tm4c123gh6pm_8h.html#aa314d474fd7c7e7eaaf81de1d54f9765">12046</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span>
<a name="l12047"></a><a class="code" href="tm4c123gh6pm_8h.html#a3feacfe0c9249ea2704419f96cc32ca3">12047</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span>
<a name="l12048"></a><a class="code" href="tm4c123gh6pm_8h.html#a890c85219671cba0431c1b69479ed928">12048</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span>
<a name="l12049"></a><a class="code" href="tm4c123gh6pm_8h.html#a5ac10e2883206a03913f305c35ef616c">12049</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span>
<a name="l12050"></a>12050 <span class="preprocessor"></span>
<a name="l12051"></a>12051 <span class="comment">//*****************************************************************************</span>
<a name="l12052"></a>12052 <span class="comment">//</span>
<a name="l12053"></a>12053 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI14 register.</span>
<a name="l12054"></a>12054 <span class="comment">//</span>
<a name="l12055"></a>12055 <span class="comment">//*****************************************************************************</span>
<a name="l12056"></a><a class="code" href="tm4c123gh6pm_8h.html#acd958d2ba3f69680b61d6eb8764f140d">12056</a> <span class="preprocessor">#define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask</span>
<a name="l12057"></a><a class="code" href="tm4c123gh6pm_8h.html#a3868d9a0066cdc5b8c8c0f073ce7fc3d">12057</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask</span>
<a name="l12058"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f0e2e29939130e3e33db03fd7df7240">12058</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask</span>
<a name="l12059"></a><a class="code" href="tm4c123gh6pm_8h.html#afa6c60045975a676e80b8505599d1ebb">12059</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask</span>
<a name="l12060"></a><a class="code" href="tm4c123gh6pm_8h.html#a9342d5d926f00f0da63c21016a4c4752">12060</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTD_S       29</span>
<a name="l12061"></a><a class="code" href="tm4c123gh6pm_8h.html#a59d306f4895b48114bd368f87fb58952">12061</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTC_S       21</span>
<a name="l12062"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f2e780b70e4824afc42d8532dcb4dd6">12062</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTB_S       13</span>
<a name="l12063"></a><a class="code" href="tm4c123gh6pm_8h.html#ad87c66822c6da3dab859ba5b1c37007e">12063</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTA_S       5</span>
<a name="l12064"></a>12064 <span class="preprocessor"></span>
<a name="l12065"></a>12065 <span class="comment">//*****************************************************************************</span>
<a name="l12066"></a>12066 <span class="comment">//</span>
<a name="l12067"></a>12067 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI15 register.</span>
<a name="l12068"></a>12068 <span class="comment">//</span>
<a name="l12069"></a>12069 <span class="comment">//*****************************************************************************</span>
<a name="l12070"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f5083995382fae62c7c1573e89a461e">12070</a> <span class="preprocessor">#define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask</span>
<a name="l12071"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7980e293ea5232d0a7593e84a15364f">12071</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask</span>
<a name="l12072"></a><a class="code" href="tm4c123gh6pm_8h.html#a8f39443478003ebcf637d5efc9e5d771">12072</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask</span>
<a name="l12073"></a><a class="code" href="tm4c123gh6pm_8h.html#a76bb2fb8dcfa3265e8c059bfe9ee4d9c">12073</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask</span>
<a name="l12074"></a><a class="code" href="tm4c123gh6pm_8h.html#af29f9bd18ab88fc1dc97c4abb449b2ee">12074</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTD_S       29</span>
<a name="l12075"></a><a class="code" href="tm4c123gh6pm_8h.html#afcf5d45f3cb3f6fd5279be62bdab6d2a">12075</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTC_S       21</span>
<a name="l12076"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb6743cd6e5c465a9a2e55b646a353e2">12076</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTB_S       13</span>
<a name="l12077"></a><a class="code" href="tm4c123gh6pm_8h.html#a1066a35c44a223bd768987fc727998a8">12077</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTA_S       5</span>
<a name="l12078"></a>12078 <span class="preprocessor"></span>
<a name="l12079"></a>12079 <span class="comment">//*****************************************************************************</span>
<a name="l12080"></a>12080 <span class="comment">//</span>
<a name="l12081"></a>12081 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI16 register.</span>
<a name="l12082"></a>12082 <span class="comment">//</span>
<a name="l12083"></a>12083 <span class="comment">//*****************************************************************************</span>
<a name="l12084"></a><a class="code" href="tm4c123gh6pm_8h.html#ad73d7674aff841a8bf53cb216e22370d">12084</a> <span class="preprocessor">#define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask</span>
<a name="l12085"></a><a class="code" href="tm4c123gh6pm_8h.html#a3618a8f9a5952dc0a720fc84ca3c553a">12085</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask</span>
<a name="l12086"></a><a class="code" href="tm4c123gh6pm_8h.html#aee6bc4f792b2e59f724142b183f20e3c">12086</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask</span>
<a name="l12087"></a><a class="code" href="tm4c123gh6pm_8h.html#aec50a66bf7cac70d83edeb7f908e274d">12087</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask</span>
<a name="l12088"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b216488569e7962758176ba5088745d">12088</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTD_S       29</span>
<a name="l12089"></a><a class="code" href="tm4c123gh6pm_8h.html#a34dc31d51d62c102d05a11732d74323d">12089</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTC_S       21</span>
<a name="l12090"></a><a class="code" href="tm4c123gh6pm_8h.html#ae308de8d08e2391b2c80bb98091a1b88">12090</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTB_S       13</span>
<a name="l12091"></a><a class="code" href="tm4c123gh6pm_8h.html#a5361298bee17754c7fd150031430c189">12091</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTA_S       5</span>
<a name="l12092"></a>12092 <span class="preprocessor"></span>
<a name="l12093"></a>12093 <span class="comment">//*****************************************************************************</span>
<a name="l12094"></a>12094 <span class="comment">//</span>
<a name="l12095"></a>12095 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI17 register.</span>
<a name="l12096"></a>12096 <span class="comment">//</span>
<a name="l12097"></a>12097 <span class="comment">//*****************************************************************************</span>
<a name="l12098"></a><a class="code" href="tm4c123gh6pm_8h.html#aad30481d22eed3603f6d347acb9734bb">12098</a> <span class="preprocessor">#define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask</span>
<a name="l12099"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f716cbd2262873f049531937a58837e">12099</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask</span>
<a name="l12100"></a><a class="code" href="tm4c123gh6pm_8h.html#a1e83d99adb79a574454f78fbbf230af2">12100</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask</span>
<a name="l12101"></a><a class="code" href="tm4c123gh6pm_8h.html#ae1f8c76af2e9ef0139b3436ca9e74a90">12101</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask</span>
<a name="l12102"></a><a class="code" href="tm4c123gh6pm_8h.html#a4380a8617f4d47cc728c753fd400c2c8">12102</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTD_S       29</span>
<a name="l12103"></a><a class="code" href="tm4c123gh6pm_8h.html#a8671834456dd5d67119ff964ca8c9e4e">12103</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTC_S       21</span>
<a name="l12104"></a><a class="code" href="tm4c123gh6pm_8h.html#a4f4953db1d008d03bdf53f2f360b638c">12104</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTB_S       13</span>
<a name="l12105"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c80b8645c6865c39d71dc732d93c058">12105</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTA_S       5</span>
<a name="l12106"></a>12106 <span class="preprocessor"></span>
<a name="l12107"></a>12107 <span class="comment">//*****************************************************************************</span>
<a name="l12108"></a>12108 <span class="comment">//</span>
<a name="l12109"></a>12109 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI18 register.</span>
<a name="l12110"></a>12110 <span class="comment">//</span>
<a name="l12111"></a>12111 <span class="comment">//*****************************************************************************</span>
<a name="l12112"></a><a class="code" href="tm4c123gh6pm_8h.html#a9f2015e54a0c47ec076c660eeee4457c">12112</a> <span class="preprocessor">#define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask</span>
<a name="l12113"></a><a class="code" href="tm4c123gh6pm_8h.html#ae03012740554ef7aaf9e0935737db859">12113</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask</span>
<a name="l12114"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3647f766009ebdb159c7b40a8c3759a">12114</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask</span>
<a name="l12115"></a><a class="code" href="tm4c123gh6pm_8h.html#a8bb748ae3851ff812e16292c47269e30">12115</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask</span>
<a name="l12116"></a><a class="code" href="tm4c123gh6pm_8h.html#adffd77bb5537ab80674322c797ec56f2">12116</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTD_S       29</span>
<a name="l12117"></a><a class="code" href="tm4c123gh6pm_8h.html#a667b206fa9e4de47173dd385ed4a3a3d">12117</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTC_S       21</span>
<a name="l12118"></a><a class="code" href="tm4c123gh6pm_8h.html#a98362301f4df0d98d668f4e72009f43b">12118</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTB_S       13</span>
<a name="l12119"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a9b9d6e5f8e6fda8c756ac9554b9935">12119</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTA_S       5</span>
<a name="l12120"></a>12120 <span class="preprocessor"></span>
<a name="l12121"></a>12121 <span class="comment">//*****************************************************************************</span>
<a name="l12122"></a>12122 <span class="comment">//</span>
<a name="l12123"></a>12123 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI19 register.</span>
<a name="l12124"></a>12124 <span class="comment">//</span>
<a name="l12125"></a>12125 <span class="comment">//*****************************************************************************</span>
<a name="l12126"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b4fc25e1560348ffbff5920b7700fba">12126</a> <span class="preprocessor">#define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask</span>
<a name="l12127"></a><a class="code" href="tm4c123gh6pm_8h.html#a62f583199d70f96278f5057b09c4fd03">12127</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask</span>
<a name="l12128"></a><a class="code" href="tm4c123gh6pm_8h.html#aa44a2a0bc79ffd77341dfce25339bc17">12128</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask</span>
<a name="l12129"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e6506a91bd2befb5bc3c1f4d31375e5">12129</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask</span>
<a name="l12130"></a><a class="code" href="tm4c123gh6pm_8h.html#af9055c3758285ddee80d5e3c35ead07e">12130</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTD_S       29</span>
<a name="l12131"></a><a class="code" href="tm4c123gh6pm_8h.html#a20b5dc2f12cffe189253e13352a335dc">12131</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTC_S       21</span>
<a name="l12132"></a><a class="code" href="tm4c123gh6pm_8h.html#add723b330152ac93af213592d63be611">12132</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTB_S       13</span>
<a name="l12133"></a><a class="code" href="tm4c123gh6pm_8h.html#a3bddf46f191f036f1a8972620b36552a">12133</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTA_S       5</span>
<a name="l12134"></a>12134 <span class="preprocessor"></span>
<a name="l12135"></a>12135 <span class="comment">//*****************************************************************************</span>
<a name="l12136"></a>12136 <span class="comment">//</span>
<a name="l12137"></a>12137 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI20 register.</span>
<a name="l12138"></a>12138 <span class="comment">//</span>
<a name="l12139"></a>12139 <span class="comment">//*****************************************************************************</span>
<a name="l12140"></a><a class="code" href="tm4c123gh6pm_8h.html#afe80941682582426e4318ce631d0d642">12140</a> <span class="preprocessor">#define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask</span>
<a name="l12141"></a><a class="code" href="tm4c123gh6pm_8h.html#a61e4adf8583d439f4b76fbee0f96e0c3">12141</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask</span>
<a name="l12142"></a><a class="code" href="tm4c123gh6pm_8h.html#af9ce62a639183cc3c3bce8d751a6b4da">12142</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask</span>
<a name="l12143"></a><a class="code" href="tm4c123gh6pm_8h.html#a561405e49ebea5731d7846b37f978c49">12143</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask</span>
<a name="l12144"></a><a class="code" href="tm4c123gh6pm_8h.html#aed895fdc17a5a1d36721fb29ff178ee1">12144</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTD_S       29</span>
<a name="l12145"></a><a class="code" href="tm4c123gh6pm_8h.html#a197041980cae4760d18ea4e6832e826d">12145</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTC_S       21</span>
<a name="l12146"></a><a class="code" href="tm4c123gh6pm_8h.html#a8b320760b219f162cc753559ce54e91d">12146</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTB_S       13</span>
<a name="l12147"></a><a class="code" href="tm4c123gh6pm_8h.html#ac2bda09e2356ef2e282440cc109c9f37">12147</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTA_S       5</span>
<a name="l12148"></a>12148 <span class="preprocessor"></span>
<a name="l12149"></a>12149 <span class="comment">//*****************************************************************************</span>
<a name="l12150"></a>12150 <span class="comment">//</span>
<a name="l12151"></a>12151 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI21 register.</span>
<a name="l12152"></a>12152 <span class="comment">//</span>
<a name="l12153"></a>12153 <span class="comment">//*****************************************************************************</span>
<a name="l12154"></a><a class="code" href="tm4c123gh6pm_8h.html#a69422fc0369cce473c53666499a87b3c">12154</a> <span class="preprocessor">#define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask</span>
<a name="l12155"></a><a class="code" href="tm4c123gh6pm_8h.html#a7eaa60956efc66ea8d3ee96f866c0735">12155</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask</span>
<a name="l12156"></a><a class="code" href="tm4c123gh6pm_8h.html#a06ac6514e6b1569620e3f632b8c9a48f">12156</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask</span>
<a name="l12157"></a><a class="code" href="tm4c123gh6pm_8h.html#a650ca24d4623b0713ddd53cb18b5c745">12157</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask</span>
<a name="l12158"></a><a class="code" href="tm4c123gh6pm_8h.html#ac12ba21235df5c1bfe099e70bb65f99c">12158</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTD_S       29</span>
<a name="l12159"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4b708d38ea65f087ac54fd03a9c3c7f">12159</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTC_S       21</span>
<a name="l12160"></a><a class="code" href="tm4c123gh6pm_8h.html#a90979b8dea5ae1b799fb5e1b60525a79">12160</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTB_S       13</span>
<a name="l12161"></a><a class="code" href="tm4c123gh6pm_8h.html#a15ce48be101f1b3b785000e3f380d33d">12161</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTA_S       5</span>
<a name="l12162"></a>12162 <span class="preprocessor"></span>
<a name="l12163"></a>12163 <span class="comment">//*****************************************************************************</span>
<a name="l12164"></a>12164 <span class="comment">//</span>
<a name="l12165"></a>12165 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI22 register.</span>
<a name="l12166"></a>12166 <span class="comment">//</span>
<a name="l12167"></a>12167 <span class="comment">//*****************************************************************************</span>
<a name="l12168"></a><a class="code" href="tm4c123gh6pm_8h.html#a8dcfae244656c51e024e1f951cb6e962">12168</a> <span class="preprocessor">#define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask</span>
<a name="l12169"></a><a class="code" href="tm4c123gh6pm_8h.html#a17afc501a9459dfc73def38d67321ed1">12169</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask</span>
<a name="l12170"></a><a class="code" href="tm4c123gh6pm_8h.html#a50cee2d33495a09e4ae9dfdbfe420db7">12170</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask</span>
<a name="l12171"></a><a class="code" href="tm4c123gh6pm_8h.html#ad74fdf6dcf8f5c94c96f237093aae641">12171</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask</span>
<a name="l12172"></a><a class="code" href="tm4c123gh6pm_8h.html#a47267213fd62ec6785d1fe46f30bcb2b">12172</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTD_S       29</span>
<a name="l12173"></a><a class="code" href="tm4c123gh6pm_8h.html#a84cf658eccf7ca02cd25019cbfb47dcf">12173</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTC_S       21</span>
<a name="l12174"></a><a class="code" href="tm4c123gh6pm_8h.html#a79ab39ec118aefa43509b0178f797d0e">12174</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTB_S       13</span>
<a name="l12175"></a><a class="code" href="tm4c123gh6pm_8h.html#a07a6cfa7727bc3ca3839559e2c9aafd5">12175</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTA_S       5</span>
<a name="l12176"></a>12176 <span class="preprocessor"></span>
<a name="l12177"></a>12177 <span class="comment">//*****************************************************************************</span>
<a name="l12178"></a>12178 <span class="comment">//</span>
<a name="l12179"></a>12179 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI23 register.</span>
<a name="l12180"></a>12180 <span class="comment">//</span>
<a name="l12181"></a>12181 <span class="comment">//*****************************************************************************</span>
<a name="l12182"></a><a class="code" href="tm4c123gh6pm_8h.html#a293f4a8151f2075517bce60f1b85cab8">12182</a> <span class="preprocessor">#define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask</span>
<a name="l12183"></a><a class="code" href="tm4c123gh6pm_8h.html#a871f6070273a1b0a3b9df2b8f957d0ad">12183</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask</span>
<a name="l12184"></a><a class="code" href="tm4c123gh6pm_8h.html#a3eb25e8fae7dd508356406ecd05cc1a3">12184</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask</span>
<a name="l12185"></a><a class="code" href="tm4c123gh6pm_8h.html#a29ffe1ae20f79be6b5d6834ebcf48557">12185</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask</span>
<a name="l12186"></a><a class="code" href="tm4c123gh6pm_8h.html#a95573f2b4c5f39bc7cc602e3fe89294f">12186</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTD_S       29</span>
<a name="l12187"></a><a class="code" href="tm4c123gh6pm_8h.html#ad5ebaf2e119f76c16c2c605926919e0a">12187</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTC_S       21</span>
<a name="l12188"></a><a class="code" href="tm4c123gh6pm_8h.html#addcd7e306b732db9aa11f18256d7e56b">12188</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTB_S       13</span>
<a name="l12189"></a><a class="code" href="tm4c123gh6pm_8h.html#aecb8b425a5458ae6b28c8afa3c56d9ea">12189</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTA_S       5</span>
<a name="l12190"></a>12190 <span class="preprocessor"></span>
<a name="l12191"></a>12191 <span class="comment">//*****************************************************************************</span>
<a name="l12192"></a>12192 <span class="comment">//</span>
<a name="l12193"></a>12193 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI24 register.</span>
<a name="l12194"></a>12194 <span class="comment">//</span>
<a name="l12195"></a>12195 <span class="comment">//*****************************************************************************</span>
<a name="l12196"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6cb742e84a53ebfc462540ab0236a2e">12196</a> <span class="preprocessor">#define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask</span>
<a name="l12197"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e34f13b4557a9d70a07cac32d2c1cc2">12197</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask</span>
<a name="l12198"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0bb6f4a158650c121c6d6ec5bab9fc2">12198</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask</span>
<a name="l12199"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d03daf8509c4e323dac4a3f1add518d">12199</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask</span>
<a name="l12200"></a><a class="code" href="tm4c123gh6pm_8h.html#af2980eb71927b5aa83de4431a1a820b3">12200</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTD_S       29</span>
<a name="l12201"></a><a class="code" href="tm4c123gh6pm_8h.html#afefd61512854248dd65dad34112950ce">12201</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTC_S       21</span>
<a name="l12202"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d2757cec3eebbdd4cf993c5191a6072">12202</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTB_S       13</span>
<a name="l12203"></a><a class="code" href="tm4c123gh6pm_8h.html#a70d60193a0679885cfb7fb0b8526e3fc">12203</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTA_S       5</span>
<a name="l12204"></a>12204 <span class="preprocessor"></span>
<a name="l12205"></a>12205 <span class="comment">//*****************************************************************************</span>
<a name="l12206"></a>12206 <span class="comment">//</span>
<a name="l12207"></a>12207 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI25 register.</span>
<a name="l12208"></a>12208 <span class="comment">//</span>
<a name="l12209"></a>12209 <span class="comment">//*****************************************************************************</span>
<a name="l12210"></a><a class="code" href="tm4c123gh6pm_8h.html#ac3beafa3a399966e707bdcbf8b7bad5b">12210</a> <span class="preprocessor">#define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask</span>
<a name="l12211"></a><a class="code" href="tm4c123gh6pm_8h.html#a055687c370d60d76cd8d7d0a16f9a6ba">12211</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask</span>
<a name="l12212"></a><a class="code" href="tm4c123gh6pm_8h.html#a715e3cbf2de937968eafda1aa939a694">12212</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask</span>
<a name="l12213"></a><a class="code" href="tm4c123gh6pm_8h.html#a1335c9c0dee2e0e8e6c5760dd9ff7330">12213</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask</span>
<a name="l12214"></a><a class="code" href="tm4c123gh6pm_8h.html#a13814a085b67a306c013adf9c8be520b">12214</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTD_S       29</span>
<a name="l12215"></a><a class="code" href="tm4c123gh6pm_8h.html#a9d5fa622bd4992b496ad42031a172d97">12215</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTC_S       21</span>
<a name="l12216"></a><a class="code" href="tm4c123gh6pm_8h.html#aac1668e0ace62884480783394b1144b8">12216</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTB_S       13</span>
<a name="l12217"></a><a class="code" href="tm4c123gh6pm_8h.html#a17b3c6cdf088b20e747365620f51fd46">12217</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTA_S       5</span>
<a name="l12218"></a>12218 <span class="preprocessor"></span>
<a name="l12219"></a>12219 <span class="comment">//*****************************************************************************</span>
<a name="l12220"></a>12220 <span class="comment">//</span>
<a name="l12221"></a>12221 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI26 register.</span>
<a name="l12222"></a>12222 <span class="comment">//</span>
<a name="l12223"></a>12223 <span class="comment">//*****************************************************************************</span>
<a name="l12224"></a><a class="code" href="tm4c123gh6pm_8h.html#ad172df584c5cce6cdb93c01cd854dfb1">12224</a> <span class="preprocessor">#define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask</span>
<a name="l12225"></a><a class="code" href="tm4c123gh6pm_8h.html#af2c7093d6c960c926d7027dd52bc2b94">12225</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask</span>
<a name="l12226"></a><a class="code" href="tm4c123gh6pm_8h.html#a42b71ec6b6b4d10e53ed3d02686b8339">12226</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask</span>
<a name="l12227"></a><a class="code" href="tm4c123gh6pm_8h.html#a6eee287ab45d35bd68e6666dff2cb419">12227</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask</span>
<a name="l12228"></a><a class="code" href="tm4c123gh6pm_8h.html#aad15792b6955d48d4d0a0fc96d00a25c">12228</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTD_S       29</span>
<a name="l12229"></a><a class="code" href="tm4c123gh6pm_8h.html#a7069fb9d3e4ceb1944148d931984788b">12229</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTC_S       21</span>
<a name="l12230"></a><a class="code" href="tm4c123gh6pm_8h.html#a6f247d239aa7412feb01411fa80d8ec4">12230</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTB_S       13</span>
<a name="l12231"></a><a class="code" href="tm4c123gh6pm_8h.html#a425c42e3bdf0d119d217b0cb35f4743f">12231</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTA_S       5</span>
<a name="l12232"></a>12232 <span class="preprocessor"></span>
<a name="l12233"></a>12233 <span class="comment">//*****************************************************************************</span>
<a name="l12234"></a>12234 <span class="comment">//</span>
<a name="l12235"></a>12235 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI27 register.</span>
<a name="l12236"></a>12236 <span class="comment">//</span>
<a name="l12237"></a>12237 <span class="comment">//*****************************************************************************</span>
<a name="l12238"></a><a class="code" href="tm4c123gh6pm_8h.html#ab52651e9c9639e07c685679628d73c99">12238</a> <span class="preprocessor">#define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask</span>
<a name="l12239"></a><a class="code" href="tm4c123gh6pm_8h.html#a763116a34742db9c95209edd360d079a">12239</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask</span>
<a name="l12240"></a><a class="code" href="tm4c123gh6pm_8h.html#ad99da1cc7872407a4dbaac665c7e96ce">12240</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask</span>
<a name="l12241"></a><a class="code" href="tm4c123gh6pm_8h.html#a2bd3f1a31ab3c1677f51e49fd29d1257">12241</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask</span>
<a name="l12242"></a><a class="code" href="tm4c123gh6pm_8h.html#a32517143c2b5a967ee00b461186932e5">12242</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTD_S       29</span>
<a name="l12243"></a><a class="code" href="tm4c123gh6pm_8h.html#a06b7a0d4d67316bc916fa88fa8d98c78">12243</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTC_S       21</span>
<a name="l12244"></a><a class="code" href="tm4c123gh6pm_8h.html#ac4a72b474acdf414fcaf967d3070ee63">12244</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTB_S       13</span>
<a name="l12245"></a><a class="code" href="tm4c123gh6pm_8h.html#a61fbfaa93f4847e8d177bb341b81c15f">12245</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTA_S       5</span>
<a name="l12246"></a>12246 <span class="preprocessor"></span>
<a name="l12247"></a>12247 <span class="comment">//*****************************************************************************</span>
<a name="l12248"></a>12248 <span class="comment">//</span>
<a name="l12249"></a>12249 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI28 register.</span>
<a name="l12250"></a>12250 <span class="comment">//</span>
<a name="l12251"></a>12251 <span class="comment">//*****************************************************************************</span>
<a name="l12252"></a><a class="code" href="tm4c123gh6pm_8h.html#a58ad09e54652a291704e15f8bd172326">12252</a> <span class="preprocessor">#define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask</span>
<a name="l12253"></a><a class="code" href="tm4c123gh6pm_8h.html#ab248845c02bf9862aef81261d34783ab">12253</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask</span>
<a name="l12254"></a><a class="code" href="tm4c123gh6pm_8h.html#ac626aa4f884df4ca42217bac87349b6a">12254</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask</span>
<a name="l12255"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4814e6c7450ed5df3a312da20a6d418">12255</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask</span>
<a name="l12256"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d9bcbe7bd45b543d224de2044b8a598">12256</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTD_S       29</span>
<a name="l12257"></a><a class="code" href="tm4c123gh6pm_8h.html#a50b7d4134c02ac6c703bf0d4d30894fe">12257</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTC_S       21</span>
<a name="l12258"></a><a class="code" href="tm4c123gh6pm_8h.html#a15fccb4250369dbc8d90491c8f3115ea">12258</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTB_S       13</span>
<a name="l12259"></a><a class="code" href="tm4c123gh6pm_8h.html#a52f1c2861076a470d7fd5cdc5822b0f4">12259</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTA_S       5</span>
<a name="l12260"></a>12260 <span class="preprocessor"></span>
<a name="l12261"></a>12261 <span class="comment">//*****************************************************************************</span>
<a name="l12262"></a>12262 <span class="comment">//</span>
<a name="l12263"></a>12263 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI29 register.</span>
<a name="l12264"></a>12264 <span class="comment">//</span>
<a name="l12265"></a>12265 <span class="comment">//*****************************************************************************</span>
<a name="l12266"></a><a class="code" href="tm4c123gh6pm_8h.html#a17d3a26a7ba2befd5c7ce7941ac446da">12266</a> <span class="preprocessor">#define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask</span>
<a name="l12267"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c91df87cc802d6938694e314672eca7">12267</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask</span>
<a name="l12268"></a><a class="code" href="tm4c123gh6pm_8h.html#a95c824f7d911b00eb757a8410249fca6">12268</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask</span>
<a name="l12269"></a><a class="code" href="tm4c123gh6pm_8h.html#a24f2bd97ef95733f69cfba7bb6b68ced">12269</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask</span>
<a name="l12270"></a><a class="code" href="tm4c123gh6pm_8h.html#a4ed32fd65c40f8d04db8632a95bbf725">12270</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTD_S       29</span>
<a name="l12271"></a><a class="code" href="tm4c123gh6pm_8h.html#a218ecf5dfad7d123357fce5d77c7dbbc">12271</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTC_S       21</span>
<a name="l12272"></a><a class="code" href="tm4c123gh6pm_8h.html#a737d06c82319be200e1fb1d88744851d">12272</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTB_S       13</span>
<a name="l12273"></a><a class="code" href="tm4c123gh6pm_8h.html#a84caeb92405c2425db9467cd7c797c57">12273</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTA_S       5</span>
<a name="l12274"></a>12274 <span class="preprocessor"></span>
<a name="l12275"></a>12275 <span class="comment">//*****************************************************************************</span>
<a name="l12276"></a>12276 <span class="comment">//</span>
<a name="l12277"></a>12277 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI30 register.</span>
<a name="l12278"></a>12278 <span class="comment">//</span>
<a name="l12279"></a>12279 <span class="comment">//*****************************************************************************</span>
<a name="l12280"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0e9e5e6f369cd155f2df0a5077f09ff">12280</a> <span class="preprocessor">#define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask</span>
<a name="l12281"></a><a class="code" href="tm4c123gh6pm_8h.html#abfe627cbd02507ae00521a8bd24e80a1">12281</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask</span>
<a name="l12282"></a><a class="code" href="tm4c123gh6pm_8h.html#a0060dc94793a58ed5046c5d01146212a">12282</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask</span>
<a name="l12283"></a><a class="code" href="tm4c123gh6pm_8h.html#ae25e9f6aae6943e3ede8aefe23130066">12283</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask</span>
<a name="l12284"></a><a class="code" href="tm4c123gh6pm_8h.html#ad3f314f178f8882177d8281889e16a61">12284</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTD_S       29</span>
<a name="l12285"></a><a class="code" href="tm4c123gh6pm_8h.html#a5225950ee5492cef1b5e0e8540a97f3f">12285</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTC_S       21</span>
<a name="l12286"></a><a class="code" href="tm4c123gh6pm_8h.html#a747c0cfa3812cf241886e9203ce53290">12286</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTB_S       13</span>
<a name="l12287"></a><a class="code" href="tm4c123gh6pm_8h.html#aee6437cd66f44bb986aaead594eeaa78">12287</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTA_S       5</span>
<a name="l12288"></a>12288 <span class="preprocessor"></span>
<a name="l12289"></a>12289 <span class="comment">//*****************************************************************************</span>
<a name="l12290"></a>12290 <span class="comment">//</span>
<a name="l12291"></a>12291 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI31 register.</span>
<a name="l12292"></a>12292 <span class="comment">//</span>
<a name="l12293"></a>12293 <span class="comment">//*****************************************************************************</span>
<a name="l12294"></a><a class="code" href="tm4c123gh6pm_8h.html#aee8450e1514eac367e2aecc617405030">12294</a> <span class="preprocessor">#define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask</span>
<a name="l12295"></a><a class="code" href="tm4c123gh6pm_8h.html#ab258d70a896a2efb59fd149803cee84d">12295</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask</span>
<a name="l12296"></a><a class="code" href="tm4c123gh6pm_8h.html#aa6bac2f16599f7dd18535428cb929892">12296</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask</span>
<a name="l12297"></a><a class="code" href="tm4c123gh6pm_8h.html#a9ea9de2ee2dc1e6bb34056b2ee2cc067">12297</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask</span>
<a name="l12298"></a><a class="code" href="tm4c123gh6pm_8h.html#ac0a659483338b360fdb08707b043f3f7">12298</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTD_S       29</span>
<a name="l12299"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb535c2608e261c9ec8392919765f5a4">12299</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTC_S       21</span>
<a name="l12300"></a><a class="code" href="tm4c123gh6pm_8h.html#ad242625398d62577d69467d078d078b8">12300</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTB_S       13</span>
<a name="l12301"></a><a class="code" href="tm4c123gh6pm_8h.html#ae92711d88c57657a24d678a2c46eb756">12301</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTA_S       5</span>
<a name="l12302"></a>12302 <span class="preprocessor"></span>
<a name="l12303"></a>12303 <span class="comment">//*****************************************************************************</span>
<a name="l12304"></a>12304 <span class="comment">//</span>
<a name="l12305"></a>12305 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI32 register.</span>
<a name="l12306"></a>12306 <span class="comment">//</span>
<a name="l12307"></a>12307 <span class="comment">//*****************************************************************************</span>
<a name="l12308"></a><a class="code" href="tm4c123gh6pm_8h.html#ac52062e73a6c0178617c295aab9a195b">12308</a> <span class="preprocessor">#define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask</span>
<a name="l12309"></a><a class="code" href="tm4c123gh6pm_8h.html#a10d1cda3e5d450734e0405f4f3739588">12309</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask</span>
<a name="l12310"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b2e75553a6348b7294d083f72ba9194">12310</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask</span>
<a name="l12311"></a><a class="code" href="tm4c123gh6pm_8h.html#a819817c53aab82259481dd86320d7e29">12311</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask</span>
<a name="l12312"></a><a class="code" href="tm4c123gh6pm_8h.html#a62c4a1e0550f173d49ff0828cebb591e">12312</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTD_S       29</span>
<a name="l12313"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ceceec4b809a79d8eb11cb85a9f3d98">12313</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTC_S       21</span>
<a name="l12314"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2f7259c3e7c65a18a30b014cb23abe8">12314</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTB_S       13</span>
<a name="l12315"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b641c317aff344efddd71458d557412">12315</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTA_S       5</span>
<a name="l12316"></a>12316 <span class="preprocessor"></span>
<a name="l12317"></a>12317 <span class="comment">//*****************************************************************************</span>
<a name="l12318"></a>12318 <span class="comment">//</span>
<a name="l12319"></a>12319 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI33 register.</span>
<a name="l12320"></a>12320 <span class="comment">//</span>
<a name="l12321"></a>12321 <span class="comment">//*****************************************************************************</span>
<a name="l12322"></a><a class="code" href="tm4c123gh6pm_8h.html#af59154fa920d8c4a3570b9842c6728f9">12322</a> <span class="preprocessor">#define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span>
<a name="l12323"></a>12323 <span class="preprocessor"></span>                                            <span class="comment">// [4n+3]</span>
<a name="l12324"></a><a class="code" href="tm4c123gh6pm_8h.html#ae910102ce03374121cefda95ff015174">12324</a> <span class="preprocessor">#define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span>
<a name="l12325"></a>12325 <span class="preprocessor"></span>                                            <span class="comment">// [4n+2]</span>
<a name="l12326"></a><a class="code" href="tm4c123gh6pm_8h.html#a52d3990927207ba0f5455ba0d8d19895">12326</a> <span class="preprocessor">#define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span>
<a name="l12327"></a>12327 <span class="preprocessor"></span>                                            <span class="comment">// [4n+1]</span>
<a name="l12328"></a><a class="code" href="tm4c123gh6pm_8h.html#ac6472befbdf7a852de8e2abb6fa36095">12328</a> <span class="preprocessor">#define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span>
<a name="l12329"></a>12329 <span class="preprocessor"></span>                                            <span class="comment">// [4n]</span>
<a name="l12330"></a><a class="code" href="tm4c123gh6pm_8h.html#ad4a147d7570871af4df39680e6e6e62b">12330</a> <span class="preprocessor">#define NVIC_PRI33_INTD_S       29</span>
<a name="l12331"></a><a class="code" href="tm4c123gh6pm_8h.html#a24ad29a0bc0468078f4e17f76b834358">12331</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_INTC_S       21</span>
<a name="l12332"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f2987f28d84662fc9bb789732845174">12332</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_INTB_S       13</span>
<a name="l12333"></a><a class="code" href="tm4c123gh6pm_8h.html#a9c1942712f3defe72f559e9acc804e69">12333</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_INTA_S       5</span>
<a name="l12334"></a>12334 <span class="preprocessor"></span>
<a name="l12335"></a>12335 <span class="comment">//*****************************************************************************</span>
<a name="l12336"></a>12336 <span class="comment">//</span>
<a name="l12337"></a>12337 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI34 register.</span>
<a name="l12338"></a>12338 <span class="comment">//</span>
<a name="l12339"></a>12339 <span class="comment">//*****************************************************************************</span>
<a name="l12340"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1247c0794bb702bfae1f1a703e2c050">12340</a> <span class="preprocessor">#define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span>
<a name="l12341"></a>12341 <span class="preprocessor"></span>                                            <span class="comment">// [4n+3]</span>
<a name="l12342"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ac30077e29ca80e9733f91481da936c">12342</a> <span class="preprocessor">#define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span>
<a name="l12343"></a>12343 <span class="preprocessor"></span>                                            <span class="comment">// [4n+2]</span>
<a name="l12344"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b8d1914c2d609c2f9a92f39f6091b98">12344</a> <span class="preprocessor">#define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span>
<a name="l12345"></a>12345 <span class="preprocessor"></span>                                            <span class="comment">// [4n+1]</span>
<a name="l12346"></a><a class="code" href="tm4c123gh6pm_8h.html#acac3083f1f2fe17e81b022f7c3d64b88">12346</a> <span class="preprocessor">#define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span>
<a name="l12347"></a>12347 <span class="preprocessor"></span>                                            <span class="comment">// [4n]</span>
<a name="l12348"></a><a class="code" href="tm4c123gh6pm_8h.html#a88fce570d1b67226545cb39e57fed77e">12348</a> <span class="preprocessor">#define NVIC_PRI34_INTD_S       29</span>
<a name="l12349"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f003bebe0cc8657e545d31400d52861">12349</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_INTC_S       21</span>
<a name="l12350"></a><a class="code" href="tm4c123gh6pm_8h.html#ad150410ab455797dff8bcb538bfda6d7">12350</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_INTB_S       13</span>
<a name="l12351"></a><a class="code" href="tm4c123gh6pm_8h.html#a0058a7b98b03b7dcf5e7c3a65c1423c3">12351</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_INTA_S       5</span>
<a name="l12352"></a>12352 <span class="preprocessor"></span>
<a name="l12353"></a>12353 <span class="comment">//*****************************************************************************</span>
<a name="l12354"></a>12354 <span class="comment">//</span>
<a name="l12355"></a>12355 <span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span>
<a name="l12356"></a>12356 <span class="comment">//</span>
<a name="l12357"></a>12357 <span class="comment">//*****************************************************************************</span>
<a name="l12358"></a><a class="code" href="tm4c123gh6pm_8h.html#ae0c9771bddef6b1f591f4067b3d62829">12358</a> <span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code</span>
<a name="l12359"></a><a class="code" href="tm4c123gh6pm_8h.html#a22515969f50e96dd559660bf31092a02">12359</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM</span>
<a name="l12360"></a><a class="code" href="tm4c123gh6pm_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">12360</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number</span>
<a name="l12361"></a><a class="code" href="tm4c123gh6pm_8h.html#a6cfdbf49b11b0ad7f11673740bc543e2">12361</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  // Constant</span>
<a name="l12362"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e71d342b341c13ed8a1d24bd8953072">12362</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number</span>
<a name="l12363"></a><a class="code" href="tm4c123gh6pm_8h.html#a450d4a27a3f084d1676e45e6b41dea06">12363</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor</span>
<a name="l12364"></a><a class="code" href="tm4c123gh6pm_8h.html#a324d9920a87f42110622f27719887214">12364</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number</span>
<a name="l12365"></a>12365 <span class="preprocessor"></span>
<a name="l12366"></a>12366 <span class="comment">//*****************************************************************************</span>
<a name="l12367"></a>12367 <span class="comment">//</span>
<a name="l12368"></a>12368 <span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span>
<a name="l12369"></a>12369 <span class="comment">//</span>
<a name="l12370"></a>12370 <span class="comment">//*****************************************************************************</span>
<a name="l12371"></a><a class="code" href="tm4c123gh6pm_8h.html#aea4f67673295ceba8609abe489788bef">12371</a> <span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending</span>
<a name="l12372"></a><a class="code" href="tm4c123gh6pm_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">12372</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending</span>
<a name="l12373"></a><a class="code" href="tm4c123gh6pm_8h.html#a3482a7e3189d5c4d133935045c9a9150">12373</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending</span>
<a name="l12374"></a><a class="code" href="tm4c123gh6pm_8h.html#a0c3615140497bf7fd853e4d16be4abe1">12374</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending</span>
<a name="l12375"></a><a class="code" href="tm4c123gh6pm_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">12375</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending</span>
<a name="l12376"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cafbddb04b7e16060f80034819da1b9">12376</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling</span>
<a name="l12377"></a><a class="code" href="tm4c123gh6pm_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">12377</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending</span>
<a name="l12378"></a><a class="code" href="tm4c123gh6pm_8h.html#a9331a9d03b8b4ed598d012162b0286ef">12378</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number</span>
<a name="l12379"></a><a class="code" href="tm4c123gh6pm_8h.html#a796467f7c1843b2557881196027728b8">12379</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI                                             \</span>
<a name="l12380"></a>12380 <span class="preprocessor">                                0x00002000  // NMI</span>
<a name="l12381"></a><a class="code" href="tm4c123gh6pm_8h.html#abb23557942d879eb1cb0f0fe14905d30">12381</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD                                            \</span>
<a name="l12382"></a>12382 <span class="preprocessor">                                0x00003000  // Hard fault</span>
<a name="l12383"></a><a class="code" href="tm4c123gh6pm_8h.html#aeed718342a1ad1eb712a2756885abf38">12383</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM                                             \</span>
<a name="l12384"></a>12384 <span class="preprocessor">                                0x00004000  // Memory management fault</span>
<a name="l12385"></a><a class="code" href="tm4c123gh6pm_8h.html#a34fee4d0da8221483d534ae11ba4c1ff">12385</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS                                             \</span>
<a name="l12386"></a>12386 <span class="preprocessor">                                0x00005000  // Bus fault</span>
<a name="l12387"></a><a class="code" href="tm4c123gh6pm_8h.html#a3a38953202fab18e373ae6db2a93e88b">12387</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG                                             \</span>
<a name="l12388"></a>12388 <span class="preprocessor">                                0x00006000  // Usage fault</span>
<a name="l12389"></a><a class="code" href="tm4c123gh6pm_8h.html#ad08505932260d8f4ff1b4d59e48815f2">12389</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC                                             \</span>
<a name="l12390"></a>12390 <span class="preprocessor">                                0x0000B000  // SVCall</span>
<a name="l12391"></a><a class="code" href="tm4c123gh6pm_8h.html#a6903a8af99fe1beb48d32f11b1f3a998">12391</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                           \</span>
<a name="l12392"></a>12392 <span class="preprocessor">                                0x0000E000  // PendSV</span>
<a name="l12393"></a><a class="code" href="tm4c123gh6pm_8h.html#a0b6cccade7b93f34abd4cd0a2d1c7dba">12393</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK                                            \</span>
<a name="l12394"></a>12394 <span class="preprocessor">                                0x0000F000  // SysTick</span>
<a name="l12395"></a><a class="code" href="tm4c123gh6pm_8h.html#a510e76288d6bc0ed64ad371b82b45090">12395</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base</span>
<a name="l12396"></a><a class="code" href="tm4c123gh6pm_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">12396</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number</span>
<a name="l12397"></a><a class="code" href="tm4c123gh6pm_8h.html#ae6719482b0c5085d545ca978558fbee4">12397</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span>
<a name="l12398"></a>12398 <span class="preprocessor"></span>
<a name="l12399"></a>12399 <span class="comment">//*****************************************************************************</span>
<a name="l12400"></a>12400 <span class="comment">//</span>
<a name="l12401"></a>12401 <span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span>
<a name="l12402"></a>12402 <span class="comment">//</span>
<a name="l12403"></a>12403 <span class="comment">//*****************************************************************************</span>
<a name="l12404"></a><a class="code" href="tm4c123gh6pm_8h.html#aa19b56d6b03656c907687a7aef4e35d1">12404</a> <span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0xFFFFFC00  // Vector Table Offset</span>
<a name="l12405"></a><a class="code" href="tm4c123gh6pm_8h.html#abfced2f5369b0f99addb86cc423ec07a">12405</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span>
<a name="l12406"></a>12406 <span class="preprocessor"></span>
<a name="l12407"></a>12407 <span class="comment">//*****************************************************************************</span>
<a name="l12408"></a>12408 <span class="comment">//</span>
<a name="l12409"></a>12409 <span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span>
<a name="l12410"></a>12410 <span class="comment">//</span>
<a name="l12411"></a>12411 <span class="comment">//*****************************************************************************</span>
<a name="l12412"></a><a class="code" href="tm4c123gh6pm_8h.html#abdb75ec984c195e6492fbfbd981a301a">12412</a> <span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key</span>
<a name="l12413"></a><a class="code" href="tm4c123gh6pm_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">12413</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key</span>
<a name="l12414"></a><a class="code" href="tm4c123gh6pm_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">12414</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess</span>
<a name="l12415"></a><a class="code" href="tm4c123gh6pm_8h.html#a4970dfbcacaf8173985203c951f60288">12415</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping</span>
<a name="l12416"></a><a class="code" href="tm4c123gh6pm_8h.html#a4c20cdb00d945cf299cc9b2270375842">12416</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split</span>
<a name="l12417"></a><a class="code" href="tm4c123gh6pm_8h.html#aba37a765e27b29821a86167fc75c4e22">12417</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split</span>
<a name="l12418"></a><a class="code" href="tm4c123gh6pm_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">12418</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split</span>
<a name="l12419"></a><a class="code" href="tm4c123gh6pm_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">12419</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split</span>
<a name="l12420"></a><a class="code" href="tm4c123gh6pm_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">12420</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split</span>
<a name="l12421"></a><a class="code" href="tm4c123gh6pm_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">12421</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split</span>
<a name="l12422"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa94b5815f224b94855ebca859b0de03">12422</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split</span>
<a name="l12423"></a><a class="code" href="tm4c123gh6pm_8h.html#ac116f6b231fe210300c947bb9c271427">12423</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split</span>
<a name="l12424"></a><a class="code" href="tm4c123gh6pm_8h.html#a2622822940e2c6c4783085c6b4717213">12424</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request</span>
<a name="l12425"></a><a class="code" href="tm4c123gh6pm_8h.html#a3464fffea8cddea997bdc6429d75bd34">12425</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault</span>
<a name="l12426"></a><a class="code" href="tm4c123gh6pm_8h.html#ad41044daf3d4f4ea45a223754f309d2c">12426</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset</span>
<a name="l12427"></a>12427 <span class="preprocessor"></span>
<a name="l12428"></a>12428 <span class="comment">//*****************************************************************************</span>
<a name="l12429"></a>12429 <span class="comment">//</span>
<a name="l12430"></a>12430 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span>
<a name="l12431"></a>12431 <span class="comment">//</span>
<a name="l12432"></a>12432 <span class="comment">//*****************************************************************************</span>
<a name="l12433"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">12433</a> <span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending</span>
<a name="l12434"></a><a class="code" href="tm4c123gh6pm_8h.html#a903c1896b1acfbe0738b762c985dc62a">12434</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable</span>
<a name="l12435"></a><a class="code" href="tm4c123gh6pm_8h.html#ac97f97481257b5dd597399fdec81f0e6">12435</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit</span>
<a name="l12436"></a>12436 <span class="preprocessor"></span>
<a name="l12437"></a>12437 <span class="comment">//*****************************************************************************</span>
<a name="l12438"></a>12438 <span class="comment">//</span>
<a name="l12439"></a>12439 <span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span>
<a name="l12440"></a>12440 <span class="comment">//</span>
<a name="l12441"></a>12441 <span class="comment">//*****************************************************************************</span>
<a name="l12442"></a><a class="code" href="tm4c123gh6pm_8h.html#ab32e0c534c4481591dda1fb003b6c2f5">12442</a> <span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception</span>
<a name="l12443"></a>12443 <span class="preprocessor"></span>                                            <span class="comment">// Entry</span>
<a name="l12444"></a><a class="code" href="tm4c123gh6pm_8h.html#a1869b258a1afeac238e17c3798abb67e">12444</a> <span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and</span>
<a name="l12445"></a>12445 <span class="preprocessor"></span>                                            <span class="comment">// Fault</span>
<a name="l12446"></a><a class="code" href="tm4c123gh6pm_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">12446</a> <span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0</span>
<a name="l12447"></a><a class="code" href="tm4c123gh6pm_8h.html#a15eb9ed24f96ac326984af2a9edf5109">12447</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access</span>
<a name="l12448"></a><a class="code" href="tm4c123gh6pm_8h.html#afdc61ea8d784e01fa067f5506e7b299f">12448</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger</span>
<a name="l12449"></a><a class="code" href="tm4c123gh6pm_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">12449</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control</span>
<a name="l12450"></a>12450 <span class="preprocessor"></span>
<a name="l12451"></a>12451 <span class="comment">//*****************************************************************************</span>
<a name="l12452"></a>12452 <span class="comment">//</span>
<a name="l12453"></a>12453 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span>
<a name="l12454"></a>12454 <span class="comment">//</span>
<a name="l12455"></a>12455 <span class="comment">//*****************************************************************************</span>
<a name="l12456"></a><a class="code" href="tm4c123gh6pm_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">12456</a> <span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority</span>
<a name="l12457"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3244e34df6e7bc445697890eb456a28">12457</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority</span>
<a name="l12458"></a><a class="code" href="tm4c123gh6pm_8h.html#a331193db19210be1f15ec490e45d97fa">12458</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority</span>
<a name="l12459"></a><a class="code" href="tm4c123gh6pm_8h.html#aa62e23f37d70b4a77b2536e511943b79">12459</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span>
<a name="l12460"></a><a class="code" href="tm4c123gh6pm_8h.html#af16569882033ff712bca19d859f25631">12460</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span>
<a name="l12461"></a><a class="code" href="tm4c123gh6pm_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">12461</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span>
<a name="l12462"></a>12462 <span class="preprocessor"></span>
<a name="l12463"></a>12463 <span class="comment">//*****************************************************************************</span>
<a name="l12464"></a>12464 <span class="comment">//</span>
<a name="l12465"></a>12465 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span>
<a name="l12466"></a>12466 <span class="comment">//</span>
<a name="l12467"></a>12467 <span class="comment">//*****************************************************************************</span>
<a name="l12468"></a><a class="code" href="tm4c123gh6pm_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">12468</a> <span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority</span>
<a name="l12469"></a><a class="code" href="tm4c123gh6pm_8h.html#a7453edee24350f9ab6f02fe8d3c51164">12469</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span>
<a name="l12470"></a>12470 <span class="preprocessor"></span>
<a name="l12471"></a>12471 <span class="comment">//*****************************************************************************</span>
<a name="l12472"></a>12472 <span class="comment">//</span>
<a name="l12473"></a>12473 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span>
<a name="l12474"></a>12474 <span class="comment">//</span>
<a name="l12475"></a>12475 <span class="comment">//*****************************************************************************</span>
<a name="l12476"></a><a class="code" href="tm4c123gh6pm_8h.html#a12b94f108194f3410a4c62920740085a">12476</a> <span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority</span>
<a name="l12477"></a><a class="code" href="tm4c123gh6pm_8h.html#aa2febc5f704085c707b443817d7b5664">12477</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority</span>
<a name="l12478"></a><a class="code" href="tm4c123gh6pm_8h.html#a10c5abff98d73354e897484ec22cc912">12478</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority</span>
<a name="l12479"></a><a class="code" href="tm4c123gh6pm_8h.html#aae97b0ece905880f0faa4cd03b7e3341">12479</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span>
<a name="l12480"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">12480</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span>
<a name="l12481"></a><a class="code" href="tm4c123gh6pm_8h.html#afe4a352626d64fe88f3e090d9081b76b">12481</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span>
<a name="l12482"></a>12482 <span class="preprocessor"></span>
<a name="l12483"></a>12483 <span class="comment">//*****************************************************************************</span>
<a name="l12484"></a>12484 <span class="comment">//</span>
<a name="l12485"></a>12485 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span>
<a name="l12486"></a>12486 <span class="comment">// register.</span>
<a name="l12487"></a>12487 <span class="comment">//</span>
<a name="l12488"></a>12488 <span class="comment">//*****************************************************************************</span>
<a name="l12489"></a><a class="code" href="tm4c123gh6pm_8h.html#a4404ef076d28cc5184330ff925aed0fe">12489</a> <span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable</span>
<a name="l12490"></a><a class="code" href="tm4c123gh6pm_8h.html#ab0a76135c843e96d0a0046fc38f4b135">12490</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable</span>
<a name="l12491"></a><a class="code" href="tm4c123gh6pm_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">12491</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable</span>
<a name="l12492"></a><a class="code" href="tm4c123gh6pm_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">12492</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending</span>
<a name="l12493"></a><a class="code" href="tm4c123gh6pm_8h.html#a70ae00083776d090625a8e50be09c36a">12493</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending</span>
<a name="l12494"></a><a class="code" href="tm4c123gh6pm_8h.html#a4cce4e9dbb0f14fdd2df8bff9529849a">12494</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending</span>
<a name="l12495"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a841bd5cb026a23bf26e9241f6dc3da">12495</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP                                              \</span>
<a name="l12496"></a>12496 <span class="preprocessor">                                0x00001000  // Usage Fault Pending</span>
<a name="l12497"></a><a class="code" href="tm4c123gh6pm_8h.html#ac118b62e5c63234039699e0e3155f265">12497</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active</span>
<a name="l12498"></a><a class="code" href="tm4c123gh6pm_8h.html#a596387ccbab20d308ae147d26d8093a6">12498</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active</span>
<a name="l12499"></a><a class="code" href="tm4c123gh6pm_8h.html#a53450265364f43bba5ee7b907fd8c549">12499</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active</span>
<a name="l12500"></a><a class="code" href="tm4c123gh6pm_8h.html#af890384f38ec8e1ca520668aae77ec70">12500</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active</span>
<a name="l12501"></a><a class="code" href="tm4c123gh6pm_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">12501</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active</span>
<a name="l12502"></a><a class="code" href="tm4c123gh6pm_8h.html#a22cf67fc4b49be47cf607b193fd30b62">12502</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active</span>
<a name="l12503"></a><a class="code" href="tm4c123gh6pm_8h.html#a386f1b7f7334f3e41dc8092532e25e14">12503</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active</span>
<a name="l12504"></a>12504 <span class="preprocessor"></span>
<a name="l12505"></a>12505 <span class="comment">//*****************************************************************************</span>
<a name="l12506"></a>12506 <span class="comment">//</span>
<a name="l12507"></a>12507 <span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span>
<a name="l12508"></a>12508 <span class="comment">// register.</span>
<a name="l12509"></a>12509 <span class="comment">//</span>
<a name="l12510"></a>12510 <span class="comment">//*****************************************************************************</span>
<a name="l12511"></a><a class="code" href="tm4c123gh6pm_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">12511</a> <span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault</span>
<a name="l12512"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">12512</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault</span>
<a name="l12513"></a><a class="code" href="tm4c123gh6pm_8h.html#abbf5766e83674f476edb443ebd7ead33">12513</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault</span>
<a name="l12514"></a><a class="code" href="tm4c123gh6pm_8h.html#a22250747c5a5766d86385ce1676c1285">12514</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault</span>
<a name="l12515"></a><a class="code" href="tm4c123gh6pm_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">12515</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault</span>
<a name="l12516"></a><a class="code" href="tm4c123gh6pm_8h.html#a405094e78348e4b7ec88a99b3bc19f55">12516</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage</span>
<a name="l12517"></a>12517 <span class="preprocessor"></span>                                            <span class="comment">// Fault</span>
<a name="l12518"></a><a class="code" href="tm4c123gh6pm_8h.html#a1302553e475e14b3d48603c6d7292e4c">12518</a> <span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid</span>
<a name="l12519"></a><a class="code" href="tm4c123gh6pm_8h.html#a9171af393743dffc5c622e691506a74a">12519</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy</span>
<a name="l12520"></a>12520 <span class="preprocessor"></span>                                            <span class="comment">// State Preservation</span>
<a name="l12521"></a><a class="code" href="tm4c123gh6pm_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">12521</a> <span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault</span>
<a name="l12522"></a><a class="code" href="tm4c123gh6pm_8h.html#afce4986b60f095e667333c2361187758">12522</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault</span>
<a name="l12523"></a><a class="code" href="tm4c123gh6pm_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">12523</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error</span>
<a name="l12524"></a><a class="code" href="tm4c123gh6pm_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">12524</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error</span>
<a name="l12525"></a><a class="code" href="tm4c123gh6pm_8h.html#ae446b1a12ea885907d4290302abb5deb">12525</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error</span>
<a name="l12526"></a><a class="code" href="tm4c123gh6pm_8h.html#a60ce559247c2c9409627ef57356f47a6">12526</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address</span>
<a name="l12527"></a>12527 <span class="preprocessor"></span>                                            <span class="comment">// Register Valid</span>
<a name="l12528"></a><a class="code" href="tm4c123gh6pm_8h.html#a4bbd8750b9f55d962657122d716aa5ee">12528</a> <span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on</span>
<a name="l12529"></a>12529 <span class="preprocessor"></span>                                            <span class="comment">// Floating-Point Lazy State</span>
<a name="l12530"></a>12530                                             <span class="comment">// Preservation</span>
<a name="l12531"></a><a class="code" href="tm4c123gh6pm_8h.html#aa844c4a34883625c80d65901739fb60e">12531</a> <span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation</span>
<a name="l12532"></a><a class="code" href="tm4c123gh6pm_8h.html#a926440c3d39165000195fe4695009858">12532</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation</span>
<a name="l12533"></a><a class="code" href="tm4c123gh6pm_8h.html#aee961d01ba76845940ede97f6f898fa0">12533</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation</span>
<a name="l12534"></a><a class="code" href="tm4c123gh6pm_8h.html#a791396e2c842ac801e9f1acd257180a1">12534</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation</span>
<a name="l12535"></a>12535 <span class="preprocessor"></span>
<a name="l12536"></a>12536 <span class="comment">//*****************************************************************************</span>
<a name="l12537"></a>12537 <span class="comment">//</span>
<a name="l12538"></a>12538 <span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span>
<a name="l12539"></a>12539 <span class="comment">// register.</span>
<a name="l12540"></a>12540 <span class="comment">//</span>
<a name="l12541"></a>12541 <span class="comment">//*****************************************************************************</span>
<a name="l12542"></a><a class="code" href="tm4c123gh6pm_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">12542</a> <span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event</span>
<a name="l12543"></a><a class="code" href="tm4c123gh6pm_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">12543</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault</span>
<a name="l12544"></a><a class="code" href="tm4c123gh6pm_8h.html#ac576e2793abfb109bab98609e9491aa1">12544</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault</span>
<a name="l12545"></a>12545 <span class="preprocessor"></span>
<a name="l12546"></a>12546 <span class="comment">//*****************************************************************************</span>
<a name="l12547"></a>12547 <span class="comment">//</span>
<a name="l12548"></a>12548 <span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span>
<a name="l12549"></a>12549 <span class="comment">// register.</span>
<a name="l12550"></a>12550 <span class="comment">//</span>
<a name="l12551"></a>12551 <span class="comment">//*****************************************************************************</span>
<a name="l12552"></a><a class="code" href="tm4c123gh6pm_8h.html#a93f826da80120f07618b34762ee8452a">12552</a> <span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted</span>
<a name="l12553"></a><a class="code" href="tm4c123gh6pm_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">12553</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch</span>
<a name="l12554"></a><a class="code" href="tm4c123gh6pm_8h.html#a84886df51405342eece21a0478838433">12554</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match</span>
<a name="l12555"></a><a class="code" href="tm4c123gh6pm_8h.html#a10ef7f7448aece944078a34fa20100e5">12555</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction</span>
<a name="l12556"></a><a class="code" href="tm4c123gh6pm_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">12556</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request</span>
<a name="l12557"></a>12557 <span class="preprocessor"></span>
<a name="l12558"></a>12558 <span class="comment">//*****************************************************************************</span>
<a name="l12559"></a>12559 <span class="comment">//</span>
<a name="l12560"></a>12560 <span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span>
<a name="l12561"></a>12561 <span class="comment">//</span>
<a name="l12562"></a>12562 <span class="comment">//*****************************************************************************</span>
<a name="l12563"></a><a class="code" href="tm4c123gh6pm_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">12563</a> <span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address</span>
<a name="l12564"></a><a class="code" href="tm4c123gh6pm_8h.html#ae97e506a4c3a000404eba591e912292c">12564</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR_S          0</span>
<a name="l12565"></a>12565 <span class="preprocessor"></span>
<a name="l12566"></a>12566 <span class="comment">//*****************************************************************************</span>
<a name="l12567"></a>12567 <span class="comment">//</span>
<a name="l12568"></a>12568 <span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span>
<a name="l12569"></a>12569 <span class="comment">// register.</span>
<a name="l12570"></a>12570 <span class="comment">//</span>
<a name="l12571"></a>12571 <span class="comment">//*****************************************************************************</span>
<a name="l12572"></a><a class="code" href="tm4c123gh6pm_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">12572</a> <span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address</span>
<a name="l12573"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">12573</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span>
<a name="l12574"></a>12574 <span class="preprocessor"></span>
<a name="l12575"></a>12575 <span class="comment">//*****************************************************************************</span>
<a name="l12576"></a>12576 <span class="comment">//</span>
<a name="l12577"></a>12577 <span class="comment">// The following are defines for the bit fields in the NVIC_CPAC register.</span>
<a name="l12578"></a>12578 <span class="comment">//</span>
<a name="l12579"></a>12579 <span class="comment">//*****************************************************************************</span>
<a name="l12580"></a><a class="code" href="tm4c123gh6pm_8h.html#abcd859ac2e86cad778142f8db59b21f9">12580</a> <span class="preprocessor">#define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access</span>
<a name="l12581"></a>12581 <span class="preprocessor"></span>                                            <span class="comment">// Privilege</span>
<a name="l12582"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4337a78fc974a7a92a8a435eb9c9c61">12582</a> <span class="preprocessor">#define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied</span>
<a name="l12583"></a><a class="code" href="tm4c123gh6pm_8h.html#aaef0dc52f85af57ad41f70df62e5fddd">12583</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only</span>
<a name="l12584"></a><a class="code" href="tm4c123gh6pm_8h.html#af2889558ecc5566536815849f4a8ca5c">12584</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access</span>
<a name="l12585"></a><a class="code" href="tm4c123gh6pm_8h.html#ad267418db5f42f903af5229f876f909d">12585</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access</span>
<a name="l12586"></a>12586 <span class="preprocessor"></span>                                            <span class="comment">// Privilege</span>
<a name="l12587"></a><a class="code" href="tm4c123gh6pm_8h.html#a1844f032e95131316be8ed9b56c789c9">12587</a> <span class="preprocessor">#define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied</span>
<a name="l12588"></a><a class="code" href="tm4c123gh6pm_8h.html#a6c74863c6eb734e5f6bd0e07e62ecea4">12588</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only</span>
<a name="l12589"></a><a class="code" href="tm4c123gh6pm_8h.html#ae3a78e8b4d48e95b17d78c9206c63d3b">12589</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access</span>
<a name="l12590"></a>12590 <span class="preprocessor"></span>
<a name="l12591"></a>12591 <span class="comment">//*****************************************************************************</span>
<a name="l12592"></a>12592 <span class="comment">//</span>
<a name="l12593"></a>12593 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_TYPE register.</span>
<a name="l12594"></a>12594 <span class="comment">//</span>
<a name="l12595"></a>12595 <span class="comment">//*****************************************************************************</span>
<a name="l12596"></a><a class="code" href="tm4c123gh6pm_8h.html#a3506773e833b91ca7bba7042fa0dfe5c">12596</a> <span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions</span>
<a name="l12597"></a><a class="code" href="tm4c123gh6pm_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a">12597</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions</span>
<a name="l12598"></a><a class="code" href="tm4c123gh6pm_8h.html#a215bab0fc7546677996e7eca654b0658">12598</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU</span>
<a name="l12599"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf">12599</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span>
<a name="l12600"></a><a class="code" href="tm4c123gh6pm_8h.html#a68af7d0238520f4f2fe971bdc91e566b">12600</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span>
<a name="l12601"></a>12601 <span class="preprocessor"></span>
<a name="l12602"></a>12602 <span class="comment">//*****************************************************************************</span>
<a name="l12603"></a>12603 <span class="comment">//</span>
<a name="l12604"></a>12604 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_CTRL register.</span>
<a name="l12605"></a>12605 <span class="comment">//</span>
<a name="l12606"></a>12606 <span class="comment">//*****************************************************************************</span>
<a name="l12607"></a><a class="code" href="tm4c123gh6pm_8h.html#a69c4490fe60370a7c4a906e4f35817d0">12607</a> <span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region</span>
<a name="l12608"></a><a class="code" href="tm4c123gh6pm_8h.html#ad0422fa5861700d445353afbecb5d66c">12608</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults</span>
<a name="l12609"></a><a class="code" href="tm4c123gh6pm_8h.html#a22b49b0b74754a9bc96ac110f95b2f45">12609</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable</span>
<a name="l12610"></a>12610 <span class="preprocessor"></span>
<a name="l12611"></a>12611 <span class="comment">//*****************************************************************************</span>
<a name="l12612"></a>12612 <span class="comment">//</span>
<a name="l12613"></a>12613 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_NUMBER</span>
<a name="l12614"></a>12614 <span class="comment">// register.</span>
<a name="l12615"></a>12615 <span class="comment">//</span>
<a name="l12616"></a>12616 <span class="comment">//*****************************************************************************</span>
<a name="l12617"></a><a class="code" href="tm4c123gh6pm_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d">12617</a> <span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access</span>
<a name="l12618"></a><a class="code" href="tm4c123gh6pm_8h.html#a9943ff28a94bb332cabb47e01a79fa7f">12618</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span>
<a name="l12619"></a>12619 <span class="preprocessor"></span>
<a name="l12620"></a>12620 <span class="comment">//*****************************************************************************</span>
<a name="l12621"></a>12621 <span class="comment">//</span>
<a name="l12622"></a>12622 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE register.</span>
<a name="l12623"></a>12623 <span class="comment">//</span>
<a name="l12624"></a>12624 <span class="comment">//*****************************************************************************</span>
<a name="l12625"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b81d3f15160fc142808d9d136e1abe2">12625</a> <span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask</span>
<a name="l12626"></a><a class="code" href="tm4c123gh6pm_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4">12626</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid</span>
<a name="l12627"></a><a class="code" href="tm4c123gh6pm_8h.html#a184fe684102662ed4e2260e8d888a0b4">12627</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number</span>
<a name="l12628"></a><a class="code" href="tm4c123gh6pm_8h.html#a0dcdc96094e8a171955012d1955504ac">12628</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    5</span>
<a name="l12629"></a><a class="code" href="tm4c123gh6pm_8h.html#a698b0ae428668888743a4ffbdc952734">12629</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span>
<a name="l12630"></a>12630 <span class="preprocessor"></span>
<a name="l12631"></a>12631 <span class="comment">//*****************************************************************************</span>
<a name="l12632"></a>12632 <span class="comment">//</span>
<a name="l12633"></a>12633 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR register.</span>
<a name="l12634"></a>12634 <span class="comment">//</span>
<a name="l12635"></a>12635 <span class="comment">//*****************************************************************************</span>
<a name="l12636"></a><a class="code" href="tm4c123gh6pm_8h.html#a1b95c1b96b0d17b981770cdbc0d06184">12636</a> <span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable</span>
<a name="l12637"></a><a class="code" href="tm4c123gh6pm_8h.html#ae4b7e5f635c8026914ba1acde3427683">12637</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege</span>
<a name="l12638"></a><a class="code" href="tm4c123gh6pm_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9">12638</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask</span>
<a name="l12639"></a><a class="code" href="tm4c123gh6pm_8h.html#a51299e27596a801bd96d2696b50caf10">12639</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable</span>
<a name="l12640"></a><a class="code" href="tm4c123gh6pm_8h.html#a538036f9c4394e8538313e68dd00fffd">12640</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable</span>
<a name="l12641"></a><a class="code" href="tm4c123gh6pm_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2">12641</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable</span>
<a name="l12642"></a><a class="code" href="tm4c123gh6pm_8h.html#a60eb747a8cc6f2539018e0340e09ae5a">12642</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits</span>
<a name="l12643"></a><a class="code" href="tm4c123gh6pm_8h.html#a3b344bf97566e487ec79dd8215df3c09">12643</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask</span>
<a name="l12644"></a><a class="code" href="tm4c123gh6pm_8h.html#aeda7a9221dedae07f1b41a94e5db8d76">12644</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable</span>
<a name="l12645"></a>12645 <span class="preprocessor"></span>
<a name="l12646"></a>12646 <span class="comment">//*****************************************************************************</span>
<a name="l12647"></a>12647 <span class="comment">//</span>
<a name="l12648"></a>12648 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.</span>
<a name="l12649"></a>12649 <span class="comment">//</span>
<a name="l12650"></a>12650 <span class="comment">//*****************************************************************************</span>
<a name="l12651"></a><a class="code" href="tm4c123gh6pm_8h.html#a43ced3932ffacf784f33a93f182cbebb">12651</a> <span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask</span>
<a name="l12652"></a><a class="code" href="tm4c123gh6pm_8h.html#a7870cb658ddb29b5e01ca687d8893686">12652</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid</span>
<a name="l12653"></a><a class="code" href="tm4c123gh6pm_8h.html#ad42af1f25f8d453901e99857f7ab6a08">12653</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number</span>
<a name="l12654"></a><a class="code" href="tm4c123gh6pm_8h.html#a7cd4fc23ab27e4b10faa9e50c3d802dc">12654</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_S   5</span>
<a name="l12655"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa03f8fc013706335151f87d3a0ac134">12655</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_REGION_S 0</span>
<a name="l12656"></a>12656 <span class="preprocessor"></span>
<a name="l12657"></a>12657 <span class="comment">//*****************************************************************************</span>
<a name="l12658"></a>12658 <span class="comment">//</span>
<a name="l12659"></a>12659 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.</span>
<a name="l12660"></a>12660 <span class="comment">//</span>
<a name="l12661"></a>12661 <span class="comment">//*****************************************************************************</span>
<a name="l12662"></a><a class="code" href="tm4c123gh6pm_8h.html#a29f4683cb9fcd3f5a46f683a71dcba02">12662</a> <span class="preprocessor">#define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable</span>
<a name="l12663"></a><a class="code" href="tm4c123gh6pm_8h.html#a7072e28c19fa336d1bb17132d0bff7c7">12663</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege</span>
<a name="l12664"></a><a class="code" href="tm4c123gh6pm_8h.html#a7b72e2b908fe0960c68a280ebbdffd32">12664</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask</span>
<a name="l12665"></a><a class="code" href="tm4c123gh6pm_8h.html#ac68287e2d6d09c5b5d62da878fd83206">12665</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SHAREABLE                                              \</span>
<a name="l12666"></a>12666 <span class="preprocessor">                                0x00040000  // Shareable</span>
<a name="l12667"></a><a class="code" href="tm4c123gh6pm_8h.html#aaa8f4f96178cf44e634e6326f3dad741">12667</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_CACHEABLE                                              \</span>
<a name="l12668"></a>12668 <span class="preprocessor">                                0x00020000  // Cacheable</span>
<a name="l12669"></a><a class="code" href="tm4c123gh6pm_8h.html#a4e3f30d0b230690339035526ff704e85">12669</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_BUFFRABLE                                              \</span>
<a name="l12670"></a>12670 <span class="preprocessor">                                0x00010000  // Bufferable</span>
<a name="l12671"></a><a class="code" href="tm4c123gh6pm_8h.html#a04dcd94c3b5631a44851a0f6e65002a7">12671</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits</span>
<a name="l12672"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ff870ff37dd559668f383a1ce53adc8">12672</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask</span>
<a name="l12673"></a><a class="code" href="tm4c123gh6pm_8h.html#a65c0f6fd50f8ee9106e758d8d0b86595">12673</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable</span>
<a name="l12674"></a>12674 <span class="preprocessor"></span>
<a name="l12675"></a>12675 <span class="comment">//*****************************************************************************</span>
<a name="l12676"></a>12676 <span class="comment">//</span>
<a name="l12677"></a>12677 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.</span>
<a name="l12678"></a>12678 <span class="comment">//</span>
<a name="l12679"></a>12679 <span class="comment">//*****************************************************************************</span>
<a name="l12680"></a><a class="code" href="tm4c123gh6pm_8h.html#acba95fe8d6bf82f39b99e017246b3dae">12680</a> <span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask</span>
<a name="l12681"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d134baacbb39af311a88881d3a2cd72">12681</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid</span>
<a name="l12682"></a><a class="code" href="tm4c123gh6pm_8h.html#a601c0cca0f8c7747e377a9dd6893375b">12682</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number</span>
<a name="l12683"></a><a class="code" href="tm4c123gh6pm_8h.html#a33f894b48f48e7c30ee31362bc12d8c9">12683</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_S   5</span>
<a name="l12684"></a><a class="code" href="tm4c123gh6pm_8h.html#af63a4f0aeaa6ad1e3e6a1c1152a26830">12684</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_REGION_S 0</span>
<a name="l12685"></a>12685 <span class="preprocessor"></span>
<a name="l12686"></a>12686 <span class="comment">//*****************************************************************************</span>
<a name="l12687"></a>12687 <span class="comment">//</span>
<a name="l12688"></a>12688 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.</span>
<a name="l12689"></a>12689 <span class="comment">//</span>
<a name="l12690"></a>12690 <span class="comment">//*****************************************************************************</span>
<a name="l12691"></a><a class="code" href="tm4c123gh6pm_8h.html#abf2734d028511db91b139f31c0ac1cc9">12691</a> <span class="preprocessor">#define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable</span>
<a name="l12692"></a><a class="code" href="tm4c123gh6pm_8h.html#a1ec5b4ab16369d31796f8858ac51df50">12692</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege</span>
<a name="l12693"></a><a class="code" href="tm4c123gh6pm_8h.html#a6d8a4af2b9d958c6048278fc65635fdf">12693</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask</span>
<a name="l12694"></a><a class="code" href="tm4c123gh6pm_8h.html#a3f1fca4b87fd28eca5bb218486f7c20c">12694</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SHAREABLE                                              \</span>
<a name="l12695"></a>12695 <span class="preprocessor">                                0x00040000  // Shareable</span>
<a name="l12696"></a><a class="code" href="tm4c123gh6pm_8h.html#accde39d4df78eee215ecfd31f0915a06">12696</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_CACHEABLE                                              \</span>
<a name="l12697"></a>12697 <span class="preprocessor">                                0x00020000  // Cacheable</span>
<a name="l12698"></a><a class="code" href="tm4c123gh6pm_8h.html#aaf3b2b436f156db870193537cb156d56">12698</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_BUFFRABLE                                              \</span>
<a name="l12699"></a>12699 <span class="preprocessor">                                0x00010000  // Bufferable</span>
<a name="l12700"></a><a class="code" href="tm4c123gh6pm_8h.html#abc84361c51526b645302b0e614b8748c">12700</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits</span>
<a name="l12701"></a><a class="code" href="tm4c123gh6pm_8h.html#a35186d475ec634fbe6d0bd67840ea160">12701</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask</span>
<a name="l12702"></a><a class="code" href="tm4c123gh6pm_8h.html#ae70e63e1db7e033e431a636d46017e96">12702</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable</span>
<a name="l12703"></a>12703 <span class="preprocessor"></span>
<a name="l12704"></a>12704 <span class="comment">//*****************************************************************************</span>
<a name="l12705"></a>12705 <span class="comment">//</span>
<a name="l12706"></a>12706 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.</span>
<a name="l12707"></a>12707 <span class="comment">//</span>
<a name="l12708"></a>12708 <span class="comment">//*****************************************************************************</span>
<a name="l12709"></a><a class="code" href="tm4c123gh6pm_8h.html#af89d2223118d0fac6ab77fd2968ed85f">12709</a> <span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask</span>
<a name="l12710"></a><a class="code" href="tm4c123gh6pm_8h.html#aee49720701deacb73074fed3fea588d0">12710</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid</span>
<a name="l12711"></a><a class="code" href="tm4c123gh6pm_8h.html#a0be17d582c6a10af0041de9a7f5d84e6">12711</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number</span>
<a name="l12712"></a><a class="code" href="tm4c123gh6pm_8h.html#a9834708490d4c969d64fdbd093176cff">12712</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_S   5</span>
<a name="l12713"></a><a class="code" href="tm4c123gh6pm_8h.html#a4b50590d57175359a1f166d194d0707e">12713</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_REGION_S 0</span>
<a name="l12714"></a>12714 <span class="preprocessor"></span>
<a name="l12715"></a>12715 <span class="comment">//*****************************************************************************</span>
<a name="l12716"></a>12716 <span class="comment">//</span>
<a name="l12717"></a>12717 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.</span>
<a name="l12718"></a>12718 <span class="comment">//</span>
<a name="l12719"></a>12719 <span class="comment">//*****************************************************************************</span>
<a name="l12720"></a><a class="code" href="tm4c123gh6pm_8h.html#a3c8ae1006388b81876570e5019fb53c7">12720</a> <span class="preprocessor">#define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable</span>
<a name="l12721"></a><a class="code" href="tm4c123gh6pm_8h.html#af9a5c0c48528b56dd8137eb1b86c7aee">12721</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege</span>
<a name="l12722"></a><a class="code" href="tm4c123gh6pm_8h.html#a7ab0a8f9676ecdab81ec7e6de45d91ed">12722</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask</span>
<a name="l12723"></a><a class="code" href="tm4c123gh6pm_8h.html#aef284e63d8717b1e4529328c1b83f1b6">12723</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SHAREABLE                                              \</span>
<a name="l12724"></a>12724 <span class="preprocessor">                                0x00040000  // Shareable</span>
<a name="l12725"></a><a class="code" href="tm4c123gh6pm_8h.html#aeac9a463c85364f08f35e588dc827d6f">12725</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_CACHEABLE                                              \</span>
<a name="l12726"></a>12726 <span class="preprocessor">                                0x00020000  // Cacheable</span>
<a name="l12727"></a><a class="code" href="tm4c123gh6pm_8h.html#aae9cd68499c3e3a36a35868caa1ff057">12727</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_BUFFRABLE                                              \</span>
<a name="l12728"></a>12728 <span class="preprocessor">                                0x00010000  // Bufferable</span>
<a name="l12729"></a><a class="code" href="tm4c123gh6pm_8h.html#a23f7a294f288d903d288b135906e9359">12729</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits</span>
<a name="l12730"></a><a class="code" href="tm4c123gh6pm_8h.html#ad233d82f2708cacbbb9795c61b1fc8e8">12730</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask</span>
<a name="l12731"></a><a class="code" href="tm4c123gh6pm_8h.html#ac242ad42416493eee2441185fef6f47c">12731</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable</span>
<a name="l12732"></a>12732 <span class="preprocessor"></span>
<a name="l12733"></a>12733 <span class="comment">//*****************************************************************************</span>
<a name="l12734"></a>12734 <span class="comment">//</span>
<a name="l12735"></a>12735 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span>
<a name="l12736"></a>12736 <span class="comment">//</span>
<a name="l12737"></a>12737 <span class="comment">//*****************************************************************************</span>
<a name="l12738"></a><a class="code" href="tm4c123gh6pm_8h.html#a68296dafc8d10affd3c6e588f696f86d">12738</a> <span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask</span>
<a name="l12739"></a><a class="code" href="tm4c123gh6pm_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">12739</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key</span>
<a name="l12740"></a><a class="code" href="tm4c123gh6pm_8h.html#a04815c31005662fe2819c1f6a8ba27d1">12740</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST                                              \</span>
<a name="l12741"></a>12741 <span class="preprocessor">                                0x02000000  // Core has reset since last read</span>
<a name="l12742"></a><a class="code" href="tm4c123gh6pm_8h.html#a43f6f9a141f548044d9181ea4c47314f">12742</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST                                             \</span>
<a name="l12743"></a>12743 <span class="preprocessor">                                0x01000000  // Core has executed insruction</span>
<a name="l12744"></a>12744 <span class="preprocessor"></span>                                            <span class="comment">// since last read</span>
<a name="l12745"></a><a class="code" href="tm4c123gh6pm_8h.html#a2f1360c10985414a24a3e46e219fbb03">12745</a> <span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up</span>
<a name="l12746"></a><a class="code" href="tm4c123gh6pm_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">12746</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping</span>
<a name="l12747"></a><a class="code" href="tm4c123gh6pm_8h.html#ab819524d6bd02293be7c2bb5b959727a">12747</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt</span>
<a name="l12748"></a><a class="code" href="tm4c123gh6pm_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">12748</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available</span>
<a name="l12749"></a><a class="code" href="tm4c123gh6pm_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">12749</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL                                             \</span>
<a name="l12750"></a>12750 <span class="preprocessor">                                0x00000020  // Breaks a stalled load/store</span>
<a name="l12751"></a><a class="code" href="tm4c123gh6pm_8h.html#af0f524f902e00e2eec94eb7340d1a075">12751</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping</span>
<a name="l12752"></a><a class="code" href="tm4c123gh6pm_8h.html#ae2a2710a24817515263cdc4c5646cc78">12752</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core</span>
<a name="l12753"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7323bdeddc13f4147467395181c61f0">12753</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core</span>
<a name="l12754"></a><a class="code" href="tm4c123gh6pm_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">12754</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug</span>
<a name="l12755"></a>12755 <span class="preprocessor"></span>
<a name="l12756"></a>12756 <span class="comment">//*****************************************************************************</span>
<a name="l12757"></a>12757 <span class="comment">//</span>
<a name="l12758"></a>12758 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span>
<a name="l12759"></a>12759 <span class="comment">//</span>
<a name="l12760"></a>12760 <span class="comment">//*****************************************************************************</span>
<a name="l12761"></a><a class="code" href="tm4c123gh6pm_8h.html#a4363f1b140a394d4546d87362b35184a">12761</a> <span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read</span>
<a name="l12762"></a><a class="code" href="tm4c123gh6pm_8h.html#a25010782401aab47a2474c99f2ea8673">12762</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register</span>
<a name="l12763"></a><a class="code" href="tm4c123gh6pm_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">12763</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0</span>
<a name="l12764"></a><a class="code" href="tm4c123gh6pm_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">12764</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1</span>
<a name="l12765"></a><a class="code" href="tm4c123gh6pm_8h.html#af06d0ea539ab300ffa668a4fd172309e">12765</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2</span>
<a name="l12766"></a><a class="code" href="tm4c123gh6pm_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">12766</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3</span>
<a name="l12767"></a><a class="code" href="tm4c123gh6pm_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">12767</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4</span>
<a name="l12768"></a><a class="code" href="tm4c123gh6pm_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">12768</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5</span>
<a name="l12769"></a><a class="code" href="tm4c123gh6pm_8h.html#a6ee33902166d49c898ec83bf81336163">12769</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6</span>
<a name="l12770"></a><a class="code" href="tm4c123gh6pm_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">12770</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7</span>
<a name="l12771"></a><a class="code" href="tm4c123gh6pm_8h.html#a5e396ebcbd71892549bce816caf87c19">12771</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8</span>
<a name="l12772"></a><a class="code" href="tm4c123gh6pm_8h.html#ae9cca789967314c66aef84e7a0e70dbe">12772</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9</span>
<a name="l12773"></a><a class="code" href="tm4c123gh6pm_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">12773</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10</span>
<a name="l12774"></a><a class="code" href="tm4c123gh6pm_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">12774</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11</span>
<a name="l12775"></a><a class="code" href="tm4c123gh6pm_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">12775</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12</span>
<a name="l12776"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">12776</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13</span>
<a name="l12777"></a><a class="code" href="tm4c123gh6pm_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">12777</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14</span>
<a name="l12778"></a><a class="code" href="tm4c123gh6pm_8h.html#a27d827589e847679e6826a0d94e0db04">12778</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15</span>
<a name="l12779"></a><a class="code" href="tm4c123gh6pm_8h.html#a168f663bfbdea55098aa87b939c58efa">12779</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register</span>
<a name="l12780"></a><a class="code" href="tm4c123gh6pm_8h.html#ad727a0344f2d55b102e6b9b38da91f50">12780</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP</span>
<a name="l12781"></a><a class="code" href="tm4c123gh6pm_8h.html#ac5755dacfce4b36503224958efdcb962">12781</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP</span>
<a name="l12782"></a><a class="code" href="tm4c123gh6pm_8h.html#ac9609aae9e21381fc11b2724a45ef795">12782</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP</span>
<a name="l12783"></a><a class="code" href="tm4c123gh6pm_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">12783</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask</span>
<a name="l12784"></a>12784 <span class="preprocessor"></span>
<a name="l12785"></a>12785 <span class="comment">//*****************************************************************************</span>
<a name="l12786"></a>12786 <span class="comment">//</span>
<a name="l12787"></a>12787 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span>
<a name="l12788"></a>12788 <span class="comment">//</span>
<a name="l12789"></a>12789 <span class="comment">//*****************************************************************************</span>
<a name="l12790"></a><a class="code" href="tm4c123gh6pm_8h.html#a6e4738712ea442101639a01d747ea507">12790</a> <span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache</span>
<a name="l12791"></a><a class="code" href="tm4c123gh6pm_8h.html#a279868e1852f9eb9495a2f77069e8476">12791</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA_S         0</span>
<a name="l12792"></a>12792 <span class="preprocessor"></span>
<a name="l12793"></a>12793 <span class="comment">//*****************************************************************************</span>
<a name="l12794"></a>12794 <span class="comment">//</span>
<a name="l12795"></a>12795 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span>
<a name="l12796"></a>12796 <span class="comment">//</span>
<a name="l12797"></a>12797 <span class="comment">//*****************************************************************************</span>
<a name="l12798"></a><a class="code" href="tm4c123gh6pm_8h.html#a0ca3971456db78338e5ec4a016fb3d7d">12798</a> <span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault</span>
<a name="l12799"></a><a class="code" href="tm4c123gh6pm_8h.html#af8cae2b8bd8ecf494e5936a0d5282882">12799</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors</span>
<a name="l12800"></a><a class="code" href="tm4c123gh6pm_8h.html#ad356c275a10a10f48addefd3deedb467">12800</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error</span>
<a name="l12801"></a><a class="code" href="tm4c123gh6pm_8h.html#a1f5482a1c39293c456220007e2f84548">12801</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state</span>
<a name="l12802"></a><a class="code" href="tm4c123gh6pm_8h.html#a2ca97da8b4964ec35f159f0796e3a42c">12802</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check</span>
<a name="l12803"></a><a class="code" href="tm4c123gh6pm_8h.html#a67a25fad3318cec5e95698759837d0a8">12803</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error</span>
<a name="l12804"></a><a class="code" href="tm4c123gh6pm_8h.html#a762f7d796550d52054f6527de2e57c01">12804</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault</span>
<a name="l12805"></a><a class="code" href="tm4c123gh6pm_8h.html#a8ded69b901d927ff3dac8863a190fe21">12805</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status</span>
<a name="l12806"></a><a class="code" href="tm4c123gh6pm_8h.html#a2a9437627040bc316ee111994c766de7">12806</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset</span>
<a name="l12807"></a><a class="code" href="tm4c123gh6pm_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81">12807</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending</span>
<a name="l12808"></a><a class="code" href="tm4c123gh6pm_8h.html#a15e3344e9fa3a95506c85220e961553a">12808</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch</span>
<a name="l12809"></a>12809 <span class="preprocessor"></span>
<a name="l12810"></a>12810 <span class="comment">//*****************************************************************************</span>
<a name="l12811"></a>12811 <span class="comment">//</span>
<a name="l12812"></a>12812 <span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span>
<a name="l12813"></a>12813 <span class="comment">//</span>
<a name="l12814"></a>12814 <span class="comment">//*****************************************************************************</span>
<a name="l12815"></a><a class="code" href="tm4c123gh6pm_8h.html#a70d5b6689b24a1fa39bb2e42423f4976">12815</a> <span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID</span>
<a name="l12816"></a><a class="code" href="tm4c123gh6pm_8h.html#a5f102ef013275994a118fc7f99dd9637">12816</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span>
<a name="l12817"></a>12817 <span class="preprocessor"></span>
<a name="l12818"></a>12818 <span class="comment">//*****************************************************************************</span>
<a name="l12819"></a>12819 <span class="comment">//</span>
<a name="l12820"></a>12820 <span class="comment">// The following are defines for the bit fields in the NVIC_FPCC register.</span>
<a name="l12821"></a>12821 <span class="comment">//</span>
<a name="l12822"></a>12822 <span class="comment">//*****************************************************************************</span>
<a name="l12823"></a><a class="code" href="tm4c123gh6pm_8h.html#a831d8a5dde4fa7fb3b3b7a7d7b324fad">12823</a> <span class="preprocessor">#define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation</span>
<a name="l12824"></a>12824 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l12825"></a><a class="code" href="tm4c123gh6pm_8h.html#ad8cb3d19d0e95f658a16b06185b55340">12825</a> <span class="preprocessor">#define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable</span>
<a name="l12826"></a><a class="code" href="tm4c123gh6pm_8h.html#a447b88dde60e27814f1fc0168be16428">12826</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready</span>
<a name="l12827"></a><a class="code" href="tm4c123gh6pm_8h.html#a5cb2405ba90aee8ea5a07f7822c2714d">12827</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready</span>
<a name="l12828"></a><a class="code" href="tm4c123gh6pm_8h.html#a634ee7a2fe8f458a11a57cdbe8824ccf">12828</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready</span>
<a name="l12829"></a><a class="code" href="tm4c123gh6pm_8h.html#a8eeeea1e591058d72e4d07580f9baf42">12829</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready</span>
<a name="l12830"></a><a class="code" href="tm4c123gh6pm_8h.html#a7176f0448ba0ba556f72954086c99692">12830</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_THREAD        0x00000008  // Thread Mode</span>
<a name="l12831"></a><a class="code" href="tm4c123gh6pm_8h.html#a8e7123d79721492797e66f713909e937">12831</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_USER          0x00000002  // User Privilege Level</span>
<a name="l12832"></a><a class="code" href="tm4c123gh6pm_8h.html#afefaf92d05cedfe66610d57c4b650ba8">12832</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active</span>
<a name="l12833"></a>12833 <span class="preprocessor"></span>
<a name="l12834"></a>12834 <span class="comment">//*****************************************************************************</span>
<a name="l12835"></a>12835 <span class="comment">//</span>
<a name="l12836"></a>12836 <span class="comment">// The following are defines for the bit fields in the NVIC_FPCA register.</span>
<a name="l12837"></a>12837 <span class="comment">//</span>
<a name="l12838"></a>12838 <span class="comment">//*****************************************************************************</span>
<a name="l12839"></a><a class="code" href="tm4c123gh6pm_8h.html#a1c6b72a60006f56b3cd95cbb34e4a4e2">12839</a> <span class="preprocessor">#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address</span>
<a name="l12840"></a><a class="code" href="tm4c123gh6pm_8h.html#acfe4bca29fc6a9ad514f2cd75f7bf09a">12840</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCA_ADDRESS_S     3</span>
<a name="l12841"></a>12841 <span class="preprocessor"></span>
<a name="l12842"></a>12842 <span class="comment">//*****************************************************************************</span>
<a name="l12843"></a>12843 <span class="comment">//</span>
<a name="l12844"></a>12844 <span class="comment">// The following are defines for the bit fields in the NVIC_FPDSC register.</span>
<a name="l12845"></a>12845 <span class="comment">//</span>
<a name="l12846"></a>12846 <span class="comment">//*****************************************************************************</span>
<a name="l12847"></a><a class="code" href="tm4c123gh6pm_8h.html#a7dce814dc2f7197b2d03d48bf5799e86">12847</a> <span class="preprocessor">#define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default</span>
<a name="l12848"></a><a class="code" href="tm4c123gh6pm_8h.html#a659660ab1554f1a2921033fb6cb2a660">12848</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_DN           0x02000000  // DN Bit Default</span>
<a name="l12849"></a><a class="code" href="tm4c123gh6pm_8h.html#afde0188e0885a5f4d62ea5ed0e79a2b8">12849</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default</span>
<a name="l12850"></a><a class="code" href="tm4c123gh6pm_8h.html#ac79308335aa4534c6309c2cb22cf29cc">12850</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default</span>
<a name="l12851"></a><a class="code" href="tm4c123gh6pm_8h.html#a1034c37388f775ae4957e4898c5bb368">12851</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode</span>
<a name="l12852"></a><a class="code" href="tm4c123gh6pm_8h.html#a06a9e046759815abfee6411e911b6058">12852</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)</span>
<a name="l12853"></a>12853 <span class="preprocessor"></span>                                            <span class="comment">// mode</span>
<a name="l12854"></a><a class="code" href="tm4c123gh6pm_8h.html#a4d88e29efa21697f69c424d8e1ef7d9d">12854</a> <span class="preprocessor">#define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity</span>
<a name="l12855"></a>12855 <span class="preprocessor"></span>                                            <span class="comment">// (RM) mode</span>
<a name="l12856"></a><a class="code" href="tm4c123gh6pm_8h.html#a2dd9839afba8e666045bc7d27bb9274f">12856</a> <span class="preprocessor">#define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode</span>
<a name="l12857"></a>12857 <span class="preprocessor"></span>
<a name="l12858"></a>12858 <span class="comment">//*****************************************************************************</span>
<a name="l12859"></a>12859 <span class="comment">//</span>
<a name="l12860"></a>12860 <span class="comment">// The following definitions are deprecated.</span>
<a name="l12861"></a>12861 <span class="comment">//</span>
<a name="l12862"></a>12862 <span class="comment">//*****************************************************************************</span>
<a name="l12863"></a>12863 <span class="preprocessor">#ifndef DEPRECATED</span>
<a name="l12864"></a><a class="code" href="tm4c123gh6pm_8h.html#aee7f1d124b02b800cbc0d6e7ffd3ad95">12864</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_DID0_CLASS_BLIZZARD                                            \</span>
<a name="l12865"></a>12865 <span class="preprocessor">                                0x00050000  // Tiva(TM) C Series TM4C123-class</span>
<a name="l12866"></a>12866 <span class="preprocessor"></span>                                            <span class="comment">// microcontrollers</span>
<a name="l12867"></a>12867 
<a name="l12868"></a>12868 <span class="preprocessor">#endif</span>
<a name="l12869"></a>12869 <span class="preprocessor"></span>
<a name="l12870"></a>12870 <span class="preprocessor">#endif // __TM4C123GH6PM_H__</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="tm4c123gh6pm_8h.html">tm4c123gh6pm.h</a>      </li>

    <li class="footer">Generated on Tue Jan 27 2015 22:02:15 for EE445M Real Time Operating Systems by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
