RADIX hex
CDEBUG 0
DEBUGVARS {image_in IN transactor_image_in 0 image_out OUT transactor_image_out 0 }
WAVELIST {{DUT image_in:rsc image_in_rsc_re {scverify_top rtl image_in_rsc_re} {}} {DUT image_in:rsc image_in_rsc_q {scverify_top rtl image_in_rsc_q} {}} {DUT image_in:rsc image_in_rsc_radr {scverify_top rtl image_in_rsc_radr} {}} {DUT image_out:rsc image_out_rsc_we {scverify_top rtl image_out_rsc_we} {}} {DUT image_out:rsc image_out_rsc_d {scverify_top rtl image_out_rsc_d} {}} {DUT image_out:rsc image_out_rsc_wadr {scverify_top rtl image_out_rsc_wadr} {}} {DUT {} image_in_rsc_triosy_lz {scverify_top rtl image_in_rsc_triosy_lz} {}} {DUT {} image_out_rsc_triosy_lz {scverify_top rtl image_out_rsc_triosy_lz} {}} {OutputCompare image_out image_out-TRANS# {scverify_top user_tb image_out_comp _compare_cnt_sig} blue} {OutputCompare image_out image_out-GOLDEN {scverify_top user_tb image_out_comp _golden_sig} {}} {OutputCompare image_out image_out-DUT {scverify_top user_tb image_out_comp _dut_sig} {}} {OutputCompare image_out image_out-ERR# {scverify_top user_tb image_out_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
