

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
================================================================
* Date:           Sat Sep 28 22:24:45 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.487 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    20004|    20004|  0.160 ms|  0.160 ms|  20001|  20001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |    20002|    20002|         4|          1|          1|  20000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/real_matmul.cpp:50]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/real_matmul.cpp:48]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten14"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln48 = store i7 0, i7 %i" [src/real_matmul.cpp:48]   --->   Operation 11 'store' 'store_ln48' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln50 = store i8 0, i8 %j" [src/real_matmul.cpp:50]   --->   Operation 12 'store' 'store_ln50' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i15 %indvar_flatten14" [src/real_matmul.cpp:48]   --->   Operation 14 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%icmp_ln48 = icmp_eq  i15 %indvar_flatten14_load, i15 20000" [src/real_matmul.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln48_1 = add i15 %indvar_flatten14_load, i15 1" [src/real_matmul.cpp:48]   --->   Operation 16 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc55, void %INNER_ROW_COL.preheader.exitStub" [src/real_matmul.cpp:48]   --->   Operation 17 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [src/real_matmul.cpp:50]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/real_matmul.cpp:48]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %i_load, i7 1" [src/real_matmul.cpp:48]   --->   Operation 20 'add' 'add_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.70ns)   --->   "%icmp_ln50 = icmp_eq  i8 %j_load, i8 200" [src/real_matmul.cpp:50]   --->   Operation 21 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln48 = select i1 %icmp_ln50, i8 0, i8 %j_load" [src/real_matmul.cpp:48]   --->   Operation 22 'select' 'select_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln48_1 = select i1 %icmp_ln50, i7 %add_ln48, i7 %i_load" [src/real_matmul.cpp:48]   --->   Operation 23 'select' 'select_ln48_1' <Predicate = (!icmp_ln48)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i7 %select_ln48_1" [src/real_matmul.cpp:51]   --->   Operation 24 'zext' 'zext_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (0.99ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i15 %zext_ln51, i15 200" [src/real_matmul.cpp:51]   --->   Operation 25 'mul' 'mul_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln50 = add i8 %select_ln48, i8 1" [src/real_matmul.cpp:50]   --->   Operation 26 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln48 = store i15 %add_ln48_1, i15 %indvar_flatten14" [src/real_matmul.cpp:48]   --->   Operation 27 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln48 = store i7 %select_ln48_1, i7 %i" [src/real_matmul.cpp:48]   --->   Operation 28 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln50 = store i8 %add_ln50, i8 %j" [src/real_matmul.cpp:50]   --->   Operation 29 'store' 'store_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 30 [2/3] (0.99ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i15 %zext_ln51, i15 200" [src/real_matmul.cpp:51]   --->   Operation 30 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i15 %zext_ln51, i15 200" [src/real_matmul.cpp:51]   --->   Operation 31 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i8 %select_ln48" [src/real_matmul.cpp:51]   --->   Operation 32 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln51 = add i15 %mul_ln51, i15 %zext_ln51_1" [src/real_matmul.cpp:51]   --->   Operation 33 'add' 'add_ln51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_INIT_MAT_C_COLS_INIT_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln51 = add i15 %mul_ln51, i15 %zext_ln51_1" [src/real_matmul.cpp:51]   --->   Operation 36 'add' 'add_ln51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i15 %add_ln51" [src/real_matmul.cpp:51]   --->   Operation 37 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%MatC_addr = getelementptr i16 %MatC, i64 0, i64 %zext_ln51_2" [src/real_matmul.cpp:51]   --->   Operation 38 'getelementptr' 'MatC_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/real_matmul.cpp:50]   --->   Operation 39 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.24ns)   --->   "%store_ln51 = store i16 0, i15 %MatC_addr" [src/real_matmul.cpp:51]   --->   Operation 40 'store' 'store_ln51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20000> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc52" [src/real_matmul.cpp:50]   --->   Operation 41 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MatC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01000]
i                     (alloca           ) [ 01000]
indvar_flatten14      (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
store_ln48            (store            ) [ 00000]
store_ln50            (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten14_load (load             ) [ 00000]
icmp_ln48             (icmp             ) [ 01110]
add_ln48_1            (add              ) [ 00000]
br_ln48               (br               ) [ 00000]
j_load                (load             ) [ 00000]
i_load                (load             ) [ 00000]
add_ln48              (add              ) [ 00000]
icmp_ln50             (icmp             ) [ 00000]
select_ln48           (select           ) [ 01110]
select_ln48_1         (select           ) [ 00000]
zext_ln51             (zext             ) [ 01110]
add_ln50              (add              ) [ 00000]
store_ln48            (store            ) [ 00000]
store_ln48            (store            ) [ 00000]
store_ln50            (store            ) [ 00000]
mul_ln51              (mul              ) [ 01001]
zext_ln51_1           (zext             ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln51              (add              ) [ 00000]
zext_ln51_2           (zext             ) [ 00000]
MatC_addr             (getelementptr    ) [ 00000]
specpipeline_ln50     (specpipeline     ) [ 00000]
store_ln51            (store            ) [ 00000]
br_ln50               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MatC">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_C_ROWS_INIT_MAT_C_COLS_INIT_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="j_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten14_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="MatC_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="15" slack="0"/>
<pin id="58" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatC_addr/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln51_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="15" slack="0"/>
<pin id="63" dir="0" index="1" bw="16" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln48_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln50_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="indvar_flatten14_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="15" slack="0"/>
<pin id="85" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln48_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="15" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="add_ln48_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="15" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln48_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln50_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln48_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="select_ln48_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln51_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln50_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln48_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="15" slack="0"/>
<pin id="144" dir="0" index="1" bw="15" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln48_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln50_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln51_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2"/>
<pin id="159" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln51_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/4 "/>
</bind>
</comp>

<comp id="164" class="1007" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln51/1 add_ln51/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="j_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten14_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="194" class="1005" name="icmp_ln48_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="198" class="1005" name="select_ln48_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="2"/>
<pin id="200" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln48 "/>
</bind>
</comp>

<comp id="203" class="1005" name="zext_ln51_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="1"/>
<pin id="205" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="208" class="1005" name="zext_ln51_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="15" slack="1"/>
<pin id="210" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="98" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="98" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="110" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="104" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="101" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="116" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="92" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="124" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="136" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="169"><net_src comp="132" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="157" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="176"><net_src comp="42" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="183"><net_src comp="46" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="190"><net_src comp="50" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="197"><net_src comp="86" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="116" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="206"><net_src comp="132" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="211"><net_src comp="157" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MatC | {4 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln48 : 1
		store_ln50 : 1
		indvar_flatten14_load : 1
		icmp_ln48 : 2
		add_ln48_1 : 2
		br_ln48 : 3
		j_load : 1
		i_load : 1
		add_ln48 : 2
		icmp_ln50 : 2
		select_ln48 : 3
		select_ln48_1 : 3
		zext_ln51 : 4
		mul_ln51 : 5
		add_ln50 : 4
		store_ln48 : 3
		store_ln48 : 4
		store_ln50 : 5
	State 2
	State 3
		add_ln51 : 1
	State 4
		zext_ln51_2 : 1
		MatC_addr : 2
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln48_1_fu_92   |    0    |    0    |    22   |
|    add   |    add_ln48_fu_104   |    0    |    0    |    14   |
|          |    add_ln50_fu_136   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    icmp_ln48_fu_86   |    0    |    0    |    22   |
|          |   icmp_ln50_fu_110   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln48_fu_116  |    0    |    0    |    8    |
|          | select_ln48_1_fu_124 |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_164      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln51_fu_132   |    0    |    0    |    0    |
|   zext   |  zext_ln51_1_fu_157  |    0    |    0    |    0    |
|          |  zext_ln51_2_fu_160  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   103   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_180       |    7   |
|    icmp_ln48_reg_194   |    1   |
|indvar_flatten14_reg_187|   15   |
|        j_reg_173       |    8   |
|   select_ln48_reg_198  |    8   |
|   zext_ln51_1_reg_208  |   15   |
|    zext_ln51_reg_203   |   15   |
+------------------------+--------+
|          Total         |   69   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_164 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_164 |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   30   ||  0.774  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   69   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   69   |   121  |
+-----------+--------+--------+--------+--------+
