`include "or_gate.v"

module or_gate_tb;

    reg a, b;
    wire sum;

    or_gate o1(a, b, sum);

    initial begin

        $dumpfile("or_gate.vcd");


dump =         $dumpfile("or_gate.vcd");



dump = C:\Users\Anonymous_HF\Desktop\Digital-Logic-Design\Codes\or_gate\or_gate.vcd
