Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jul 28 16:56:17 2025
| Host         : HPADAM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (13)
7. checking multiple_clock (10212)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (10212)
----------------------------------
 There are 10212 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.706        0.000                      0                26283        0.014        0.000                      0                26283        2.000        0.000                       0                 10528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
clk_fpga_0                                                     {0.000 5.000}        10.000          100.000         
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clk_pin                                                    {0.000 4.000}        8.000           125.000         
  clk_out1_main_design_clk_wiz_1_0_1                           {0.000 5.000}        10.000          100.000         
  clk_out2_main_design_clk_wiz_1_0_1                           {0.000 25.000}       50.000          20.000          
  clkfbout_main_design_clk_wiz_1_0_1                           {0.000 4.000}        8.000           125.000         
sys_clock                                                      {0.000 4.000}        8.000           125.000         
  clk_out1_main_design_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clk_out2_main_design_clk_wiz_1_0                             {0.000 25.000}       50.000          20.000          
  clkfbout_main_design_clk_wiz_1_0                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.049        0.000                      0                  271        0.140        0.000                      0                  271       15.686        0.000                       0                   269  
main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.703        0.000                      0                   48        0.280        0.000                      0                   48       16.166        0.000                       0                    42  
sys_clk_pin                                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_1_0_1                                 0.707        0.000                      0                24989        0.086        0.000                      0                24989        3.750        0.000                       0                 10044  
  clk_out2_main_design_clk_wiz_1_0_1                                45.431        0.000                      0                  210        0.131        0.000                      0                  210       24.020        0.000                       0                   169  
  clkfbout_main_design_clk_wiz_1_0_1                                                                                                                                                                             5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_main_design_clk_wiz_1_0                                   0.706        0.000                      0                24989        0.086        0.000                      0                24989        3.750        0.000                       0                 10044  
  clk_out2_main_design_clk_wiz_1_0                                  45.429        0.000                      0                  210        0.131        0.000                      0                  210       24.020        0.000                       0                   169  
  clkfbout_main_design_clk_wiz_1_0                                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0_1        1.621        0.000                      0                 1058        0.269        0.000                      0                 1058  
clk_out1_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        0.706        0.000                      0                24989        0.014        0.000                      0                24989  
clk_out2_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        1.619        0.000                      0                 1058        0.267        0.000                      0                 1058  
clk_out2_main_design_clk_wiz_1_0    clk_out2_main_design_clk_wiz_1_0_1       45.429        0.000                      0                  210        0.038        0.000                      0                  210  
clk_out1_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          0.706        0.000                      0                24989        0.014        0.000                      0                24989  
clk_out2_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          1.621        0.000                      0                 1058        0.269        0.000                      0                 1058  
clk_out2_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0          1.619        0.000                      0                 1058        0.267        0.000                      0                 1058  
clk_out2_main_design_clk_wiz_1_0_1  clk_out2_main_design_clk_wiz_1_0         45.429        0.000                      0                  210        0.038        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_out1_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0          6.461        0.000                      0                   96        0.418        0.000                      0                   96  
**async_default**                   clk_out1_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0          6.461        0.000                      0                   96        0.346        0.000                      0                   96  
**async_default**                   clk_out1_main_design_clk_wiz_1_0    clk_out1_main_design_clk_wiz_1_0_1        6.461        0.000                      0                   96        0.346        0.000                      0                   96  
**async_default**                   clk_out1_main_design_clk_wiz_1_0_1  clk_out1_main_design_clk_wiz_1_0_1        6.462        0.000                      0                   96        0.418        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.460ns  (logic 0.772ns (17.308%)  route 3.688ns (82.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.416 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           2.570    24.619    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.124    24.743 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    24.743    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.480    36.416    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.380    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.031    36.791    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                         -24.743    
  -------------------------------------------------------------------
                         slack                                 12.049    

Slack (MET) :             12.065ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.488ns  (logic 0.800ns (17.824%)  route 3.688ns (82.176%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.416 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           2.570    24.619    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y23         LUT3 (Prop_lut3_I0_O)        0.152    24.771 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    24.771    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.480    36.416    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.380    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.075    36.835    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.835    
                         arrival time                         -24.771    
  -------------------------------------------------------------------
                         slack                                 12.065    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.243ns  (logic 0.772ns (18.193%)  route 3.471ns (81.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.416 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           2.353    24.402    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.526 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.526    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.480    36.416    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.380    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.031    36.791    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                         -24.526    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.281ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.272ns  (logic 0.801ns (18.748%)  route 3.471ns (81.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 36.416 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           2.353    24.402    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X25Y23         LUT5 (Prop_lut5_I0_O)        0.153    24.555 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.555    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.480    36.416    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.380    36.796    
                         clock uncertainty           -0.035    36.760    
    SLICE_X25Y23         FDRE (Setup_fdre_C_D)        0.075    36.835    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.835    
                         arrival time                         -24.555    
  -------------------------------------------------------------------
                         slack                                 12.281    

Slack (MET) :             12.598ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.915ns  (logic 0.772ns (19.720%)  route 3.143ns (80.280%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 36.420 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           2.024    24.073    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y26         LUT4 (Prop_lut4_I0_O)        0.124    24.197 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    24.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X27Y26         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.484    36.420    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y26         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.380    36.800    
                         clock uncertainty           -0.035    36.764    
    SLICE_X27Y26         FDRE (Setup_fdre_C_D)        0.031    36.795    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -24.197    
  -------------------------------------------------------------------
                         slack                                 12.598    

Slack (MET) :             12.614ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.943ns  (logic 0.800ns (20.291%)  route 3.143ns (79.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 36.420 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           2.024    24.073    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y26         LUT5 (Prop_lut5_I0_O)        0.152    24.225 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    24.225    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X27Y26         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.484    36.420    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y26         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.380    36.800    
                         clock uncertainty           -0.035    36.764    
    SLICE_X27Y26         FDRE (Setup_fdre_C_D)        0.075    36.839    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.839    
                         arrival time                         -24.225    
  -------------------------------------------------------------------
                         slack                                 12.614    

Slack (MET) :             12.715ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.812ns  (logic 0.800ns (20.986%)  route 3.012ns (79.014%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.418 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.894    23.942    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X26Y25         LUT2 (Prop_lut2_I0_O)        0.152    24.094 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    24.094    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X26Y25         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.482    36.418    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y25         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.380    36.798    
                         clock uncertainty           -0.035    36.762    
    SLICE_X26Y25         FDRE (Setup_fdre_C_D)        0.047    36.809    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 12.715    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.704ns (19.910%)  route 2.832ns (80.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 19.841 - 16.667 ) 
    Source Clock Delay      (SCD):    3.615ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767     1.767    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.868 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.747     3.615    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     4.071 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.223     5.293    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_5
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.417 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           1.018     6.435    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.124     6.559 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.591     7.151    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    18.178    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.269 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.571    19.841    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.417    20.257    
                         clock uncertainty           -0.035    20.222    
    SLICE_X38Y37         FDRE (Setup_fdre_C_CE)      -0.164    20.058    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.058    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             13.570ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.943ns  (logic 0.772ns (26.236%)  route 2.171ns (73.764%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 36.421 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.118    21.925    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    22.049 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.052    23.101    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X27Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.225 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.225    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X27Y22         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.485    36.421    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y22         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.380    36.801    
                         clock uncertainty           -0.035    36.765    
    SLICE_X27Y22         FDRE (Setup_fdre_C_D)        0.029    36.794    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.794    
                         arrival time                         -23.225    
  -------------------------------------------------------------------
                         slack                                 13.570    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.462ns  (logic 0.772ns (31.360%)  route 1.690ns (68.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 36.505 - 33.333 ) 
    Source Clock Delay      (SCD):    3.616ns = ( 20.282 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.748    20.282    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X38Y37         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.524    20.806 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.113    21.920    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X37Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.044 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.576    22.620    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.124    22.744 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.744    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X39Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         1.569    36.505    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.417    36.922    
                         clock uncertainty           -0.035    36.886    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.029    36.915    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                         -22.744    
  -------------------------------------------------------------------
                         slack                                 14.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.588     1.317    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.087     1.545    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.590 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.590    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X42Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.856     1.699    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.368     1.330    
    SLICE_X42Y35         FDRE (Hold_fdre_C_D)         0.120     1.450    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.945%)  route 0.070ns (33.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.590     1.319    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.070     1.530    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X40Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.859     1.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.369     1.332    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.047     1.379    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.974%)  route 0.111ns (44.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.590     1.319    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.111     1.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X40Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.859     1.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.366     1.335    
    SLICE_X40Y10         FDRE (Hold_fdre_C_D)         0.076     1.411    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.556     1.285    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X17Y31         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141     1.426 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.538    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X17Y30         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.821     1.664    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y30         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.365     1.298    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.071     1.369    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.966%)  route 0.119ns (39.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.588     1.317    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.458 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.119     1.577    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[3]
    SLICE_X42Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.622 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.622    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X42Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.855     1.698    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.366     1.331    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.121     1.452    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.427%)  route 0.118ns (45.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.590     1.319    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     1.460 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.118     1.578    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X40Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.859     1.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.366     1.335    
    SLICE_X40Y10         FDRE (Hold_fdre_C_D)         0.070     1.405    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.802%)  route 0.121ns (46.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.587     1.316    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y33         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.457 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.121     1.578    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X42Y32         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.853     1.696    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X42Y32         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.366     1.329    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.075     1.404    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.587     1.316    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X43Y33         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.457 r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.110     1.567    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X42Y33         FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.854     1.697    main_design_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X42Y33         FDPE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.367     1.329    
    SLICE_X42Y33         FDPE (Hold_fdpe_C_D)         0.063     1.392    main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.591     1.320    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y9          FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDRE (Prop_fdre_C_Q)         0.141     1.461 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.122     1.583    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X43Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.859     1.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y10         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                         clock pessimism             -0.366     1.335    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.070     1.405    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.551     1.280    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y26         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.141     1.421 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.124     1.545    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X27Y25         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=268, routed)         0.815     1.658    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y25         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.365     1.292    
    SLICE_X27Y25         FDRE (Hold_fdre_C_D)         0.072     1.364    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  main_design_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X25Y23   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X43Y9    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X25Y23   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X41Y10   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X40Y11   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X41Y9    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X40Y10   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X40Y10   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X39Y13   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y26   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y26   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y22   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y25   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y25   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y25   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y25   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y25   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y25   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.703ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.494ns  (logic 1.120ns (20.384%)  route 4.374ns (79.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.360 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.632    25.614    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.569    36.360    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.364    36.723    
                         clock uncertainty           -0.035    36.688    
    SLICE_X42Y16         FDRE (Setup_fdre_C_CE)      -0.371    36.317    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.317    
                         arrival time                         -25.614    
  -------------------------------------------------------------------
                         slack                                 10.703    

Slack (MET) :             10.703ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.494ns  (logic 1.120ns (20.384%)  route 4.374ns (79.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 36.360 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.632    25.614    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.569    36.360    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.364    36.723    
                         clock uncertainty           -0.035    36.688    
    SLICE_X42Y16         FDRE (Setup_fdre_C_CE)      -0.371    36.317    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.317    
                         arrival time                         -25.614    
  -------------------------------------------------------------------
                         slack                                 10.703    

Slack (MET) :             10.844ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 1.120ns (20.917%)  route 4.235ns (79.083%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.361 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.492    25.474    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y15         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.570    36.361    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y15         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.364    36.724    
                         clock uncertainty           -0.035    36.689    
    SLICE_X42Y15         FDRE (Setup_fdre_C_CE)      -0.371    36.318    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.318    
                         arrival time                         -25.474    
  -------------------------------------------------------------------
                         slack                                 10.844    

Slack (MET) :             10.844ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.355ns  (logic 1.120ns (20.917%)  route 4.235ns (79.083%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 36.361 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.492    25.474    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y15         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.570    36.361    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y15         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.364    36.724    
                         clock uncertainty           -0.035    36.689    
    SLICE_X42Y15         FDRE (Setup_fdre_C_CE)      -0.371    36.318    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.318    
                         arrival time                         -25.474    
  -------------------------------------------------------------------
                         slack                                 10.844    

Slack (MET) :             10.994ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.205ns  (logic 1.120ns (21.519%)  route 4.085ns (78.481%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.362 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.342    25.324    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y14         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.571    36.362    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y14         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.364    36.725    
                         clock uncertainty           -0.035    36.690    
    SLICE_X42Y14         FDCE (Setup_fdce_C_CE)      -0.371    36.319    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.319    
                         arrival time                         -25.324    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             10.995ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.121ns  (logic 1.120ns (21.870%)  route 4.001ns (78.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns = ( 36.279 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.259    25.241    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y20         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.488    36.279    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y20         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_reg/C
                         clock pessimism              0.364    36.642    
                         clock uncertainty           -0.035    36.607    
    SLICE_X30Y20         FDCE (Setup_fdce_C_CE)      -0.371    36.236    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_reg
  -------------------------------------------------------------------
                         required time                         36.236    
                         arrival time                         -25.241    
  -------------------------------------------------------------------
                         slack                                 10.995    

Slack (MET) :             11.125ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.038ns  (logic 1.120ns (22.232%)  route 3.918ns (77.768%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.362 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.175    25.157    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y13         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.571    36.362    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y13         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.364    36.725    
                         clock uncertainty           -0.035    36.690    
    SLICE_X40Y13         FDCE (Setup_fdce_C_CE)      -0.407    36.283    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.283    
                         arrival time                         -25.157    
  -------------------------------------------------------------------
                         slack                                 11.125    

Slack (MET) :             11.144ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.055ns  (logic 1.120ns (22.156%)  route 3.935ns (77.844%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 36.362 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          1.193    25.175    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y13         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.571    36.362    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y13         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.364    36.725    
                         clock uncertainty           -0.035    36.690    
    SLICE_X42Y13         FDCE (Setup_fdce_C_CE)      -0.371    36.319    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.319    
                         arrival time                         -25.175    
  -------------------------------------------------------------------
                         slack                                 11.144    

Slack (MET) :             11.469ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.687ns  (logic 1.120ns (23.893%)  route 3.567ns (76.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 36.355 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.825    24.807    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X39Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.564    36.355    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.364    36.718    
                         clock uncertainty           -0.035    36.683    
    SLICE_X39Y19         FDRE (Setup_fdre_C_CE)      -0.407    36.276    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.276    
                         arrival time                         -24.807    
  -------------------------------------------------------------------
                         slack                                 11.469    

Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.414ns  (logic 1.120ns (25.375%)  route 3.294ns (74.625%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 36.276 - 33.333 ) 
    Source Clock Delay      (SCD):    3.453ns = ( 20.120 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.605    18.272    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    18.373 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.747    20.120    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.524    20.644 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.827    21.471    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.152    21.623 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.967    22.590    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I0_O)        0.326    22.916 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3/O
                         net (fo=5, routed)           0.948    23.864    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_3_n_0
    SLICE_X35Y23         LUT5 (Prop_lut5_I0_O)        0.118    23.982 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=10, routed)          0.552    24.534    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y23         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.790 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          1.485    36.276    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y23         FDCE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.364    36.639    
                         clock uncertainty           -0.035    36.604    
    SLICE_X35Y23         FDCE (Setup_fdce_C_CE)      -0.407    36.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.197    
                         arrival time                         -24.534    
  -------------------------------------------------------------------
                         slack                                 11.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.588     1.210    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.185     1.536    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.581 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.581    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X40Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.370     1.210    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.091     1.301    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.586     1.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.186     1.535    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.580 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.580    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X36Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.578    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y34         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.370     1.208    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.091     1.299    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.622 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.586     1.208    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.236     1.584    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.629 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.629    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X36Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.725 r  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.579    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.371     1.208    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.092     1.300    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.599ns  (logic 0.191ns (31.863%)  route 0.408ns (68.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.208ns = ( 17.874 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.586    17.874    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X37Y36         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.146    18.020 f  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.296    18.317    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X38Y37         LUT1 (Prop_lut1_I0_O)        0.045    18.362 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.112    18.474    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X37Y36         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X37Y36         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.371    17.874    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.077    17.951    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.951    
                         arrival time                          18.474    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.402%)  route 0.398ns (67.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.589    17.877    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X40Y37         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.217    18.240    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.045    18.285 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.467    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.336    17.909    
    SLICE_X38Y35         FDRE (Hold_fdre_C_CE)       -0.012    17.897    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.467    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.402%)  route 0.398ns (67.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.589    17.877    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X40Y37         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.217    18.240    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.045    18.285 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.467    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.336    17.909    
    SLICE_X38Y35         FDRE (Hold_fdre_C_CE)       -0.012    17.897    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.467    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.402%)  route 0.398ns (67.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.589    17.877    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X40Y37         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.217    18.240    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.045    18.285 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.467    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.336    17.909    
    SLICE_X38Y35         FDRE (Hold_fdre_C_CE)       -0.012    17.897    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.467    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.589ns  (logic 0.191ns (32.402%)  route 0.398ns (67.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.589    17.877    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X40Y37         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.217    18.240    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.045    18.285 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.467    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y35         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.336    17.909    
    SLICE_X38Y35         FDRE (Hold_fdre_C_CE)       -0.012    17.897    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.467    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.591ns  (logic 0.191ns (32.327%)  route 0.400ns (67.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.589    17.877    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X40Y37         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.217    18.240    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.045    18.285 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.183    18.468    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.336    17.909    
    SLICE_X38Y36         FDRE (Hold_fdre_C_CE)       -0.012    17.897    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.591ns  (logic 0.191ns (32.327%)  route 0.400ns (67.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 18.246 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.289 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.589    17.877    main_design_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X40Y37         FDCE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.146    18.023 f  main_design_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.217    18.240    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X40Y37         LUT5 (Prop_lut5_I2_O)        0.045    18.285 r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.183    18.468    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.392 f  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=41, routed)          0.854    18.246    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X38Y36         FDRE                                         r  main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.336    17.909    
    SLICE_X38Y36         FDRE (Hold_fdre_C_CE)       -0.012    17.897    main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.897    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  main_design_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y21   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y21   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X42Y14   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y16   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y16   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y15   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X42Y15   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X39Y19   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y20   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y21   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y21   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y16   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X42Y16   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y23   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y36   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X38Y36   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X38Y36   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X38Y36   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X38Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y14   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X42Y13   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y13   main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X36Y36   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X36Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X37Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X37Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X37Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X37Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X40Y35   main_design_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.973ns (34.407%)  route 5.668ns (65.593%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.984     7.956    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[5]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.071     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 3.099ns (36.115%)  route 5.482ns (63.885%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          1.035     6.647    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.348     6.995 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__184/O
                         net (fo=3, routed)           0.901     7.897    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.071     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.513ns (38.580%)  route 5.593ns (61.419%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.664    -0.694    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.275 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           0.978     0.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[8]
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.296     0.998 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     0.998    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=8, routed)           0.688     2.356    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_jump_wanted
    SLICE_X27Y17         LUT5 (Prop_lut5_I2_O)        0.332     2.688 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_46/O
                         net (fo=5, routed)           0.360     3.049    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.bt_ex_imm_cond_branch_reg
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.173 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__78/O
                         net (fo=3, routed)           0.352     3.525    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.ex_prediction_bits_reg[3]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.124     3.649 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.649    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.140 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.233    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.591 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.046    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.373 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.825    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.949 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.790     7.738    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.862 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2/O
                         net (fo=1, routed)           0.425     8.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.411 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_1/O
                         net (fo=1, routed)           0.000     8.411    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg_0
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.498     8.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/C
                         clock pessimism              0.588     9.255    
                         clock uncertainty           -0.071     9.184    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.077     9.261    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.973ns (35.030%)  route 5.514ns (64.970%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.831     7.803    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.071     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.804ns (33.459%)  route 5.576ns (66.541%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.832     7.768    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[1]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.071     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 2.973ns (35.212%)  route 5.470ns (64.788%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.787     7.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.545     8.713    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.301    
                         clock uncertainty           -0.071     9.230    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.664    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 3.099ns (36.751%)  route 5.333ns (63.249%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          0.950     6.563    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.348     6.911 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__94/O
                         net (fo=4, routed)           0.838     7.748    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[7]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.071     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.804ns (33.671%)  route 5.524ns (66.329%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.779     7.715    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[3]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.071     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 3.453ns (38.408%)  route 5.537ns (61.592%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.251    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.609 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.064    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.391 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.843    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.777     7.743    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.867 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2/O
                         net (fo=1, routed)           0.315     8.182    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_1/O
                         net (fo=1, routed)           0.000     8.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg_0
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.491     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/C
                         clock pessimism              0.588     9.248    
                         clock uncertainty           -0.071     9.177    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077     9.254    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 4.220ns (48.423%)  route 4.495ns (51.577%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.713    -0.645    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     1.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[17]
                         net (fo=2, routed)           1.326     3.135    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[1]
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__213/O
                         net (fo=1, routed)           0.000     3.259    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.809    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_1
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.923    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/mem_read_cache_hit
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=33, routed)          0.000     4.037    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/mem_dcache_data_strobe
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.151    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_10
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.329 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=361, routed)         1.066     5.395    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.329     5.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[1]_i_1/O
                         net (fo=79, routed)          0.846     6.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.695 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/D_Reg[23]_i_2/O
                         net (fo=3, routed)           0.788     7.482    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_reg_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.119     7.601 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_i_1/O
                         net (fo=1, routed)           0.469     8.070    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I_n_1
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.563     8.732    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/C
                         clock pessimism              0.588     9.320    
                         clock uncertainty           -0.071     9.249    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)       -0.224     9.025    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.581    -0.479    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X3Y55          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.247    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[20]
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.850    -0.713    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/CLK
                         clock pessimism              0.249    -0.463    
    SLICE_X4Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.333    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.568    -0.492    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X7Y46          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.207    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[7]
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism              0.247    -0.479    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.296    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.577    -0.483    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X1Y60          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.144    -0.198    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[27]
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.846    -0.717    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.246    -0.470    
    SLICE_X0Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.287    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.110%)  route 0.278ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296    -0.139    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.109%)  route 0.278ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296    -0.139    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.386ns (79.147%)  route 0.102ns (20.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X12Y49         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/Q
                         net (fo=2, routed)           0.101    -0.226    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.057 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.057    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.004 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.004    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/q_asy[12]
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/C
                         clock pessimism              0.503    -0.228    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.094    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.618%)  route 0.168ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y58         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.193    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.268    -0.467    
    SLICE_X32Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.284    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.562    -0.498    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y53          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.254    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[5]
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/CLK
                         clock pessimism              0.249    -0.481    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.352    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X19Y59         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.180    -0.181    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[26]
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.830    -0.733    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.268    -0.464    
    SLICE_X10Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.281    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.557    -0.503    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X33Y61         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.249    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[0]
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.268    -0.467    
    SLICE_X34Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.350    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y17     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y17     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out2_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.431ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.715ns (20.631%)  route 2.751ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.761     1.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.296     1.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           0.989     2.861    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.091    49.091    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.293    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.293    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                 45.431    

Slack (MET) :             45.788ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.715ns (23.257%)  route 2.359ns (76.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          0.977     0.791    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.087 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=2, routed)           1.382     2.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.091    49.091    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.257    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.257    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 45.788    

Slack (MET) :             46.409ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.089ns (31.030%)  route 2.421ns (68.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.314     2.557    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.905 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.905    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.091    49.283    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    49.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         49.315    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 46.409    

Slack (MET) :             46.589ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.828ns (24.542%)  route 2.546ns (75.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.755    -0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.147 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.983     0.836    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     0.960 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                         net (fo=11, routed)          0.882     1.843    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.967 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.680     2.647    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.771 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.771    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.091    49.283    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.077    49.360    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         49.360    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 46.589    

Slack (MET) :             46.597ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.089ns (32.794%)  route 2.232ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.125     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.717 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.717    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[4]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.091    49.283    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031    49.314    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.314    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 46.597    

Slack (MET) :             46.780ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.839ns (27.078%)  route 2.260ns (72.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.939     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     2.493 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.493    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.091    49.245    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    49.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         49.274    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 46.780    

Slack (MET) :             46.783ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.839ns (27.086%)  route 2.259ns (72.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.938     2.368    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.492    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.091    49.245    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    49.276    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         49.276    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                 46.783    

Slack (MET) :             46.865ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.715ns (28.636%)  route 1.782ns (71.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.296     1.217 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.675     1.893    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C
                         clock pessimism              0.626    49.373    
                         clock uncertainty           -0.091    49.282    
    SLICE_X42Y41         FDRE (Setup_fdre_C_R)       -0.524    48.758    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.758    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 46.865    

Slack (MET) :             46.897ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.839ns (28.134%)  route 2.143ns (71.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.676     2.253    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.377 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.377    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.091    49.245    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029    49.274    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         49.274    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 46.897    

Slack (MET) :             46.897ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.839ns (28.115%)  route 2.145ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.678     2.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.379 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.379    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.091    49.245    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031    49.276    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         49.276    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                 46.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.262    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.468    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.263    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.469    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.075    -0.394    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.467    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.392    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_3
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.467    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.075    -0.392    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.080    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
                         clock pessimism              0.246    -0.454    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.334    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.581    -0.479    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.260    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.847    -0.716    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.479    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.060    -0.419    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.579    -0.481    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.262    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.845    -0.718    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.481    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.060    -0.421    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.590    -0.470    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.251    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.859    -0.704    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.470    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.060    -0.410    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.250    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.469    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.060    -0.409    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.468    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.060    -0.408    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   main_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     ILOGIC_X0Y50     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     OLOGIC_X0Y62     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X3Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_dec_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y41     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_1_0_1
  To Clock:  clkfbout_main_design_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_1_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   main_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.973ns (34.407%)  route 5.668ns (65.593%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.984     7.956    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[5]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 3.099ns (36.115%)  route 5.482ns (63.885%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          1.035     6.647    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.348     6.995 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__184/O
                         net (fo=3, routed)           0.901     7.897    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.513ns (38.580%)  route 5.593ns (61.419%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.664    -0.694    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.275 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           0.978     0.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[8]
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.296     0.998 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     0.998    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=8, routed)           0.688     2.356    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_jump_wanted
    SLICE_X27Y17         LUT5 (Prop_lut5_I2_O)        0.332     2.688 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_46/O
                         net (fo=5, routed)           0.360     3.049    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.bt_ex_imm_cond_branch_reg
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.173 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__78/O
                         net (fo=3, routed)           0.352     3.525    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.ex_prediction_bits_reg[3]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.124     3.649 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.649    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.140 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.233    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.591 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.046    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.373 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.825    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.949 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.790     7.738    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.862 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2/O
                         net (fo=1, routed)           0.425     8.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.411 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_1/O
                         net (fo=1, routed)           0.000     8.411    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg_0
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.498     8.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/C
                         clock pessimism              0.588     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.077     9.260    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.973ns (35.030%)  route 5.514ns (64.970%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.831     7.803    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.804ns (33.459%)  route 5.576ns (66.541%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.832     7.768    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[1]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 2.973ns (35.212%)  route 5.470ns (64.788%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.787     7.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.545     8.713    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.301    
                         clock uncertainty           -0.072     9.230    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.664    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 3.099ns (36.751%)  route 5.333ns (63.249%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          0.950     6.563    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.348     6.911 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__94/O
                         net (fo=4, routed)           0.838     7.748    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[7]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.804ns (33.671%)  route 5.524ns (66.329%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.779     7.715    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[3]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 3.453ns (38.408%)  route 5.537ns (61.592%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.251    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.609 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.064    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.391 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.843    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.777     7.743    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.867 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2/O
                         net (fo=1, routed)           0.315     8.182    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_1/O
                         net (fo=1, routed)           0.000     8.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg_0
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.491     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/C
                         clock pessimism              0.588     9.248    
                         clock uncertainty           -0.072     9.176    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077     9.253    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 4.220ns (48.423%)  route 4.495ns (51.577%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.713    -0.645    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     1.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[17]
                         net (fo=2, routed)           1.326     3.135    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[1]
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__213/O
                         net (fo=1, routed)           0.000     3.259    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.809    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_1
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.923    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/mem_read_cache_hit
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=33, routed)          0.000     4.037    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/mem_dcache_data_strobe
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.151    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_10
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.329 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=361, routed)         1.066     5.395    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.329     5.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[1]_i_1/O
                         net (fo=79, routed)          0.846     6.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.695 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/D_Reg[23]_i_2/O
                         net (fo=3, routed)           0.788     7.482    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_reg_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.119     7.601 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_i_1/O
                         net (fo=1, routed)           0.469     8.070    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I_n_1
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.563     8.732    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/C
                         clock pessimism              0.588     9.320    
                         clock uncertainty           -0.072     9.248    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)       -0.224     9.024    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.581    -0.479    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X3Y55          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.247    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[20]
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.850    -0.713    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/CLK
                         clock pessimism              0.249    -0.463    
    SLICE_X4Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.333    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.568    -0.492    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X7Y46          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.207    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[7]
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism              0.247    -0.479    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.296    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.577    -0.483    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X1Y60          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.144    -0.198    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[27]
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.846    -0.717    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.246    -0.470    
    SLICE_X0Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.287    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.110%)  route 0.278ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296    -0.139    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.109%)  route 0.278ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296    -0.139    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.386ns (79.147%)  route 0.102ns (20.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X12Y49         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/Q
                         net (fo=2, routed)           0.101    -0.226    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.057 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.057    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.004 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.004    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/q_asy[12]
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/C
                         clock pessimism              0.503    -0.228    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.094    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.618%)  route 0.168ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y58         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.193    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.268    -0.467    
    SLICE_X32Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.284    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.562    -0.498    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y53          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.254    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[5]
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/CLK
                         clock pessimism              0.249    -0.481    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.352    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X19Y59         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.180    -0.181    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[26]
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.830    -0.733    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.268    -0.464    
    SLICE_X10Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.281    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.557    -0.503    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X33Y61         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.249    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[0]
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.268    -0.467    
    SLICE_X34Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.350    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1      main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y18     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y17     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y17     main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y67     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y65     main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out2_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       45.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.429ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.715ns (20.631%)  route 2.751ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.761     1.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.296     1.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           0.989     2.861    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.093    49.089    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.291    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.291    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                 45.429    

Slack (MET) :             45.785ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.715ns (23.257%)  route 2.359ns (76.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          0.977     0.791    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.087 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=2, routed)           1.382     2.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.093    49.089    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.255    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 45.785    

Slack (MET) :             46.407ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.089ns (31.030%)  route 2.421ns (68.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.314     2.557    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.905 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.905    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    49.312    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         49.312    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 46.407    

Slack (MET) :             46.587ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.828ns (24.542%)  route 2.546ns (75.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.755    -0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.147 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.983     0.836    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     0.960 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                         net (fo=11, routed)          0.882     1.843    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.967 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.680     2.647    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.771 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.771    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.077    49.357    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         49.357    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 46.587    

Slack (MET) :             46.595ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.089ns (32.794%)  route 2.232ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.125     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.717 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.717    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[4]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031    49.311    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.311    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 46.595    

Slack (MET) :             46.778ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.839ns (27.078%)  route 2.260ns (72.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.939     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     2.493 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.493    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    49.271    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         49.271    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 46.778    

Slack (MET) :             46.781ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.839ns (27.086%)  route 2.259ns (72.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.938     2.368    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.492    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    49.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         49.273    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                 46.781    

Slack (MET) :             46.863ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.715ns (28.636%)  route 1.782ns (71.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.296     1.217 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.675     1.893    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C
                         clock pessimism              0.626    49.373    
                         clock uncertainty           -0.093    49.279    
    SLICE_X42Y41         FDRE (Setup_fdre_C_R)       -0.524    48.755    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.755    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 46.863    

Slack (MET) :             46.894ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.839ns (28.134%)  route 2.143ns (71.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.676     2.253    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.377 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.377    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029    49.271    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         49.271    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 46.894    

Slack (MET) :             46.894ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.839ns (28.115%)  route 2.145ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.678     2.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.379 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.379    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031    49.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         49.273    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                 46.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.262    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.468    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.393    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.263    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.469    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.075    -0.394    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.467    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.392    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_3
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.467    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.075    -0.392    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.080    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
                         clock pessimism              0.246    -0.454    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.334    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.581    -0.479    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.260    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.847    -0.716    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.479    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.060    -0.419    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.579    -0.481    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.262    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.845    -0.718    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.481    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.060    -0.421    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.590    -0.470    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.251    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.859    -0.704    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.470    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.060    -0.410    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.250    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.469    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.060    -0.409    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.468    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.060    -0.408    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   main_design_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     ILOGIC_X0Y50     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         50.000      48.526     OLOGIC_X0Y62     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X3Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X2Y31      main_design_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_dec_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X4Y31      main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.DRR_Overrun_reg_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.Rx_FIFO_Full_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X41Y39     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.rx_empty_no_fifo_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y40     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.xfer_done_fifo_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X42Y41     main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_design_clk_wiz_1_0
  To Clock:  clkfbout_main_design_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_design_clk_wiz_1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   main_design_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.014    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.014    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.242%)  route 0.727ns (83.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.727     0.388    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070     0.118    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.500%)  route 0.714ns (83.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.714     0.374    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.828    -0.735    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.211     0.028    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.070     0.098    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.062%)  route 0.790ns (80.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.790     0.450    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.495 r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.495    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.855    -0.708    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.211     0.055    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     0.176    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.188%)  route 0.787ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.787     0.448    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.071     0.119    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.000%)  route 0.793ns (81.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.793     0.454    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[0].sie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]_1
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.847    -0.716    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/C
                         clock pessimism              0.552    -0.164    
                         clock uncertainty            0.211     0.047    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.092     0.139    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.323%)  route 0.829ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.829     0.490    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.535    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     0.140    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.950%)  route 0.850ns (82.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.850     0.511    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.556 r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_i_1__0/O
                         net (fo=1, routed)           0.000     0.556    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_2
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.211     0.036    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.127    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.350%)  route 0.886ns (82.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.886     0.547    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.592 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.140    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.911%)  route 0.914ns (83.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.914     0.574    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.619 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.619    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.140    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.416%)  route 0.947ns (83.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.947     0.608    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.653 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CIE_GEN.CIE_BIT_GEN[0].cie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.653    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.091     0.139    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.973ns (34.407%)  route 5.668ns (65.593%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.984     7.956    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[5]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 3.099ns (36.115%)  route 5.482ns (63.885%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          1.035     6.647    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.348     6.995 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__184/O
                         net (fo=3, routed)           0.901     7.897    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.513ns (38.580%)  route 5.593ns (61.419%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.664    -0.694    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.275 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           0.978     0.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[8]
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.296     0.998 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     0.998    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=8, routed)           0.688     2.356    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_jump_wanted
    SLICE_X27Y17         LUT5 (Prop_lut5_I2_O)        0.332     2.688 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_46/O
                         net (fo=5, routed)           0.360     3.049    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.bt_ex_imm_cond_branch_reg
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.173 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__78/O
                         net (fo=3, routed)           0.352     3.525    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.ex_prediction_bits_reg[3]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.124     3.649 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.649    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.140 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.233    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.591 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.046    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.373 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.825    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.949 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.790     7.738    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.862 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2/O
                         net (fo=1, routed)           0.425     8.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.411 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_1/O
                         net (fo=1, routed)           0.000     8.411    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg_0
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.498     8.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/C
                         clock pessimism              0.588     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.077     9.260    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.973ns (35.030%)  route 5.514ns (64.970%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.831     7.803    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.804ns (33.459%)  route 5.576ns (66.541%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.832     7.768    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[1]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 2.973ns (35.212%)  route 5.470ns (64.788%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.787     7.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.545     8.713    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.301    
                         clock uncertainty           -0.072     9.230    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.664    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 3.099ns (36.751%)  route 5.333ns (63.249%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          0.950     6.563    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.348     6.911 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__94/O
                         net (fo=4, routed)           0.838     7.748    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[7]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.804ns (33.671%)  route 5.524ns (66.329%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.779     7.715    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[3]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 3.453ns (38.408%)  route 5.537ns (61.592%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.251    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.609 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.064    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.391 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.843    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.777     7.743    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.867 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2/O
                         net (fo=1, routed)           0.315     8.182    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_1/O
                         net (fo=1, routed)           0.000     8.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg_0
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.491     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/C
                         clock pessimism              0.588     9.248    
                         clock uncertainty           -0.072     9.176    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077     9.253    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 4.220ns (48.423%)  route 4.495ns (51.577%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.713    -0.645    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     1.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[17]
                         net (fo=2, routed)           1.326     3.135    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[1]
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__213/O
                         net (fo=1, routed)           0.000     3.259    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.809    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_1
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.923    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/mem_read_cache_hit
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=33, routed)          0.000     4.037    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/mem_dcache_data_strobe
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.151    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_10
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.329 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=361, routed)         1.066     5.395    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.329     5.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[1]_i_1/O
                         net (fo=79, routed)          0.846     6.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.695 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/D_Reg[23]_i_2/O
                         net (fo=3, routed)           0.788     7.482    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_reg_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.119     7.601 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_i_1/O
                         net (fo=1, routed)           0.469     8.070    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I_n_1
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.563     8.732    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/C
                         clock pessimism              0.588     9.320    
                         clock uncertainty           -0.072     9.248    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)       -0.224     9.024    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.581    -0.479    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X3Y55          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.247    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[20]
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.850    -0.713    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/CLK
                         clock pessimism              0.249    -0.463    
                         clock uncertainty            0.072    -0.392    
    SLICE_X4Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.262    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.568    -0.492    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X7Y46          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.207    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[7]
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism              0.247    -0.479    
                         clock uncertainty            0.072    -0.408    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.225    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.577    -0.483    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X1Y60          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.144    -0.198    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[27]
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.846    -0.717    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.246    -0.470    
                         clock uncertainty            0.072    -0.399    
    SLICE_X0Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.216    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.110%)  route 0.278ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
                         clock uncertainty            0.072    -0.363    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296    -0.067    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.109%)  route 0.278ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
                         clock uncertainty            0.072    -0.363    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296    -0.067    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.386ns (79.147%)  route 0.102ns (20.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X12Y49         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/Q
                         net (fo=2, routed)           0.101    -0.226    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.057 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.057    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.004 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.004    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/q_asy[12]
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/C
                         clock pessimism              0.503    -0.228    
                         clock uncertainty            0.072    -0.156    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.022    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.618%)  route 0.168ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y58         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.193    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.268    -0.467    
                         clock uncertainty            0.072    -0.396    
    SLICE_X32Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.213    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.562    -0.498    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y53          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.254    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[5]
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/CLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.072    -0.410    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.281    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X19Y59         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.180    -0.181    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[26]
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.830    -0.733    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.072    -0.393    
    SLICE_X10Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.210    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.557    -0.503    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X33Y61         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.249    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[0]
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.268    -0.467    
                         clock uncertainty            0.072    -0.396    
    SLICE_X34Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.279    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.012    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.012    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.242%)  route 0.727ns (83.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.727     0.388    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070     0.120    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.500%)  route 0.714ns (83.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.714     0.374    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.828    -0.735    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.213     0.030    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.070     0.100    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.062%)  route 0.790ns (80.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.790     0.450    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.495 r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.495    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.855    -0.708    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.213     0.057    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     0.178    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.188%)  route 0.787ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.787     0.448    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.071     0.121    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.000%)  route 0.793ns (81.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.793     0.454    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[0].sie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]_1
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.847    -0.716    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/C
                         clock pessimism              0.552    -0.164    
                         clock uncertainty            0.213     0.049    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.092     0.141    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.323%)  route 0.829ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.829     0.490    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.535    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     0.142    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.950%)  route 0.850ns (82.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.850     0.511    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.556 r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_i_1__0/O
                         net (fo=1, routed)           0.000     0.556    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_2
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.213     0.038    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.129    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.350%)  route 0.886ns (82.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.886     0.547    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.592 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.142    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.911%)  route 0.914ns (83.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.914     0.574    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.619 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.619    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.142    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.416%)  route 0.947ns (83.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.947     0.608    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.653 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CIE_GEN.CIE_BIT_GEN[0].cie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.653    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.091     0.141    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out2_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       45.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.429ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.715ns (20.631%)  route 2.751ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.761     1.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.296     1.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           0.989     2.861    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.093    49.089    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.291    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.291    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                 45.429    

Slack (MET) :             45.785ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.715ns (23.257%)  route 2.359ns (76.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          0.977     0.791    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.087 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=2, routed)           1.382     2.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.093    49.089    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.255    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 45.785    

Slack (MET) :             46.407ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.089ns (31.030%)  route 2.421ns (68.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.314     2.557    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.905 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.905    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    49.312    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         49.312    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 46.407    

Slack (MET) :             46.587ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.828ns (24.542%)  route 2.546ns (75.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.755    -0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.147 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.983     0.836    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     0.960 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                         net (fo=11, routed)          0.882     1.843    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.967 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.680     2.647    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.771 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.771    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.077    49.357    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         49.357    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 46.587    

Slack (MET) :             46.595ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.089ns (32.794%)  route 2.232ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.125     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.717 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.717    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[4]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031    49.311    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.311    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 46.595    

Slack (MET) :             46.778ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.839ns (27.078%)  route 2.260ns (72.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.939     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     2.493 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.493    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    49.271    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         49.271    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 46.778    

Slack (MET) :             46.781ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.839ns (27.086%)  route 2.259ns (72.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.938     2.368    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.492    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    49.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         49.273    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                 46.781    

Slack (MET) :             46.863ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.715ns (28.636%)  route 1.782ns (71.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.296     1.217 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.675     1.893    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C
                         clock pessimism              0.626    49.373    
                         clock uncertainty           -0.093    49.279    
    SLICE_X42Y41         FDRE (Setup_fdre_C_R)       -0.524    48.755    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.755    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 46.863    

Slack (MET) :             46.894ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.839ns (28.134%)  route 2.143ns (71.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.676     2.253    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.377 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.377    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029    49.271    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         49.271    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 46.894    

Slack (MET) :             46.894ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.839ns (28.115%)  route 2.145ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.678     2.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.379 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.379    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031    49.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         49.273    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                 46.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.262    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.468    
                         clock uncertainty            0.093    -0.375    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.300    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.263    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.469    
                         clock uncertainty            0.093    -0.376    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.075    -0.301    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.093    -0.374    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.299    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_3
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.093    -0.374    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.075    -0.299    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.080    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.093    -0.361    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.241    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.581    -0.479    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.260    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.847    -0.716    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.093    -0.386    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.060    -0.326    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.579    -0.481    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.262    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.845    -0.718    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.481    
                         clock uncertainty            0.093    -0.388    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.060    -0.328    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.590    -0.470    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.251    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.859    -0.704    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.470    
                         clock uncertainty            0.093    -0.377    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.060    -0.317    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.250    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.469    
                         clock uncertainty            0.093    -0.376    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.060    -0.316    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.468    
                         clock uncertainty            0.093    -0.375    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.060    -0.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 2.973ns (34.407%)  route 5.668ns (65.593%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.984     7.956    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[5]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.956    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.581ns  (logic 3.099ns (36.115%)  route 5.482ns (63.885%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          1.035     6.647    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.348     6.995 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__184/O
                         net (fo=3, routed)           0.901     7.897    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.513ns (38.580%)  route 5.593ns (61.419%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 8.667 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.664    -0.694    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X22Y16         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.419    -0.275 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[21]/Q
                         net (fo=1, routed)           0.978     0.702    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[8]
    SLICE_X24Y14         LUT6 (Prop_lut6_I5_O)        0.296     0.998 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     0.998    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.511 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.511    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.668 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=8, routed)           0.688     2.356    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/ex_jump_wanted
    SLICE_X27Y17         LUT5 (Prop_lut5_I2_O)        0.332     2.688 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_46/O
                         net (fo=5, routed)           0.360     3.049    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.bt_ex_imm_cond_branch_reg
    SLICE_X28Y18         LUT3 (Prop_lut3_I2_O)        0.124     3.173 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__78/O
                         net (fo=3, routed)           0.352     3.525    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Use_BTC_2.ex_prediction_bits_reg[3]
    SLICE_X29Y18         LUT5 (Prop_lut5_I3_O)        0.124     3.649 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.649    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.140 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.233    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.591 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.046    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.373 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.825    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.949 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.790     7.738    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.862 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2/O
                         net (fo=1, routed)           0.425     8.287    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_2_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.411 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_i_1/O
                         net (fo=1, routed)           0.000     8.411    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg_0
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.498     8.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X32Y14         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg/C
                         clock pessimism              0.588     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X32Y14         FDRE (Setup_fdre_C_D)        0.077     9.260    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_XX_reg
  -------------------------------------------------------------------
                         required time                          9.260    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.973ns (35.030%)  route 5.514ns (64.970%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.831     7.803    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 2.804ns (33.459%)  route 5.576ns (66.541%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.832     7.768    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[1]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 2.973ns (35.212%)  route 5.470ns (64.788%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.421     5.579    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_28__1_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I5_O)        0.329     5.908 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/Using_FPGA.Native_i_37/O
                         net (fo=1, routed)           0.298     6.206    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_4
    SLICE_X33Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.330 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1/O
                         net (fo=1, routed)           0.518     6.848    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_28__1_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.972 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_5__25/O
                         net (fo=4, routed)           0.787     7.759    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_0[7]
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.545     8.713    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X2Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.301    
                         clock uncertainty           -0.072     9.230    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.664    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 3.099ns (36.751%)  route 5.333ns (63.249%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.099     5.257    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.355     5.612 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3/O
                         net (fo=44, routed)          0.950     6.563    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc[8]_i_3_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.348     6.911 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_3__94/O
                         net (fo=4, routed)           0.838     7.748    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/D[7]
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.544     8.712    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.300    
                         clock uncertainty           -0.072     9.229    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.663    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.804ns (33.671%)  route 5.524ns (66.329%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.746    -0.612    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Clk
    SLICE_X39Y17         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.156 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=5, routed)           1.163     1.007    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.131 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF/Using_FPGA.Native_i_2__54/O
                         net (fo=2, routed)           0.837     1.968    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
    SLICE_X24Y15         LUT4 (Prop_lut4_I3_O)        0.124     2.092 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_i_1__71/O
                         net (fo=1, routed)           0.000     2.092    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_6
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.472 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.472    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     2.753 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=131, routed)         0.936     3.689    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/ex_jump
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.367     4.056 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__97/O
                         net (fo=1, routed)           0.000     4.056    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_3
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     4.548 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=124, routed)         0.884     5.432    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_32__0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.332     5.764 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/Using_FPGA.Native_i_41/O
                         net (fo=1, routed)           0.433     6.197    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_8
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.321 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0/O
                         net (fo=1, routed)           0.491     6.812    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_32__0_n_0
    SLICE_X34Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.936 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_9__7/O
                         net (fo=4, routed)           0.779     7.715    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_0[3]
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.541     8.709    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.588     9.297    
                         clock uncertainty           -0.072     9.226    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.660    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 3.453ns (38.408%)  route 5.537ns (61.592%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 8.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.674    -0.684    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Clk
    SLICE_X32Y11         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[26].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           1.185     1.019    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry[0]
    SLICE_X30Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.143 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/bt_use_delayslot_target4_carry_i_3/O
                         net (fo=1, routed)           0.000     1.143    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[25].Gen_Instr_DFF_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.676 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.676    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.793 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.793    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__0_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.950 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4_carry__1/CO[1]
                         net (fo=3, routed)           0.473     2.423    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/bt_use_delayslot_target4
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.332     2.755 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[0]_i_8/O
                         net (fo=57, routed)          0.788     3.543    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/if_pc_reg[4]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.667 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/Using_FPGA.Native_i_2__53/O
                         net (fo=9, routed)           0.000     3.667    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/lopt_3
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.158 f  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=109, routed)         1.093     5.251    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/bt_jump
    SLICE_X31Y17         LUT2 (Prop_lut2_I1_O)        0.358     5.609 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc[7]_i_5/O
                         net (fo=1, routed)           0.455     6.064    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.327     6.391 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc[7]_i_2/O
                         net (fo=1, routed)           0.452     6.843    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc_reg[7]_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.BTC_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/if_pc[7]_i_1/O
                         net (fo=5, routed)           0.777     7.743    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_XX_reg[0]
    SLICE_X29Y18         LUT5 (Prop_lut5_I1_O)        0.124     7.867 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2/O
                         net (fo=1, routed)           0.315     8.182    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_2_n_0
    SLICE_X30Y19         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Use_BTC_2.Using_FPGA.bt_jump_carry_or/MUXCY_I/valid_Req_i_1/O
                         net (fo=1, routed)           0.000     8.306    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg_0
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.491     8.660    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X30Y19         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg/C
                         clock pessimism              0.588     9.248    
                         clock uncertainty           -0.072     9.176    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.077     9.253    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/valid_Req_reg
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.715ns  (logic 4.220ns (48.423%)  route 4.495ns (51.577%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.713    -0.645    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y2          RAMB36E1                                     r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     1.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[17]
                         net (fo=2, routed)           1.326     3.135    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[1]
    SLICE_X21Y11         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__213/O
                         net (fo=1, routed)           0.000     3.259    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.809 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.809    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_1
    SLICE_X21Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.923 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.923    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/mem_read_cache_hit
    SLICE_X21Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.037 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=33, routed)          0.000     4.037    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/mem_dcache_data_strobe
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.151 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.151    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_10
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     4.329 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=361, routed)         1.066     5.395    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
    SLICE_X23Y19         LUT3 (Prop_lut3_I2_O)        0.329     5.724 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_D[1]_i_1/O
                         net (fo=79, routed)          0.846     6.571    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg
    SLICE_X35Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.695 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/D_Reg[23]_i_2/O
                         net (fo=3, routed)           0.788     7.482    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_reg_0
    SLICE_X37Y23         LUT4 (Prop_lut4_I3_O)        0.119     7.601 r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I/subtract_i_1/O
                         net (fo=1, routed)           0.469     8.070    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/AddSub_Gen[0].MUXCY_XOR_I_n_1
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.563     8.732    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/Clk
    SLICE_X38Y23         FDRE                                         r  main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg/C
                         clock pessimism              0.588     9.320    
                         clock uncertainty           -0.072     9.248    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)       -0.224     9.024    main_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/subtract_reg
  -------------------------------------------------------------------
                         required time                          9.024    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.581    -0.479    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X3Y55          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.247    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[20]
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.850    -0.713    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X4Y54          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32/CLK
                         clock pessimism              0.249    -0.463    
                         clock uncertainty            0.072    -0.392    
    SLICE_X4Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.262    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.568    -0.492    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/aclk
    SLICE_X7Y46          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_re_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.207    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[7]
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y46          SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism              0.247    -0.479    
                         clock uncertainty            0.072    -0.408    
    SLICE_X6Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.225    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.577    -0.483    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X1Y60          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[10]/Q
                         net (fo=1, routed)           0.144    -0.198    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[27]
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.846    -0.717    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X0Y60          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32/CLK
                         clock pessimism              0.246    -0.470    
                         clock uncertainty            0.072    -0.399    
    SLICE_X0Y60          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.216    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.110%)  route 0.278ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[24]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
                         clock uncertainty            0.072    -0.363    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296    -0.067    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.109%)  route 0.278ns (62.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X6Y48          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[26]/Q
                         net (fo=1, routed)           0.278    -0.049    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.877    -0.685    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.435    
                         clock uncertainty            0.072    -0.363    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[25])
                                                      0.296    -0.067    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.386ns (79.147%)  route 0.102ns (20.853%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.569    -0.491    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X12Y49         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1/Q
                         net (fo=2, routed)           0.101    -0.226    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[8]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169    -0.057 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.057    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.004 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incrementer/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.004    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/q_asy[12]
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X10Y50         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff/C
                         clock pessimism              0.503    -0.228    
                         clock uncertainty            0.072    -0.156    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.134    -0.022    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[12].ff
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.618%)  route 0.168ns (54.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y58         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.193    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X32Y58         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.268    -0.467    
                         clock uncertainty            0.072    -0.396    
    SLICE_X32Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.213    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.562    -0.498    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X9Y53          FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.254    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[5]
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.832    -0.731    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X8Y52          SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/CLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.072    -0.410    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.281    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.930%)  route 0.180ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.558    -0.502    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X19Y59         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.180    -0.181    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[26]
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.830    -0.733    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X10Y59         SRLC32E                                      r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32/CLK
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.072    -0.393    
    SLICE_X10Y59         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.210    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.557    -0.503    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/aclk
    SLICE_X33Y61         FDRE                                         r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.249    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[0]
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.827    -0.736    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/aclk
    SLICE_X34Y60         SRL16E                                       r  main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.268    -0.467    
                         clock uncertainty            0.072    -0.396    
    SLICE_X34Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.279    main_design_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.211     8.760    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.109    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.014    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.211     8.762    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.014    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.242%)  route 0.727ns (83.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.727     0.388    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070     0.118    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.500%)  route 0.714ns (83.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.714     0.374    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.828    -0.735    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.211     0.028    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.070     0.098    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.062%)  route 0.790ns (80.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.790     0.450    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.495 r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.495    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.855    -0.708    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.211     0.055    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     0.176    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.176    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.188%)  route 0.787ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.787     0.448    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.071     0.119    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.000%)  route 0.793ns (81.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.793     0.454    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[0].sie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]_1
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.847    -0.716    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/C
                         clock pessimism              0.552    -0.164    
                         clock uncertainty            0.211     0.047    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.092     0.139    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.323%)  route 0.829ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.829     0.490    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.535    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     0.140    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.950%)  route 0.850ns (82.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.850     0.511    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.556 r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_i_1__0/O
                         net (fo=1, routed)           0.000     0.556    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_2
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.211     0.036    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.127    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.350%)  route 0.886ns (82.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.886     0.547    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.592 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.140    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.911%)  route 0.914ns (83.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.914     0.574    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.619 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.619    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.140    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.416%)  route 0.947ns (83.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.947     0.608    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.653 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CIE_GEN.CIE_BIT_GEN[0].cie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.653    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.211     0.048    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.091     0.139    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.513    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.606ns (8.506%)  route 6.518ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.196     6.486    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.500     8.669    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X18Y38         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.303     8.971    
                         clock uncertainty           -0.213     8.758    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.653     8.105    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.105    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][6]
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 0.606ns (8.711%)  route 6.351ns (91.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          2.029     6.319    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X17Y41         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X17Y41         FDRE (Setup_fdre_C_R)       -0.653     8.107    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.012    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.762ns  (logic 0.606ns (8.961%)  route 6.156ns (91.039%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.720    -0.638    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.182 f  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          4.322     4.140    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aresetn
    SLICE_X28Y39         LUT1 (Prop_lut1_I0_O)        0.150     4.290 r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_i_1/O
                         net (fo=59, routed)          1.834     6.124    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.502     8.671    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X16Y42         FDRE                                         r  main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]/C
                         clock pessimism              0.303     8.973    
                         clock uncertainty           -0.213     8.760    
    SLICE_X16Y42         FDRE (Setup_fdre_C_R)       -0.748     8.012    main_design_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_register_array_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.012    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  1.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.141ns (16.242%)  route 0.727ns (83.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.727     0.388    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.070     0.120    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.500%)  route 0.714ns (83.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.714     0.374    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.828    -0.735    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y32          FDRE                                         r  main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.213     0.030    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.070     0.100    main_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.062%)  route 0.790ns (80.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.790     0.450    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.495 r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.495    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.855    -0.708    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X4Y43          FDRE                                         r  main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.213     0.057    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     0.178    main_design_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.188%)  route 0.787ns (84.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.787     0.448    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.071     0.121    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.000%)  route 0.793ns (81.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.793     0.454    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SIE_GEN.SIE_BIT_GEN[0].sie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.499    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]_1
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.847    -0.716    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y32          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]/C
                         clock pessimism              0.552    -0.164    
                         clock uncertainty            0.213     0.049    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.092     0.141    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[0].sie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.323%)  route 0.829ns (81.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.829     0.490    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn
    SLICE_X3Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.535 r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.535    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X3Y16          FDRE                                         r  main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     0.142    main_design_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.950%)  route 0.850ns (82.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=12, routed)          0.850     0.511    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X9Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.556 r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_i_1__0/O
                         net (fo=1, routed)           0.000     0.556    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_2
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.836    -0.727    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X9Y3           FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.213     0.038    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     0.129    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.350%)  route 0.886ns (82.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.886     0.547    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.592 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1/O
                         net (fo=1, routed)           0.000     0.592    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.142    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.911%)  route 0.914ns (83.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.914     0.574    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.619 r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.619    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.092     0.142    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[0].ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.416%)  route 0.947ns (83.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.580    -0.480    main_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y31          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  main_design_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=61, routed)          0.947     0.608    main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.653 r  main_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CIE_GEN.CIE_BIT_GEN[0].cie[0]_i_1/O
                         net (fo=1, routed)           0.000     0.653    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]_1
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.848    -0.715    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X2Y33          FDRE                                         r  main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]/C
                         clock pessimism              0.552    -0.163    
                         clock uncertainty            0.213     0.050    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.091     0.141    main_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/CIE_GEN.CIE_BIT_GEN[0].cie_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_design_clk_wiz_1_0_1
  To Clock:  clk_out2_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       45.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.429ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.715ns (20.631%)  route 2.751ns (79.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.761     1.576    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/scndry_out
    SLICE_X43Y52         LUT1 (Prop_lut1_I0_O)        0.296     1.872 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           0.989     2.861    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.093    49.089    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_R)       -0.798    48.291    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.291    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                 45.429    

Slack (MET) :             45.785ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.715ns (23.257%)  route 2.359ns (76.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 48.708 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          0.977     0.791    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.296     1.087 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=2, routed)           1.382     2.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.540    48.708    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y62         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.473    49.182    
                         clock uncertainty           -0.093    49.089    
    OLOGIC_X0Y62         FDRE (Setup_fdre_C_D)       -0.834    48.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         48.255    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 45.785    

Slack (MET) :             46.407ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 1.089ns (31.030%)  route 2.421ns (68.970%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.314     2.557    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.905 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.905    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[0]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.032    49.312    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         49.312    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                 46.407    

Slack (MET) :             46.587ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.828ns (24.542%)  route 2.546ns (75.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.755    -0.603    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456    -0.147 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.983     0.836    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124     0.960 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_i_3/O
                         net (fo=11, routed)          0.882     1.843    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.967 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_2/O
                         net (fo=1, routed)           0.680     2.647    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.771 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.771    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg[7]_i_1_n_0
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X42Y43         FDRE (Setup_fdre_C_D)        0.077    49.357    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         49.357    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                 46.587    

Slack (MET) :             46.595ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.089ns (32.794%)  route 2.232ns (67.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.322     1.243 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RATIO_OF_2_GENERATE.Shift_Reg[0]_i_3/O
                         net (fo=6, routed)           1.125     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.348     2.717 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/RATIO_OF_2_GENERATE.Shift_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.717    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[0]_1[4]
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]/C
                         clock pessimism              0.626    49.374    
                         clock uncertainty           -0.093    49.280    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.031    49.311    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Shift_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         49.311    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                 46.595    

Slack (MET) :             46.778ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.839ns (27.078%)  route 2.260ns (72.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.939     2.369    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I3_O)        0.124     2.493 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1/O
                         net (fo=1, routed)           0.000     2.493    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.029    49.271    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         49.271    
                         arrival time                          -2.493    
  -------------------------------------------------------------------
                         slack                                 46.778    

Slack (MET) :             46.781ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.839ns (27.086%)  route 2.259ns (72.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.320     1.134    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.430 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2/O
                         net (fo=2, routed)           0.938     2.368    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[2]_i_2_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.492 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.492    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[5]_i_1_n_0
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y43         FDRE (Setup_fdre_C_D)        0.031    49.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         49.273    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                 46.781    

Slack (MET) :             46.863ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 0.715ns (28.636%)  route 1.782ns (71.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 48.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.754    -0.604    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.185 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=10, routed)          1.107     0.921    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.296     1.217 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count[4]_i_1/O
                         net (fo=5, routed)           0.675     1.893    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Count0
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.578    48.747    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]/C
                         clock pessimism              0.626    49.373    
                         clock uncertainty           -0.093    49.279    
    SLICE_X42Y41         FDRE (Setup_fdre_C_R)       -0.524    48.755    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.755    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                 46.863    

Slack (MET) :             46.894ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.839ns (28.134%)  route 2.143ns (71.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.676     2.253    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I4_O)        0.124     2.377 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.377    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029    49.271    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]
  -------------------------------------------------------------------
                         required time                         49.271    
                         arrival time                          -2.377    
  -------------------------------------------------------------------
                         slack                                 46.894    

Slack (MET) :             46.894ns  (required time - arrival time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@50.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.839ns (28.115%)  route 2.145ns (71.885%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 48.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.753    -0.605    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/ext_spi_clk
    SLICE_X39Y39         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.186 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.467     1.281    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.sck_d11_reg_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.296     1.577 f  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3/O
                         net (fo=2, routed)           0.678     2.255    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[3]_i_3_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.379 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.379    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[4]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    47.168 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         1.579    48.748    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X41Y44         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.588    49.336    
                         clock uncertainty           -0.093    49.242    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031    49.273    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         49.273    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                 46.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.262    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.468    
                         clock uncertainty            0.093    -0.375    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.075    -0.300    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.263    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/ext_spi_clk
    SLICE_X36Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.469    
                         clock uncertainty            0.093    -0.376    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.075    -0.301    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X40Y41         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.093    -0.374    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.075    -0.299    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.261    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_3
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X40Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.467    
                         clock uncertainty            0.093    -0.374    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.075    -0.299    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.593    -0.467    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X43Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=9, routed)           0.080    -0.246    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.201 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps[0]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.862    -0.701    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X42Y40         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.093    -0.361    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120    -0.241    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/FSM_sequential_LOCAL_TX_EMPTY_RX_FULL_FIFO_0_GEN.spi_cntrl_ps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.581    -0.479    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.260    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.847    -0.716    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X4Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.479    
                         clock uncertainty            0.093    -0.386    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.060    -0.326    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.579    -0.481    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.262    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.845    -0.718    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y32          FDRE                                         r  main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.481    
                         clock uncertainty            0.093    -0.388    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.060    -0.328    main_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.590    -0.470    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.251    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/s_level_out_d1_cdc_to
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.859    -0.704    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/ext_spi_clk
    SLICE_X38Y38         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.233    -0.470    
                         clock uncertainty            0.093    -0.377    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.060    -0.317    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.591    -0.469    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.250    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_1
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.860    -0.703    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y42         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.469    
                         clock uncertainty            0.093    -0.376    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.060    -0.316    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_design_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_main_design_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_design_clk_wiz_1_0 rise@0.000ns - clk_out2_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.592    -0.468    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.249    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/s_level_out_bus_d2_7
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out2_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=167, routed)         0.861    -0.702    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/ext_spi_clk
    SLICE_X38Y43         FDRE                                         r  main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.233    -0.468    
                         clock uncertainty            0.093    -0.375    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.060    -0.315    main_design_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.TR_DATA_SYNC_AX2SP_GEN_CDC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.319     8.910    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     8.871    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.784    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.784    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.319     8.910    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     8.871    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.784    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.784    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_main_design_clk_wiz_1_0
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.361     8.868    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.868    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.072     9.229    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.319     8.910    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.825    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.825    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.510    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.072     9.230    
    SLICE_X13Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     8.871    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.784    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.784    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.229    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.498    -0.234    
                         clock uncertainty            0.072    -0.162    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.254    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_main_design_clk_wiz_1_0_1
  To Clock:  clk_out1_main_design_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.071     9.230    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.869    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.071     9.230    
    SLICE_X12Y3          FDPE (Recov_fdpe_C_PRE)     -0.361     8.869    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.071     9.230    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.361     8.869    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.718ns (23.311%)  route 2.362ns (76.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 8.679 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.269     2.407    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y3          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.510     8.679    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y3          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.622     9.301    
                         clock uncertainty           -0.071     9.230    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.319     8.911    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.911    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.071     9.231    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.826    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.071     9.231    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.826    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.071     9.231    
    SLICE_X13Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.826    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.557ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.718ns (24.027%)  route 2.270ns (75.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 8.680 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.177     2.315    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X13Y1          FDPE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.511     8.680    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y1          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.622     9.302    
                         clock uncertainty           -0.071     9.231    
    SLICE_X13Y1          FDPE (Recov_fdpe_C_PRE)     -0.359     8.872    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                  6.557    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.071     9.190    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.785    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@10.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.689%)  route 1.972ns (73.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.685    -0.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y2          FDPE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.254 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.093     0.839    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X14Y3          LUT3 (Prop_lut3_I2_O)        0.299     1.138 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.879     2.017    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X17Y1          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       1.504     8.673    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y1          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.071     9.190    
    SLICE_X17Y1          FDCE (Recov_fdce_C_CLR)     -0.405     8.785    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  6.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X24Y0          FDCE (Remov_fdce_C_CLR)     -0.067    -0.301    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.127%)  route 0.403ns (65.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     0.115    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_main_design_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns - clk_out1_main_design_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.209ns (34.023%)  route 0.405ns (65.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.563    -0.497    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.164    -0.333 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.147    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.102 f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.219     0.117    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y0          FDCE                                         f  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_main_design_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    main_design_i/clk_wiz_1/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  main_design_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    main_design_i/clk_wiz_1/inst/clk_in1_main_design_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  main_design_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    main_design_i/clk_wiz_1/inst/clk_out1_main_design_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  main_design_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=10045, routed)       0.831    -0.732    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y0          FDCE                                         r  main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X25Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -0.326    main_design_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.443    





