

================================================================
== Vitis HLS Report for 'conv2D0'
================================================================
* Date:           Wed Mar 27 16:45:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|  20|      -|      -|    -|
|Expression       |        -|   -|      0|    124|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|    656|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     56|    -|
|Register         |        -|   -|     71|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  20|     71|    836|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  25|     ~0|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_8s_8_1_1_U1   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U2   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U3   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U4   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U5   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U6   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U7   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U8   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U9   |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U10  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U11  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U12  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U13  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U14  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U15  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    |mul_8s_8s_8_1_1_U16  |mul_8s_8s_8_1_1  |        0|   0|  0|  41|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 656|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U17  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U18  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U19  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U20  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U21  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U22  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U23  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U24  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U25  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U26  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U27  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U28  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U29  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U30  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U31  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U32  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U33  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U34  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U35  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U36  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_10_fu_428_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln42_14_fu_390_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln42_18_fu_438_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln42_22_fu_402_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln42_26_fu_448_p2  |         +|   0|  0|   8|           8|           8|
    |add_ln42_2_fu_418_p2   |         +|   0|  0|   8|           8|           8|
    |add_ln42_30_fu_414_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln42_6_fu_376_p2   |         +|   0|  0|  15|           8|           8|
    |img_out_0              |         +|   0|  0|   8|           8|           8|
    |img_out_1              |         +|   0|  0|   8|           8|           8|
    |img_out_2              |         +|   0|  0|   8|           8|           8|
    |img_out_3              |         +|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 124|          96|          96|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  42|          8|    1|          8|
    |weights_0_address0  |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  56|         11|    2|         11|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |add_ln42_14_reg_905     |  8|   0|    8|          0|
    |add_ln42_22_reg_920     |  8|   0|    8|          0|
    |add_ln42_30_reg_935     |  8|   0|    8|          0|
    |add_ln42_6_reg_890      |  8|   0|    8|          0|
    |ap_CS_fsm               |  7|   0|    7|          0|
    |weights_1_load_reg_824  |  8|   0|    8|          0|
    |weights_2_load_reg_832  |  8|   0|    8|          0|
    |weights_4_load_reg_796  |  8|   0|    8|          0|
    |weights_7_load_reg_745  |  8|   0|    8|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 71|   0|   71|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       conv2D0|  return value|
|img_in_0            |   in|    8|     ap_none|      img_in_0|       pointer|
|img_in_1            |   in|    8|     ap_none|      img_in_1|       pointer|
|img_in_2            |   in|    8|     ap_none|      img_in_2|       pointer|
|img_in_3            |   in|    8|     ap_none|      img_in_3|       pointer|
|img_in_4            |   in|    8|     ap_none|      img_in_4|       pointer|
|img_in_5            |   in|    8|     ap_none|      img_in_5|       pointer|
|img_in_6            |   in|    8|     ap_none|      img_in_6|       pointer|
|img_in_7            |   in|    8|     ap_none|      img_in_7|       pointer|
|img_in_8            |   in|    8|     ap_none|      img_in_8|       pointer|
|img_in_9            |   in|    8|     ap_none|      img_in_9|       pointer|
|img_in_10           |   in|    8|     ap_none|     img_in_10|       pointer|
|img_in_11           |   in|    8|     ap_none|     img_in_11|       pointer|
|img_in_12           |   in|    8|     ap_none|     img_in_12|       pointer|
|img_in_13           |   in|    8|     ap_none|     img_in_13|       pointer|
|img_in_14           |   in|    8|     ap_none|     img_in_14|       pointer|
|img_in_15           |   in|    8|     ap_none|     img_in_15|       pointer|
|img_out_0           |  out|    8|      ap_vld|     img_out_0|       pointer|
|img_out_0_ap_vld    |  out|    1|      ap_vld|     img_out_0|       pointer|
|img_out_1           |  out|    8|      ap_vld|     img_out_1|       pointer|
|img_out_1_ap_vld    |  out|    1|      ap_vld|     img_out_1|       pointer|
|img_out_2           |  out|    8|      ap_vld|     img_out_2|       pointer|
|img_out_2_ap_vld    |  out|    1|      ap_vld|     img_out_2|       pointer|
|img_out_3           |  out|    8|      ap_vld|     img_out_3|       pointer|
|img_out_3_ap_vld    |  out|    1|      ap_vld|     img_out_3|       pointer|
|weights_0_address0  |  out|    1|   ap_memory|     weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|     weights_0|         array|
|weights_0_q0        |   in|    8|   ap_memory|     weights_0|         array|
|weights_1_address0  |  out|    1|   ap_memory|     weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|     weights_1|         array|
|weights_1_q0        |   in|    8|   ap_memory|     weights_1|         array|
|weights_2_address0  |  out|    1|   ap_memory|     weights_2|         array|
|weights_2_ce0       |  out|    1|   ap_memory|     weights_2|         array|
|weights_2_q0        |   in|    8|   ap_memory|     weights_2|         array|
|weights_3_address0  |  out|    1|   ap_memory|     weights_3|         array|
|weights_3_ce0       |  out|    1|   ap_memory|     weights_3|         array|
|weights_3_q0        |   in|    8|   ap_memory|     weights_3|         array|
|weights_4_address0  |  out|    1|   ap_memory|     weights_4|         array|
|weights_4_ce0       |  out|    1|   ap_memory|     weights_4|         array|
|weights_4_q0        |   in|    8|   ap_memory|     weights_4|         array|
|weights_5_address0  |  out|    1|   ap_memory|     weights_5|         array|
|weights_5_ce0       |  out|    1|   ap_memory|     weights_5|         array|
|weights_5_q0        |   in|    8|   ap_memory|     weights_5|         array|
|weights_6_address0  |  out|    1|   ap_memory|     weights_6|         array|
|weights_6_ce0       |  out|    1|   ap_memory|     weights_6|         array|
|weights_6_q0        |   in|    8|   ap_memory|     weights_6|         array|
|weights_7_address0  |  out|    1|   ap_memory|     weights_7|         array|
|weights_7_ce0       |  out|    1|   ap_memory|     weights_7|         array|
|weights_7_q0        |   in|    8|   ap_memory|     weights_7|         array|
+--------------------+-----+-----+------------+--------------+--------------+

