<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p940" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_940{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_940{left:473px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.12px;}
#t3_940{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_940{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_940{left:96px;bottom:1040px;letter-spacing:-0.09px;word-spacing:0.01px;}
#t6_940{left:291px;bottom:1039px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_940{left:96px;bottom:1018px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_940{left:96px;bottom:987px;}
#t9_940{left:124px;bottom:987px;letter-spacing:0.13px;word-spacing:0.66px;}
#ta_940{left:124px;bottom:966px;letter-spacing:0.1px;word-spacing:-0.76px;}
#tb_940{left:124px;bottom:945px;letter-spacing:0.13px;word-spacing:-0.35px;}
#tc_940{left:124px;bottom:923px;letter-spacing:0.15px;word-spacing:-0.51px;}
#td_940{left:96px;bottom:896px;}
#te_940{left:124px;bottom:896px;letter-spacing:0.14px;word-spacing:1.71px;}
#tf_940{left:124px;bottom:874px;letter-spacing:0.13px;word-spacing:2.95px;}
#tg_940{left:124px;bottom:853px;letter-spacing:0.09px;word-spacing:3.51px;}
#th_940{left:124px;bottom:831px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_940{left:96px;bottom:804px;}
#tj_940{left:124px;bottom:804px;letter-spacing:0.14px;word-spacing:0.87px;}
#tk_940{left:124px;bottom:783px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tl_940{left:96px;bottom:755px;}
#tm_940{left:124px;bottom:755px;letter-spacing:0.14px;word-spacing:1.09px;}
#tn_940{left:124px;bottom:734px;letter-spacing:0.13px;word-spacing:0.33px;}
#to_940{left:124px;bottom:712px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tp_940{left:96px;bottom:677px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tq_940{left:96px;bottom:637px;letter-spacing:0.12px;}
#tr_940{left:157px;bottom:637px;letter-spacing:0.14px;word-spacing:0.04px;}
#ts_940{left:96px;bottom:602px;letter-spacing:0.13px;word-spacing:-0.78px;}
#tt_940{left:96px;bottom:581px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tu_940{left:96px;bottom:560px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_940{left:96px;bottom:538px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tw_940{left:96px;bottom:517px;letter-spacing:0.12px;word-spacing:-0.5px;}
#tx_940{left:96px;bottom:482px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_940{left:96px;bottom:460px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tz_940{left:96px;bottom:430px;}
#t10_940{left:124px;bottom:430px;letter-spacing:0.14px;word-spacing:0.44px;}
#t11_940{left:124px;bottom:408px;letter-spacing:0.13px;word-spacing:-0.09px;}
#t12_940{left:124px;bottom:387px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t13_940{left:96px;bottom:359px;}
#t14_940{left:124px;bottom:359px;letter-spacing:0.14px;word-spacing:6.66px;}
#t15_940{left:124px;bottom:338px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t16_940{left:96px;bottom:310px;}
#t17_940{left:124px;bottom:310px;letter-spacing:0.15px;word-spacing:1.32px;}
#t18_940{left:124px;bottom:289px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t19_940{left:96px;bottom:262px;}
#t1a_940{left:124px;bottom:262px;letter-spacing:0.15px;word-spacing:6.72px;}
#t1b_940{left:124px;bottom:240px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_940{left:96px;bottom:213px;}
#t1d_940{left:124px;bottom:213px;letter-spacing:0.14px;word-spacing:-0.11px;}
#t1e_940{left:124px;bottom:191px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1f_940{left:96px;bottom:156px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1g_940{left:96px;bottom:135px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1h_940{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_940{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_940{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_940{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_940{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_940{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_940{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_940{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts940" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg940Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg940" style="-webkit-user-select: none;"><object width="935" height="1210" data="940/940.svg" type="image/svg+xml" id="pdf940" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_940" class="t s1_940">485 </span><span id="t2_940" class="t s2_940">Processor Initialization and Long Mode Activation </span>
<span id="t3_940" class="t s1_940">AMD64 Technology </span><span id="t4_940" class="t s1_940">24593—Rev. 3.41—June 2023 </span>
<span id="t5_940" class="t s3_940">SSE State Initialization. </span><span id="t6_940" class="t s4_940">Platform firmware or system software must also prepare the processor to </span>
<span id="t7_940" class="t s4_940">allow execution of SSE instructions. The required preparations include: </span>
<span id="t8_940" class="t s5_940">• </span><span id="t9_940" class="t s4_940">Leaving CR0.EM cleared to 0 to allow execution of the SSE instructions. If CR0.EM is set to 1, </span>
<span id="ta_940" class="t s4_940">attempted execution of the SSE instructions except FXSAVE/FXRSTOR causes an invalid-opcode </span>
<span id="tb_940" class="t s4_940">exception (#UD). An attempt to execute either of these instructions when CR0.EM is set results in </span>
<span id="tc_940" class="t s4_940">a #NM exception. </span>
<span id="td_940" class="t s5_940">• </span><span id="te_940" class="t s4_940">Enabling the SSE instructions by setting CR4.OSFXSR to 1. Software cannot execute the SSE </span>
<span id="tf_940" class="t s4_940">instructions unless this bit is set. Setting this bit also indicates that system software uses the </span>
<span id="tg_940" class="t s4_940">FXSAVE and FXRSTOR instructions to save and restore, respectively, the SSE state. These </span>
<span id="th_940" class="t s4_940">instructions also save and restore the 64-bit media state and x87 floating-point state. </span>
<span id="ti_940" class="t s5_940">• </span><span id="tj_940" class="t s4_940">Indicating that system software uses the SIMD floating-point exception (#XF) for handling SSE </span>
<span id="tk_940" class="t s4_940">floating-point exceptions. This is done by setting CR4.OSXMMEXCPT to 1. </span>
<span id="tl_940" class="t s5_940">• </span><span id="tm_940" class="t s4_940">Setting (optionally) the MXCSR mask bits to mask or unmask SSE floating-point exceptions as </span>
<span id="tn_940" class="t s4_940">desired. Because this register can be read and written by application software, it is not absolutely </span>
<span id="to_940" class="t s4_940">necessary for system software to initialize it. </span>
<span id="tp_940" class="t s4_940">Refer to “CR4 Register” on page 46 for additional information on these CR4 control bits. </span>
<span id="tq_940" class="t s6_940">14.2.4 </span><span id="tr_940" class="t s6_940">Model-Specific Initialization </span>
<span id="ts_940" class="t s4_940">Implementations of the AMD64 architecture can contain model-specific features and registers that are </span>
<span id="tt_940" class="t s4_940">not initialized by the processor and therefore require system-software initialization. System software </span>
<span id="tu_940" class="t s4_940">must use the CPUID instruction to determine which features are supported. Model-specific features </span>
<span id="tv_940" class="t s4_940">are generally configured using model-specific registers (MSRs), which can be read and written using </span>
<span id="tw_940" class="t s4_940">the RDMSR and WRMSR instructions, respectively. </span>
<span id="tx_940" class="t s4_940">Some of the model-specific features are pervasive across many processor implementations of the </span>
<span id="ty_940" class="t s4_940">AMD64 architecture and are therefore described within this volume. These include: </span>
<span id="tz_940" class="t s5_940">• </span><span id="t10_940" class="t s4_940">System-call extensions, which must be enabled in the EFER register before using the SYSCALL </span>
<span id="t11_940" class="t s4_940">and SYSRET instructions. See “System-Call Extension (SCE) Bit” on page 56 for information on </span>
<span id="t12_940" class="t s4_940">enabling these instructions. </span>
<span id="t13_940" class="t s5_940">• </span><span id="t14_940" class="t s4_940">Memory-typing MSRs. See “Memory-Type Range Registers (MTRRs)” on page 483 for </span>
<span id="t15_940" class="t s4_940">information on initializing and using these registers. </span>
<span id="t16_940" class="t s5_940">• </span><span id="t17_940" class="t s4_940">The machine-check mechanism. See “Initializing the Machine-Check Mechanism” on page 318 </span>
<span id="t18_940" class="t s4_940">for information on enabling and using this capability. </span>
<span id="t19_940" class="t s5_940">• </span><span id="t1a_940" class="t s4_940">Extensions to the debug mechanism. See “Software-Debug Resources” on page 390 for </span>
<span id="t1b_940" class="t s4_940">information on initializing and using these extensions. </span>
<span id="t1c_940" class="t s5_940">• </span><span id="t1d_940" class="t s4_940">The performance-monitoring resources. See “Performance Monitoring Counters” on page 410 for </span>
<span id="t1e_940" class="t s4_940">information on initializing and using these resources. </span>
<span id="t1f_940" class="t s4_940">Initialization of other model-specific features used by the page-translation mechanism and long mode </span>
<span id="t1g_940" class="t s4_940">are described throughout the remainder of this section. </span>
<span id="t1h_940" class="t s7_940">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
