assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq13 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementSlotTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ReservedMulticast == 1652522221569) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MRxClk ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TypeLengthOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::TypeLength == 34824) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::LatchedTimerValue == 0) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::PauseTimer == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::AssembledTimerValue == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq15 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Divider2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DetectionWindow ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq16 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SlotFinished ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq14 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq17 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::SlotTimer == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::Pause ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrmWAddr ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::OpCodeOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq18 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::SetPauseTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq12 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPauseFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DecrementPauseTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474947348732) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474940503291) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474939560187) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 14421249) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 41372420) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 58588422) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474927703290) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 14421249) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 14421249) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474925259001) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474927703290) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474974573311) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474912933112)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 58588422) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 37345540) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 58588422) && (eth_receivecontrol_::MAC <= 281474972121343)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474972121343) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474939560187)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 41372420) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 71047432) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474900840694)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 74178824) && (eth_receivecontrol_::MAC <= 281474974573311)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474931098874)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 74178824) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 71047432) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 89806090) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 58588422) && (eth_receivecontrol_::MAC <= 281474912933112)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 89806090) && (eth_receivecontrol_::MAC <= 281474947348732)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474897509110)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474940503291) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 103566092) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 87429386) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474900840694)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 109984525) && (eth_receivecontrol_::MAC <= 281474925259001)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 74178824) && (eth_receivecontrol_::MAC <= 281474912933112)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 14421249) && (eth_receivecontrol_::MAC <= 281474887320821)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 103566092) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 49624837) && (eth_receivecontrol_::MAC <= 281474900840694)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 71047432) && (eth_receivecontrol_::MAC <= 281474921286905)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 87429386) && (eth_receivecontrol_::MAC <= 281474887320821)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 118437134) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 113912589) && (eth_receivecontrol_::MAC <= 281474912933112)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 110710541) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 110710541) && (eth_receivecontrol_::MAC <= 281474940503291)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474882301684)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 135339792) && (eth_receivecontrol_::MAC <= 281474923386617)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 119192334) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 137827600) && (eth_receivecontrol_::MAC <= 281474912933112)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 103566092) && (eth_receivecontrol_::MAC <= 281474907489015)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 123165454) && (eth_receivecontrol_::MAC <= 281474927703290)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474821955309)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 103566092) && (eth_receivecontrol_::MAC <= 281474882301684)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 160312595) && (eth_receivecontrol_::MAC <= 281474870193907)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 211258649) && (eth_receivecontrol_::MAC <= 281474897509110)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 219576602) && (eth_receivecontrol_::MAC <= 281474900840694)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 9447169) && (eth_receivecontrol_::MAC <= 281474462845634)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 802416479) && (eth_receivecontrol_::MAC <= 281474974573311) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1)) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 129) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 129) && (eth_receivecontrol_::RxData <= 255)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 129) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 66) && (eth_receivecontrol_::RxData <= 131)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 65)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 193) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 255)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 81) && (eth_receivecontrol_::RxData <= 167)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 171) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 82) && (eth_receivecontrol_::RxData <= 168) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 82) && (eth_receivecontrol_::RxData <= 168)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 82) && (eth_receivecontrol_::RxData <= 168) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 82) && (eth_receivecontrol_::RxData <= 168)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122)) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 247)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 192)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 40) && (eth_receivecontrol_::RxData <= 84)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 3)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 43) && (eth_receivecontrol_::RxData <= 84)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 131)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 213) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 214) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 42)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 125)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 213)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 171) && (eth_receivecontrol_::RxData <= 212)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 29) && (eth_receivecontrol_::RxData <= 62)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 39)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 30) && (eth_receivecontrol_::RxData <= 63)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 222)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 64) && (eth_receivecontrol_::RxData <= 97)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 27) && (eth_receivecontrol_::RxData <= 57)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 170)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 98) && (eth_receivecontrol_::RxData <= 131)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 193) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 223) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 29) && (eth_receivecontrol_::RxData <= 58)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 91) && (eth_receivecontrol_::RxData <= 122)) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 124) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 124) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 166)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 153)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 167) && (eth_receivecontrol_::RxData <= 200)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 201)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 90)) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 229) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 229) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 154) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 59) && (eth_receivecontrol_::RxData <= 84)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 138) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 201) && (eth_receivecontrol_::RxData <= 227)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 24) && (eth_receivecontrol_::RxData <= 49)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 125) && (eth_receivecontrol_::RxData <= 152)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 230) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 124)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 229)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 112) && (eth_receivecontrol_::RxData <= 137)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 73) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 28)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 202) && (eth_receivecontrol_::RxData <= 227)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 28)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 58) && (eth_receivecontrol_::RxData <= 83)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 178) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 29)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 191) && (eth_receivecontrol_::RxData <= 247)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 111)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 72)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 159)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 42) && (eth_receivecontrol_::RxData <= 62)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 84) && (eth_receivecontrol_::RxData <= 108)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 122)) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 233) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 233) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 108)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 84)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 233) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 26)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 234) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 235) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 161) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 43) && (eth_receivecontrol_::RxData <= 62)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 160) && (eth_receivecontrol_::RxData <= 186)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 211) && (eth_receivecontrol_::RxData <= 232)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 187) && (eth_receivecontrol_::RxData <= 210)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 211) && (eth_receivecontrol_::RxData <= 232)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 210)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 125) && (eth_receivecontrol_::RxData <= 189)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 23)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 212) && (eth_receivecontrol_::RxData <= 232)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 109) && (eth_receivecontrol_::RxData <= 131)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 55) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 213) && (eth_receivecontrol_::RxData <= 232)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 131) && (eth_receivecontrol_::RxData <= 152)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 125) && (eth_receivecontrol_::RxData <= 189)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 32) && (eth_receivecontrol_::RxData <= 49)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 79) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 21) && (eth_receivecontrol_::RxData <= 42)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 20)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 129) && (eth_receivecontrol_::RxData <= 148)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 20)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 125) && (eth_receivecontrol_::RxData <= 189) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 125) && (eth_receivecontrol_::RxData <= 189) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 33) && (eth_receivecontrol_::RxData <= 49)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 192) && (eth_receivecontrol_::RxData <= 211)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 216) && (eth_receivecontrol_::RxData <= 233)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 189) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 125) && (eth_receivecontrol_::RxData <= 188) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 80) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 109) && (eth_receivecontrol_::RxData <= 128)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 114) && (eth_receivecontrol_::RxData <= 131)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 201) && (eth_receivecontrol_::RxData <= 255)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 217) && (eth_receivecontrol_::RxData <= 234)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 114) && (eth_receivecontrol_::RxData <= 130)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 24) && (eth_receivecontrol_::RxData <= 42)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 151)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 191)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 21) && (eth_receivecontrol_::RxData <= 41)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 140) && (eth_receivecontrol_::RxData <= 160)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 193) && (eth_receivecontrol_::RxData <= 212)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 150)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 172) && (eth_receivecontrol_::RxData <= 192)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 90) && (eth_receivecontrol_::RxData <= 144) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 177)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 90) && (eth_receivecontrol_::RxData <= 144)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 79)) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 53) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 15)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 136) && (eth_receivecontrol_::RxData <= 152)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 139)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 78)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 48) && (eth_receivecontrol_::RxData <= 62)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 187) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 149) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 215) && (eth_receivecontrol_::RxData <= 227)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 186)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 136) && (eth_receivecontrol_::RxData <= 151)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 72) && (eth_receivecontrol_::RxData <= 85)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 242) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 171) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 98) && (eth_receivecontrol_::RxData <= 113)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 44) && (eth_receivecontrol_::RxData <= 92)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 62)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 170)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 151) && (eth_receivecontrol_::RxData <= 169)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 202)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 122) && (eth_receivecontrol_::RxData <= 135)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 113)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 171)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 190) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 100) && (eth_receivecontrol_::RxData <= 152)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 243) && (eth_receivecontrol_::RxData <= 255)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 229) && (eth_receivecontrol_::RxData <= 241)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 22) && (eth_receivecontrol_::RxData <= 36)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 135)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 104) && (eth_receivecontrol_::RxData <= 156) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 59) && (eth_receivecontrol_::RxData <= 71)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 174) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 174) && (eth_receivecontrol_::RxData <= 187)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 37) && (eth_receivecontrol_::RxData <= 47)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 206) && (eth_receivecontrol_::RxData <= 255)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 86) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 67) && (eth_receivecontrol_::RxData <= 77)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 97)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 178) && (eth_receivecontrol_::RxData <= 189)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 168)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 16) && (eth_receivecontrol_::RxData <= 31)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 133) && (eth_receivecontrol_::RxData <= 144)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 10) && (eth_receivecontrol_::RxData <= 23)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 110) && (eth_receivecontrol_::RxData <= 121)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 42) && (eth_receivecontrol_::RxData <= 89)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 145) && (eth_receivecontrol_::RxData <= 157)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 44) && (eth_receivecontrol_::RxData <= 91) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 30) && (eth_receivecontrol_::RxData <= 40)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 158) && (eth_receivecontrol_::RxData <= 173)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 9) && (eth_receivecontrol_::RxData <= 21)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 216)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 109)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 232) && (eth_receivecontrol_::RxData <= 242)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 215)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 41) && (eth_receivecontrol_::RxData <= 49)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 78) && (eth_receivecontrol_::RxData <= 88)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 58)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 161) && (eth_receivecontrol_::RxData <= 173)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 89) && (eth_receivecontrol_::RxData <= 98)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 214) && (eth_receivecontrol_::RxData <= 221)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 222) && (eth_receivecontrol_::RxData <= 231)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 132)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 51) && (eth_receivecontrol_::RxData <= 99)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 9)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 10) && (eth_receivecontrol_::RxData <= 19)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 9)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 208) && (eth_receivecontrol_::RxData <= 255) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 20) && (eth_receivecontrol_::RxData <= 32)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 9) && (eth_receivecontrol_::RxData <= 18)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 8)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 57) && (eth_receivecontrol_::RxData <= 66)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 214)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 8)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 56)) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 213)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 54) && (eth_receivecontrol_::RxData <= 103) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 19) && (eth_receivecontrol_::RxData <= 29)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 145) && (eth_receivecontrol_::RxData <= 200) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 159) && (eth_receivecontrol_::RxData <= 167)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 168) && (eth_receivecontrol_::RxData <= 177)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 108) && (eth_receivecontrol_::RxData <= 158) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 108) && (eth_receivecontrol_::RxData <= 158) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 108) && (eth_receivecontrol_::RxData <= 158) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 147) && (eth_receivecontrol_::RxData <= 201) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 160)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 106) && (eth_receivecontrol_::RxData <= 153) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 106) && (eth_receivecontrol_::RxData <= 154)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 158)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473882928765)) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473882928765)) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 0)) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0)) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 0)) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0)) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ResetSlotTimer);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::RxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1666969542) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1277532568) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn && (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut && (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 181)) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1666969542) ##3 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696) ##2 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) && (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 181)) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1277532568) ##4 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473830495863) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474708645600) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1277532568) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474708645600) ##1 true) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473830495863) ##2 true) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474677800668)) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474752059109)) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq5);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 260498207)) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1277532568) ##3 true) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696) ##1 true) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 !eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1290719641) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 128) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 894636394) ##4 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 !eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) && eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 2067913206) ##3 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 128) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##4 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::RxData == 161)) |-> eth_receivecontrol_::ByteCntEq4);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##2 (eth_receivecontrol_::RxData == 255)) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 110) && (eth_receivecontrol_::RxData <= 155) ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) && (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 102) ##1 (eth_receivecontrol_::RxData == 168) ##1 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 130) ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 130) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 64) && (eth_receivecontrol_::RxData <= 125) ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 92) && (eth_receivecontrol_::RxData <= 144) ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 170) ##2 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::RxData == 102) ##2 true) |-> eth_receivecontrol_::AddressOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474501611207) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 (eth_receivecontrol_::RxData == 215) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 !eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 (eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 eth_receivecontrol_::ByteCntEq2 ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 (eth_receivecontrol_::ByteCnt == 3)) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) && eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) && eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1666969542) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474722454241) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 (eth_receivecontrol_::RxData == 124)) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 !eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 202) ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 676958544) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedLengthOK ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 !eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 !eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) && eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) && eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) && eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) && eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##2 !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474693314782) ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473211339821) ##4 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK && (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 200391447) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 39) ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 66) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 128) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 56) && (eth_receivecontrol_::RxData <= 107) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 63) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 189) && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189) && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) && (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474501611207)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189) && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 831994211)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 4) && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 189) && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 188) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473092102175)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473830495863)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 189) && eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474900840694) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473950036101) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474887320821) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 676958544) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1062098814) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 436783412) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474887320821) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1062098814) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1422079913) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) && (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 235170588) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473211864109) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 202) ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 395401519) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 (eth_receivecontrol_::RxData == 39) ##2 true) |-> eth_receivecontrol_::ByteCntEq3);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 676958544) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473830495863) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474708645600) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474223449766) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 395401519) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473950036101) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473863437947) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 436783412) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474887320821) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1062098814) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 997000566) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 874446696) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474501611207) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474501611207)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473863438971) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474501611207) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::RxData >= 152) && (eth_receivecontrol_::RxData <= 202) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 831994211)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473830495863)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 235170588) ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 200391447) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 235170588) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1666969542) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1277532568) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 736868695) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 436783412) ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474722454241) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474887320821) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473950036101) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281473211864109) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 676958544) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1277532568) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##3 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 (eth_receivecontrol_::RxData == 2)) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##2 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 (eth_receivecontrol_::RxData == 161)) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 (eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 (eth_receivecontrol_::RxData == 189)) |-> (eth_receivecontrol_::ByteCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 (eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 (eth_receivecontrol_::RxData == 123) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##1 !eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 && (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 !eth_receivecontrol_::TxReset && (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 !eth_receivecontrol_::RxFlow && (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::RxData == 35) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 !eth_receivecontrol_::TxUsedDataOutDetected && (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) && eth_receivecontrol_::TxStartFrmOut ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 eth_receivecontrol_::TxStartFrmOut ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 !eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) && eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) && eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1176996748) && (eth_receivecontrol_::MAC <= 281474812771564) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1104202627) && (eth_receivecontrol_::MAC <= 281474223449766) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 eth_receivecontrol_::TxUsedDataOutDetected ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1104202627) && (eth_receivecontrol_::MAC <= 281474250199209) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 !eth_receivecontrol_::TxDoneIn ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1176996748) && (eth_receivecontrol_::MAC <= 281474223449766) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1176996748) && (eth_receivecontrol_::MAC <= 281474379326648) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1176996748) && (eth_receivecontrol_::MAC <= 2053874164) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 eth_receivecontrol_::r_PassAll ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1367090082) && (eth_receivecontrol_::MAC <= 281474569221327) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1104202627) && (eth_receivecontrol_::MAC <= 281474569221327) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1397303718) && (eth_receivecontrol_::MAC <= 281474223449766) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1397303718) && (eth_receivecontrol_::MAC <= 281474250199209) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 !eth_receivecontrol_::ReceiveEnd ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 eth_receivecontrol_::ReceivedLengthOK ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1397303718) && (eth_receivecontrol_::MAC <= 2053874164) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 eth_receivecontrol_::RxStartFrm ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 !eth_receivecontrol_::MTxClk ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::RxData >= 209) && (eth_receivecontrol_::RxData <= 246) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::RxData == 240) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::RxData >= 226) && (eth_receivecontrol_::RxData <= 246) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::RxData >= 239) && (eth_receivecontrol_::RxData <= 246) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::MAC >= 1686147529) && (eth_receivecontrol_::MAC <= 281474569221327) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 (eth_receivecontrol_::RxData >= 240) && (eth_receivecontrol_::RxData <= 246) ##1 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::RxData == 115)) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 2)) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) && (eth_receivecontrol_::RxData == 106) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn && eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 2126929405) ##3 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1311609756) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && (eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 172) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 !eth_receivecontrol_::IncrementByteCnt && (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData >= 90) && (eth_receivecontrol_::RxData <= 172) ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && (eth_receivecontrol_::RxData >= 172) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK && !eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 && eth_receivecontrol_::TxStartFrmOut ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 133) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 !eth_receivecontrol_::IncrementByteCnt && (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && eth_receivecontrol_::TxStartFrmOut ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && !eth_receivecontrol_::TxReset ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && (eth_receivecontrol_::RxData >= 133) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && !eth_receivecontrol_::TxDoneIn ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && !eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && eth_receivecontrol_::TxUsedDataOutDetected ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn && eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 && eth_receivecontrol_::TxReset ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd && !eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 !eth_receivecontrol_::TxDoneIn && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::DlyCrcCnt == 4) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 91) && (eth_receivecontrol_::RxData <= 138) && eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 !eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 !eth_receivecontrol_::ReceivedLengthOK && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 !eth_receivecontrol_::MTxClk && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 226) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) && eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 !eth_receivecontrol_::TxStartFrmOut && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) && eth_receivecontrol_::RxEndFrm ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) && eth_receivecontrol_::ResetByteCnt ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474885108981) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 !eth_receivecontrol_::ReceiveEnd && (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 !eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474806242539) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) && eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474847165680) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474806242539) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474885108981) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474847165680) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 !eth_receivecontrol_::TxDoneIn ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) && eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 189020438) && (eth_receivecontrol_::MAC <= 281474630674134) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 eth_receivecontrol_::r_PassAll ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 180667669) && (eth_receivecontrol_::MAC <= 281474702526687) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 137827600) && (eth_receivecontrol_::MAC <= 281474806242539) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474885108981) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 137827600) && (eth_receivecontrol_::MAC <= 281474800210666) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 69122312) && (eth_receivecontrol_::MAC <= 281474702526687) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 583741253) && (eth_receivecontrol_::MAC <= 281474847165680) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) && eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 eth_receivecontrol_::TxStartFrmOut ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) && eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) && eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::MAC >= 392730926) && (eth_receivecontrol_::MAC <= 281474800210666) && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 !eth_receivecontrol_::TxAbortIn && (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::RxData >= 204) && (eth_receivecontrol_::RxData <= 255) ##1 !eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::ByteCntEq2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 91) && (eth_receivecontrol_::RxData <= 105) && eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 997000566) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 923345262) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 97) && eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1487444913) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 1942950887) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 2126929405) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474661353690) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 181) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::RxData == 71)) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 96) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 218) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 (eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::RxFlow ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 100) && (eth_receivecontrol_::RxData <= 189) && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 !eth_receivecontrol_::TxAbortIn ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 20) && (eth_receivecontrol_::RxData <= 189) && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ReceiveEnd ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && (eth_receivecontrol_::ByteCnt == 0) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 (eth_receivecontrol_::RxData == 47) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && !eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 281474223449766) && (eth_receivecontrol_::MAC <= 281474501611207) && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::RxData == 36)) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::r_PassAll ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::ReceivedLengthOK && !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 !eth_receivecontrol_::RxStartFrm ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ReceivedPacketGood ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::MAC >= 171504916) && (eth_receivecontrol_::MAC <= 281473422320198) ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 !eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::RxData == 106) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 !eth_receivecontrol_::TxDoneIn ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 !eth_receivecontrol_::TxStartFrmOut ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 !eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474223449766) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 65) && (eth_receivecontrol_::RxData <= 100) && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 100) && (eth_receivecontrol_::RxData <= 130) && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected && eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 100) && eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 170) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 eth_receivecontrol_::ByteCntEq3 ##2 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 3));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 181)) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 67) && (eth_receivecontrol_::RxData <= 134) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 86) && (eth_receivecontrol_::RxData <= 170) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 63) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 100) && (eth_receivecontrol_::RxData <= 149) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17)) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 170) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 (eth_receivecontrol_::RxData == 65) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::RxData == 241)) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 2));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 1157987210) && (eth_receivecontrol_::MAC <= 281474927703290) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 67) && (eth_receivecontrol_::RxData <= 134) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 86) && (eth_receivecontrol_::RxData <= 170) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 63) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 100) && (eth_receivecontrol_::RxData <= 149) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17)) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 1157987210) && (eth_receivecontrol_::MAC <= 281474927703290) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 !eth_receivecontrol_::RxEndFrm ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 !eth_receivecontrol_::ResetByteCnt ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 && (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 eth_receivecontrol_::ByteCntEq0 ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK && eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 !eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 (eth_receivecontrol_::ByteCnt == 0) && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 (eth_receivecontrol_::RxData == 255) && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 !eth_receivecontrol_::IncrementByteCnt && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 !eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 !eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 !eth_receivecontrol_::RxStatusWriteLatched_sync2 && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK && eth_receivecontrol_::TxDoneIn ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 !eth_receivecontrol_::TxReset && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 (eth_receivecontrol_::MAC >= 846396260) && (eth_receivecontrol_::MAC <= 281474939560187) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 !eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##2 (eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##1 eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid && (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) && (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt && (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd && (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) && (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) && eth_receivecontrol_::RxEndFrm ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131) && eth_receivecontrol_::ResetByteCnt ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197) ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxEndFrm ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 170) ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ResetByteCnt ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318) ##2 true) |-> (eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::ByteCnt == 1)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17) ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 34) ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##2 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 0) && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK && eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK && eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474677800668) ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::ByteCntEq1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK && eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK && eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##3 eth_receivecontrol_::AddressOK ##1 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 0) ##3 eth_receivecontrol_::AddressOK ##1 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 59) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStartFrm ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 26) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::RxData == 65)) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 0) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 29) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 (eth_receivecontrol_::RxData == 170) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 197) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 1) && (eth_receivecontrol_::DlyCrcCnt <= 2) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##4 (eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 181) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 39) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 96)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##1 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318) ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197) ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 170) ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0 ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 97) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 53) && (eth_receivecontrol_::RxData <= 110) ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 2) && (eth_receivecontrol_::DlyCrcCnt <= 4));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 53) ##3 eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 17) ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::RxData == 34) ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::RxData == 220)) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 38) ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##4 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::IncrementByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 53) && (eth_receivecontrol_::RxData <= 110) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181) ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 170) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 34)) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17) ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxDoneIn) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197) ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318) ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll ##3 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxAbortIn ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 170) ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 (eth_receivecontrol_::RxData == 65) ##1 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::RxData >= 170) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 97) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197)) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::DlyCrcEn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::RxData == 71)) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 (eth_receivecontrol_::RxData == 170) ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181) ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::RxData == 218) ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 (eth_receivecontrol_::RxData == 241)) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0) ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 0) ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::ByteCnt == 0)) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 96) ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceiveEnd ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxAbortIn ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 197) ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxReset ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::RxData == 65) ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::MTxClk);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> eth_receivecontrol_::TxReset);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 0) ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197)) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::RxFlow);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181)) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 (eth_receivecontrol_::RxData == 170)) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0) ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 0) ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 197) ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::ReceivedPacketGood);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 170) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 96)) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 0)) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181) ##1 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 128) && (eth_receivecontrol_::RxData <= 255) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 97) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 126) && (eth_receivecontrol_::RxData <= 190) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 197)) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 53) && (eth_receivecontrol_::RxData <= 110) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::RxValid);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 34)) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 34)) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ByteCntEq0);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17) ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17) ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 0)) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17) ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStartFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 170) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ResetByteCnt);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 170) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::RxEndFrm);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceiveEnd ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxReset ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::ReceivedLengthOK ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxAbortIn ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedLengthOK ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxUsedDataOutDetected ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::TxStartFrmOut) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 (eth_receivecontrol_::RxData == 241)) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0) ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 197) ##3 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxAbortIn ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 (eth_receivecontrol_::RxData == 170) ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 eth_receivecontrol_::RxFlow ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 !eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd ##4 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 !eth_receivecontrol_::TxUsedDataOutDetected ##2 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::RxData == 65) ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 (eth_receivecontrol_::DlyCrcCnt == 1) ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 53) && (eth_receivecontrol_::RxData <= 110) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::TxDoneIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 97) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 17) ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 17) ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::RxData == 220)) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::RxData == 220)) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 (eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 38) ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 eth_receivecontrol_::r_PassAll) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38) ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::RxData == 34) ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 34) ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::TxAbortIn);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 157) && (eth_receivecontrol_::RxData <= 207) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::ReceiveEnd);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceivedPacketGood) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 96)) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 0)) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxDoneIn) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStartFrm) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::ReceivedLengthOK);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181) ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 (eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 !eth_receivecontrol_::TxReset) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::r_PassAll ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && (eth_receivecontrol_::RxData == 0) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && !eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 && !eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 0) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ReceivedLengthOK ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && !eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::DlyCrcCnt == 0) ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxFlow ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ByteCntEq0 ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::ReceivedLengthOK) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::DlyCrcCnt == 1)) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::RxData == 220)) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::RxData == 34) ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxAbortIn ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::TxUsedDataOutDetected) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 1) ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxEndFrm ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxValid ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ResetByteCnt ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::IncrementByteCnt ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::TxReset ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 17) ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 38) ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::ByteCnt == 0) ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 0) ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::TxDoneIn ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ByteCntEq0 ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceiveEnd ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##4 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::r_PassAll);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237) && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::IncrementByteCnt) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##4 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 !eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::IncrementByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::ByteCntEq0 ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::DlyCrcEn ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::DlyCrcEn ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::TxAbortIn ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::MTxClk ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxReset ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ReceivedPacketGood ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 181) ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::TxReset ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::RxData == 218) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::MTxClk ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::ByteCnt == 0) ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 (eth_receivecontrol_::RxData == 96) ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::RxValid ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::IncrementByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxEndFrm ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxEndFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::RxEndFrm ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::RxValid ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::RxStartFrm ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::DlyCrcEn ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ResetByteCnt ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::ResetByteCnt ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::TxStartFrmOut ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq0 ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::ReceiveEnd ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ReceiveEnd ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 eth_receivecontrol_::TxUsedDataOutDetected ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::RxStartFrm ##3 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 !eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 !eth_receivecontrol_::TxDoneIn ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 eth_receivecontrol_::ResetByteCnt ##2 true) |-> (eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 131));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 204)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::RxStatusWriteLatched_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::ByteCntEq0) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::RxValid) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::IncrementByteCnt) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::TxAbortIn) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::RxData == 218)) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::ResetByteCnt) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::RxFlow) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 (eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::MTxClk) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::ReceiveEnd) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 !eth_receivecontrol_::RxEndFrm) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::TxReset) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 eth_receivecontrol_::DlyCrcEn) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 0) ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::TxReset ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxStartFrm ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ReceiveEnd ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxStartFrm ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::ResetByteCnt ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxStartFrm ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::DlyCrcEn ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::RxData == 96) ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::DlyCrcEn ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::TxStartFrmOut ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ResetByteCnt ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 181) ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::DlyCrcEn ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::IncrementByteCnt ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq0 ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 (eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::TxDoneIn ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxStatusWriteLatched_sync2 ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::RxEndFrm ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::RxValid ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 !eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ReceivedPacketGood ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::r_PassAll ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::RxEndFrm ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::MTxClk ##2 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 237) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 eth_receivecontrol_::MTxClk ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 202) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 64) && (eth_receivecontrol_::RxData <= 125) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 154) && (eth_receivecontrol_::RxData <= 202) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::TxUsedDataOutDetected);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 159) && (eth_receivecontrol_::RxData <= 207) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 159) && (eth_receivecontrol_::RxData <= 207) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 65) && (eth_receivecontrol_::RxData <= 105)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::RxData >= 132) && (eth_receivecontrol_::RxData <= 255));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 29) && (eth_receivecontrol_::RxData <= 64) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 30) && (eth_receivecontrol_::RxData <= 64)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::TxStartFrmOut);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::ByteCnt == 0)) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 38)) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && (eth_receivecontrol_::RxData == 161) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) && eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 (eth_receivecontrol_::RxData == 38)) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##1 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 178) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 23) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq0 ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 (eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::ByteCnt == 0));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 177) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 4) && (eth_receivecontrol_::RxData <= 22) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 15) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxEndFrm ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetByteCnt ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 187) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedLengthOK ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 188) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 127) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 190) && (eth_receivecontrol_::RxData <= 204) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 190) && (eth_receivecontrol_::RxData <= 204) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::MTxClk ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 127) && (eth_receivecontrol_::RxData <= 247) && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 153) && (eth_receivecontrol_::RxData <= 170) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq0 ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 255) ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 16) && (eth_receivecontrol_::RxData <= 31) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 169) && (eth_receivecontrol_::RxData <= 255) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 1) && (eth_receivecontrol_::RxData <= 79) && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 29) && (eth_receivecontrol_::RxData <= 39) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 21) && (eth_receivecontrol_::RxData <= 34) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 4) && (eth_receivecontrol_::RxData <= 14) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 10) && (eth_receivecontrol_::RxData <= 20) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 82) && (eth_receivecontrol_::RxData <= 168) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 162) && (eth_receivecontrol_::RxData <= 174) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255) ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 81) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 9) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 8) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 1) && (eth_receivecontrol_::RxData <= 61) && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 9) && (eth_receivecontrol_::RxData <= 17) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##2 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 18) && (eth_receivecontrol_::RxData <= 28) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 189) && (eth_receivecontrol_::RxData <= 255) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 166) && (eth_receivecontrol_::RxData <= 176) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 84) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 4) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 161) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 62) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 98) ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 (eth_receivecontrol_::RxData == 38)) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::TxStartFrmOut) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::ReceivedPacketGood ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::MTxClk ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 !eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxFlow ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStartFrm && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474931098874) ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn && eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 eth_receivecontrol_::ReceivedPacketGood) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 122) && (eth_receivecontrol_::RxData <= 183) && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 125) ##3 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 124) && (eth_receivecontrol_::RxData <= 187) ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 124) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 205) && (eth_receivecontrol_::RxData <= 255) ##4 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 49) ##1 eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 516400957) && (eth_receivecontrol_::MAC <= 612651337) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 660704590) && (eth_receivecontrol_::MAC <= 744882008) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 3) && (eth_receivecontrol_::DlyCrcCnt <= 4) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 11) && (eth_receivecontrol_::RxData <= 14) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 237)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 744882008) && (eth_receivecontrol_::MAC <= 829797218) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 3) && (eth_receivecontrol_::ByteCnt <= 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::DlyCrcEn ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::IncrementByteCnt && eth_receivecontrol_::ByteCntEq1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 83982090) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq2 ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1) ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 3) ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 3) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 85) && (eth_receivecontrol_::RxData <= 169) ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 63) && (eth_receivecontrol_::RxData <= 122) ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 99) && (eth_receivecontrol_::RxData <= 152) ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxUsedDataOutDetected ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceiveEnd ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 19) && (eth_receivecontrol_::RxData <= 22) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxFlow ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 119) ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ByteCntEq3 ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxDoneIn ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxFlow && eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::r_PassAll ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxStatusWriteLatched_sync2 ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::RxStartFrm) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt >= 0) && (eth_receivecontrol_::DlyCrcCnt <= 1) ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxStartFrmOut ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 281474292490414)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 60) && (eth_receivecontrol_::RxData <= 120) ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::ReceivedPacketGood && eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::MTxClk && eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxReset ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 50) && (eth_receivecontrol_::RxData <= 100) ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 1) ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 0) && (eth_receivecontrol_::RxData <= 80) ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq2 ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 2) ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData >= 123) && (eth_receivecontrol_::RxData <= 187) ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::DlyCrcCnt == 2) ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::TxUsedDataOutDetected ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxDoneIn ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 35) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ReceivedPacketGood ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::TxAbortIn ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 1) ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::RxStatusWriteLatched_sync2 ##4 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt >= 2) && (eth_receivecontrol_::ByteCnt <= 5) ##3 eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::ByteCnt >= 0) && (eth_receivecontrol_::ByteCnt <= 1));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq1 ##3 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::r_PassAll ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq3 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 11) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 197)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 660704590) && (eth_receivecontrol_::MAC <= 687443793) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::IncrementByteCnt ##1 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxValid ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 55278342) && (eth_receivecontrol_::MAC <= 281474947348732));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::DlyCrcEn ##2 eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 60476679) && (eth_receivecontrol_::MAC <= 281474925259001));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474939560187));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 802416479) && (eth_receivecontrol_::MAC <= 829797218) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 5637376) && (eth_receivecontrol_::MAC <= 281474931098874));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 19) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 14) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::AddressOK ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ResetByteCnt) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::DlyCrcEn) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::r_PassAll) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ByteCntEq0) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxEndFrm) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxUsedDataOutDetected) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxValid) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceiveEnd) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 20973314) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC >= 825330018) && (eth_receivecontrol_::MAC <= 829797218) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 22) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 4) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq4 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::RxData == 43) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474940503291));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::MTxClk) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxFlow) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && !eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::ReceivedLengthOK) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::RxStatusWriteLatched_sync2) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync2 && eth_receivecontrol_::TxAbortIn) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 687443793) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 825330018) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 612651337) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 660704590) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 744882008) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 516400957) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 802416479) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 829797218) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::MAC == 992211318) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5)) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) ((eth_receivecontrol_::ByteCnt == 5) ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##3 true) |-> (eth_receivecontrol_::MAC >= 0) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474972121343));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync2);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ByteCntEq5 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##1 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##2 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##3 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::ResetSlotTimer ##4 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (!eth_receivecontrol_::PauseTimerEq0_sync1 ##1 true) |-> (eth_receivecontrol_::MAC >= 2574080) && (eth_receivecontrol_::MAC <= 281474974573311));
assert property(@(posedge eth_receivecontrol_::MRxClk) (eth_receivecontrol_::RxReset ##2 true) |-> eth_receivecontrol_::PauseTimerEq0_sync1);
