library ieee;
use ieee.std_logic_1164.all;

entity ripple_carry_adder is
    generic (N : integer := 4);
    port (
        a : in std_logic_vector(N-1 downto 0);
        b : in std_logic_vector(N-1 downto 0);
        cin : in std_logic;
        sum : out std_logic_vector(N-1 downto 0);
        cout : out std_logic
    );
end entity ripple_carry_adder;

architecture rtl of ripple_carry_adder is
    signal carry : std_logic_vector(N downto 0);
begin
    carry(0) <= cin;
    cout <= carry(N);

    adder_stage : for i in 0 to N-1 generate
        sum(i) <= a(i) xor b(i) xor carry(i);
        carry(i+1) <= (a(i) and b(i)) or (carry(i) and (a(i) xor b(i)));
    end generate adder_stage;

end architecture rtl;