////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.4
//  \   \         Application : sch2hdl
//  /   /         Filename : Seg7_Dev.vf
// /___/   /\     Timestamp : 03/09/2019 17:18:46
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath H:/organization/lab2/OExp02-7SEG/ipcore_dir -intstyle ise -family kintex7 -verilog H:/organization/lab2/OExp02-7SEG/Seg7_Dev.vf -w H:/organization/lab2/OExp02-7SEG/Seg7_Dev.sch
//Design Name: Seg7_Dev
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module Seg7_Dev(flash, 
                Hexs, 
                LES, 
                point, 
                Scan, 
                SW0, 
                AN, 
                SEGMENT);

    input flash;
    input [31:0] Hexs;
    input [7:0] LES;
    input [7:0] point;
    input [2:0] Scan;
    input SW0;
   output [3:0] AN;
   output [7:0] SEGMENT;
   
   wire [3:0] Hex;
   wire [7:0] SEG_TXT;
   wire XLXN_2;
   wire [7:0] XLXN_12;
   wire XLXN_17;
   wire XLXN_18;
   
   MUX2T1_8  MUXHM (.I0(XLXN_12[7:0]), 
                   .I1(SEG_TXT[7:0]), 
                   .s(SW0), 
                   .o(SEGMENT[7:0]));
   MyMC14495  M1 (.D0(Hex[0]), 
                 .D1(Hex[1]), 
                 .D2(Hex[2]), 
                 .D3(Hex[3]), 
                 .LE(XLXN_17), 
                 .point(XLXN_18), 
                 .a(SEG_TXT[0]), 
                 .b(SEG_TXT[1]), 
                 .c(SEG_TXT[2]), 
                 .d(SEG_TXT[3]), 
                 .e(SEG_TXT[4]), 
                 .f(SEG_TXT[5]), 
                 .g(SEG_TXT[6]), 
                 .p(SEG_TXT[7]));
   ScanSync  M2 (.Hexs(Hexs[31:0]), 
                .LES(LES[7:0]), 
                .point(point[7:0]), 
                .Scan(Scan[2:0]), 
                .AN(AN[3:0]), 
                .Hexo(Hex[3:0]), 
                .LE(XLXN_2), 
                .p(XLXN_18));
   Seg_map  M3 (.Hexs(Hexs[31:0]), 
               .Scan(Scan[2:0]), 
               .Seg_map(XLXN_12[7:0]));
   AND2  XLXI_4 (.I0(XLXN_2), 
                .I1(flash), 
                .O(XLXN_17));
endmodule
