// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "07/21/2023 18:30:24"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module topo (
	clk,
	rst,
	HEX_addr,
	HEX_oper,
	HEX_reg_a,
	HEX_reg_b,
	HEX_reg_c,
	state);
input 	clk;
input 	rst;
output 	[6:0] HEX_addr;
output 	[6:0] HEX_oper;
output 	[6:0] HEX_reg_a;
output 	[6:0] HEX_reg_b;
output 	[6:0] HEX_reg_c;
output 	[1:0] state;

// Design Ports Information
// HEX_addr[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_addr[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_addr[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_addr[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_addr[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_addr[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_addr[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_oper[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_a[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_b[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX_reg_c[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// state[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// state[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rst	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \rst~input_o ;
wire \clk~input_o ;
wire \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \counter|fim~q ;
wire \counter|pc[1]~1_combout ;
wire \memory|WideOr2~0_combout ;
wire \r_Inst|saida_oper[0]~feeder_combout ;
wire \memory|WideOr4~0_combout ;
wire \memory|WideOr5~0_combout ;
wire \r_Inst|Fim~0_combout ;
wire \m_moore|Selector0~0_combout ;
wire \m_moore|sta.fetch~q ;
wire \m_moore|Selector1~0_combout ;
wire \memory|WideOr1~0_combout ;
wire \memory|WideOr0~0_combout ;
wire \r_Inst|Fim~2_combout ;
wire \hex_addr|Decoder0~0_combout ;
wire \r_Inst|Fim~3_combout ;
wire \memory|WideOr3~0_combout ;
wire \r_Inst|Fim~1_combout ;
wire \r_Inst|Fim~4_combout ;
wire \r_Inst|Fim~q ;
wire \m_moore|Selector0~1_combout ;
wire \r_oper|Saida[3]~0_combout ;
wire \r_oper|Fim~0_combout ;
wire \r_oper|Fim~1_combout ;
wire \r_oper|Fim~2_combout ;
wire \r_oper|Fim~q ;
wire \r_dados|Saida[0]~0_combout ;
wire \r_dados|Fim~1_combout ;
wire \r_dados|Fim~0_combout ;
wire \r_dados|Fim~2_combout ;
wire \r_dados|Fim~q ;
wire \m_moore|Selector1~1_combout ;
wire \m_moore|sta.decode~q ;
wire \decode|Equal1~0_combout ;
wire \RB|Saida[0]~0_combout ;
wire \RB|Fim~0_combout ;
wire \RB|Fim~1_combout ;
wire \RB|Fim~2_combout ;
wire \RB|Fim~q ;
wire \decode|Equal0~0_combout ;
wire \RA|Saida[0]~0_combout ;
wire \RA|Fim~0_combout ;
wire \RA|Fim~1_combout ;
wire \RA|Fim~2_combout ;
wire \RA|Fim~q ;
wire \RC|Fim~q ;
wire \m_moore|Selector2~0_combout ;
wire \m_moore|Selector2~1_combout ;
wire \m_moore|sta.execute~q ;
wire \m_moore|Selector3~0_combout ;
wire \m_moore|Selector3~1_combout ;
wire \m_moore|sta.conta~q ;
wire \counter|pc[0]~0_combout ;
wire \counter|pc[2]~2_combout ;
wire \counter|pc[2]~3_combout ;
wire \counter|pc[3]~4_combout ;
wire \hex_addr|WideOr6~0_combout ;
wire \hex_addr|WideOr5~0_combout ;
wire \hex_addr|WideOr4~0_combout ;
wire \hex_addr|WideOr3~0_combout ;
wire \hex_addr|WideOr2~0_combout ;
wire \hex_addr|WideOr1~0_combout ;
wire \hex_addr|WideOr0~0_combout ;
wire \hex_oper|WideOr6~0_combout ;
wire \hex_oper|WideOr5~0_combout ;
wire \hex_oper|WideOr4~0_combout ;
wire \hex_oper|WideOr3~0_combout ;
wire \hex_oper|WideOr2~0_combout ;
wire \hex_oper|WideOr1~0_combout ;
wire \hex_oper|WideOr0~0_combout ;
wire \hex_a|Decoder0~0_combout ;
wire \hex_a|WideOr5~0_combout ;
wire \hex_a|WideOr4~0_combout ;
wire \hex_a|WideOr3~0_combout ;
wire \hex_a|WideOr2~0_combout ;
wire \hex_a|Decoder0~1_combout ;
wire \hex_a|WideOr0~0_combout ;
wire \hex_b|Decoder0~0_combout ;
wire \hex_b|WideOr5~0_combout ;
wire \hex_b|WideOr4~0_combout ;
wire \hex_b|WideOr3~0_combout ;
wire \hex_b|WideOr2~0_combout ;
wire \hex_b|Decoder0~1_combout ;
wire \hex_b|WideOr0~0_combout ;
wire \ula_1|Mux3~2_combout ;
wire \decode|ula[0]~0_combout ;
wire \ula_1|Mux0~1_combout ;
wire \ula_1|Add0~10_combout ;
wire \ula_1|Add0~5_combout ;
wire \ula_1|Add0~0_combout ;
wire \ula_1|Add0~2_cout ;
wire \ula_1|Add0~4 ;
wire \ula_1|Add0~7 ;
wire \ula_1|Add0~9 ;
wire \ula_1|Add0~11_combout ;
wire \ula_1|Mux3~1_combout ;
wire \ula_1|Mux0~2_combout ;
wire \ula_1|Mux0~0_combout ;
wire \ula_1|Mux0~3_combout ;
wire \ula_1|Mux2~0_combout ;
wire \ula_1|Mux2~1_combout ;
wire \ula_1|Mux2~2_combout ;
wire \ula_1|Add0~6_combout ;
wire \ula_1|Mux2~3_combout ;
wire \ula_1|Add0~3_combout ;
wire \ula_1|Mux3~0_combout ;
wire \ula_1|Mux3~3_combout ;
wire \ula_1|Mux3~4_combout ;
wire \ula_1|Add0~8_combout ;
wire \ula_1|Mux1~0_combout ;
wire \hex_c|WideOr6~0_combout ;
wire \hex_c|WideOr5~0_combout ;
wire \hex_c|WideOr4~0_combout ;
wire \hex_c|WideOr3~0_combout ;
wire \hex_c|WideOr2~0_combout ;
wire \hex_c|WideOr1~0_combout ;
wire \hex_c|WideOr0~0_combout ;
wire \m_moore|state~0_combout ;
wire \m_moore|state~1_combout ;
wire [4:0] \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \counter|pc ;
wire [7:0] \memory|dados ;
wire [3:0] \RB|Saida ;
wire [3:0] \r_oper|Saida ;
wire [3:0] \RA|Saida ;
wire [3:0] \r_dados|Saida ;
wire [3:0] \ula_1|ALU_Result ;
wire [3:0] \r_Inst|saida_oper ;
wire [1:0] \execute|reg_a_b ;
wire [3:0] \execute|ula ;
wire [3:0] \r_Inst|saida_dados ;

wire [4:0] \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus ;

assign \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk [0] = \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk [1] = \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk [2] = \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk [3] = \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk [4] = \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk [0] = \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk [1] = \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk [2] = \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk [3] = \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk [4] = \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X44_Y52_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX_addr[0]~output (
	.i(\hex_addr|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[0]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[0]~output .bus_hold = "false";
defparam \HEX_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX_addr[1]~output (
	.i(\hex_addr|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[1]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[1]~output .bus_hold = "false";
defparam \HEX_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX_addr[2]~output (
	.i(\hex_addr|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[2]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[2]~output .bus_hold = "false";
defparam \HEX_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX_addr[3]~output (
	.i(\hex_addr|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[3]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[3]~output .bus_hold = "false";
defparam \HEX_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX_addr[4]~output (
	.i(\hex_addr|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[4]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[4]~output .bus_hold = "false";
defparam \HEX_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX_addr[5]~output (
	.i(\hex_addr|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[5]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[5]~output .bus_hold = "false";
defparam \HEX_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX_addr[6]~output (
	.i(!\hex_addr|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_addr[6]),
	.obar());
// synopsys translate_off
defparam \HEX_addr[6]~output .bus_hold = "false";
defparam \HEX_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX_oper[0]~output (
	.i(\hex_oper|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[0]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[0]~output .bus_hold = "false";
defparam \HEX_oper[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX_oper[1]~output (
	.i(\hex_oper|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[1]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[1]~output .bus_hold = "false";
defparam \HEX_oper[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX_oper[2]~output (
	.i(\hex_oper|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[2]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[2]~output .bus_hold = "false";
defparam \HEX_oper[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX_oper[3]~output (
	.i(\hex_oper|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[3]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[3]~output .bus_hold = "false";
defparam \HEX_oper[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX_oper[4]~output (
	.i(\hex_oper|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[4]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[4]~output .bus_hold = "false";
defparam \HEX_oper[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX_oper[5]~output (
	.i(\hex_oper|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[5]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[5]~output .bus_hold = "false";
defparam \HEX_oper[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX_oper[6]~output (
	.i(!\hex_oper|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_oper[6]),
	.obar());
// synopsys translate_off
defparam \HEX_oper[6]~output .bus_hold = "false";
defparam \HEX_oper[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX_reg_a[0]~output (
	.i(\hex_a|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[0]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[0]~output .bus_hold = "false";
defparam \HEX_reg_a[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX_reg_a[1]~output (
	.i(!\hex_a|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[1]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[1]~output .bus_hold = "false";
defparam \HEX_reg_a[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX_reg_a[2]~output (
	.i(\hex_a|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[2]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[2]~output .bus_hold = "false";
defparam \HEX_reg_a[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX_reg_a[3]~output (
	.i(!\hex_a|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[3]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[3]~output .bus_hold = "false";
defparam \HEX_reg_a[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX_reg_a[4]~output (
	.i(!\hex_a|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[4]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[4]~output .bus_hold = "false";
defparam \HEX_reg_a[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX_reg_a[5]~output (
	.i(\hex_a|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[5]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[5]~output .bus_hold = "false";
defparam \HEX_reg_a[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX_reg_a[6]~output (
	.i(!\hex_a|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_a[6]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_a[6]~output .bus_hold = "false";
defparam \HEX_reg_a[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX_reg_b[0]~output (
	.i(\hex_b|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[0]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[0]~output .bus_hold = "false";
defparam \HEX_reg_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX_reg_b[1]~output (
	.i(!\hex_b|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[1]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[1]~output .bus_hold = "false";
defparam \HEX_reg_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX_reg_b[2]~output (
	.i(\hex_b|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[2]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[2]~output .bus_hold = "false";
defparam \HEX_reg_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX_reg_b[3]~output (
	.i(!\hex_b|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[3]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[3]~output .bus_hold = "false";
defparam \HEX_reg_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX_reg_b[4]~output (
	.i(!\hex_b|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[4]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[4]~output .bus_hold = "false";
defparam \HEX_reg_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX_reg_b[5]~output (
	.i(\hex_b|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[5]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[5]~output .bus_hold = "false";
defparam \HEX_reg_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX_reg_b[6]~output (
	.i(!\hex_b|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_b[6]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_b[6]~output .bus_hold = "false";
defparam \HEX_reg_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX_reg_c[0]~output (
	.i(\hex_c|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[0]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[0]~output .bus_hold = "false";
defparam \HEX_reg_c[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX_reg_c[1]~output (
	.i(\hex_c|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[1]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[1]~output .bus_hold = "false";
defparam \HEX_reg_c[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX_reg_c[2]~output (
	.i(\hex_c|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[2]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[2]~output .bus_hold = "false";
defparam \HEX_reg_c[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX_reg_c[3]~output (
	.i(\hex_c|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[3]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[3]~output .bus_hold = "false";
defparam \HEX_reg_c[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX_reg_c[4]~output (
	.i(\hex_c|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[4]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[4]~output .bus_hold = "false";
defparam \HEX_reg_c[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX_reg_c[5]~output (
	.i(\hex_c|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[5]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[5]~output .bus_hold = "false";
defparam \HEX_reg_c[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX_reg_c[6]~output (
	.i(!\hex_c|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX_reg_c[6]),
	.obar());
// synopsys translate_off
defparam \HEX_reg_c[6]~output .bus_hold = "false";
defparam \HEX_reg_c[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \state[0]~output (
	.i(!\m_moore|state~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[0]),
	.obar());
// synopsys translate_off
defparam \state[0]~output .bus_hold = "false";
defparam \state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \state[1]~output (
	.i(!\m_moore|state~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(state[1]),
	.obar());
// synopsys translate_off
defparam \state[1]~output .bus_hold = "false";
defparam \state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 (
	.areset(\rst~input_o ),
	.pfdena(vcc),
	.fbin(\geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\geraclk|PLL1_inst0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c0_high = 120;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c0_low = 120;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk0_divide_by = 10000;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .m = 12;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .n = 1;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_3
fiftyfivenm_pll \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 (
	.areset(\rst~input_o ),
	.pfdena(vcc),
	.fbin(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\geraclk|PLL1_inst0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c0_high = 120;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c0_low = 120;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk0_divide_by = 10000;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .m = 12;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .n = 1;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G14
fiftyfivenm_clkctrl \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X70_Y50_N5
dffeas \counter|fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\m_moore|sta.conta~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|fim .is_wysiwyg = "true";
defparam \counter|fim .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N16
fiftyfivenm_lcell_comb \counter|pc[1]~1 (
// Equation(s):
// \counter|pc[1]~1_combout  = \counter|pc [1] $ (((\counter|pc [0] & (\m_moore|sta.conta~q  & !\counter|fim~q ))))

	.dataa(\counter|pc [0]),
	.datab(\m_moore|sta.conta~q ),
	.datac(\counter|pc [1]),
	.datad(\counter|fim~q ),
	.cin(gnd),
	.combout(\counter|pc[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter|pc[1]~1 .lut_mask = 16'hF078;
defparam \counter|pc[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N17
dffeas \counter|pc[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter|pc[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|pc[1] .is_wysiwyg = "true";
defparam \counter|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N14
fiftyfivenm_lcell_comb \memory|WideOr2~0 (
// Equation(s):
// \memory|WideOr2~0_combout  = (\counter|pc [3] & ((\counter|pc [0]) # ((!\counter|pc [1] & !\counter|pc [2])))) # (!\counter|pc [3] & (\counter|pc [0] & ((!\counter|pc [2]) # (!\counter|pc [1]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\memory|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|WideOr2~0 .lut_mask = 16'hBF02;
defparam \memory|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N15
dffeas \memory|dados[4] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\memory|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[4] .is_wysiwyg = "true";
defparam \memory|dados[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N26
fiftyfivenm_lcell_comb \r_Inst|saida_oper[0]~feeder (
// Equation(s):
// \r_Inst|saida_oper[0]~feeder_combout  = \memory|dados [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|dados [4]),
	.cin(gnd),
	.combout(\r_Inst|saida_oper[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Inst|saida_oper[0]~feeder .lut_mask = 16'hFF00;
defparam \r_Inst|saida_oper[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N6
fiftyfivenm_lcell_comb \memory|WideOr4~0 (
// Equation(s):
// \memory|WideOr4~0_combout  = (\counter|pc [0] & (((\counter|pc [1] & !\counter|pc [2])))) # (!\counter|pc [0] & (!\counter|pc [3] & (\counter|pc [1] $ (!\counter|pc [2]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\memory|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|WideOr4~0 .lut_mask = 16'h0C41;
defparam \memory|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N7
dffeas \memory|dados[2] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\memory|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[2] .is_wysiwyg = "true";
defparam \memory|dados[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N4
fiftyfivenm_lcell_comb \memory|WideOr5~0 (
// Equation(s):
// \memory|WideOr5~0_combout  = (\counter|pc [2] & (!\counter|pc [3] & ((!\counter|pc [0])))) # (!\counter|pc [2] & (\counter|pc [0] & (\counter|pc [3] $ (!\counter|pc [1]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\memory|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|WideOr5~0 .lut_mask = 16'h0950;
defparam \memory|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N5
dffeas \memory|dados[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\memory|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[0] .is_wysiwyg = "true";
defparam \memory|dados[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N19
dffeas \r_Inst|saida_dados[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dados [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_dados [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_dados[0] .is_wysiwyg = "true";
defparam \r_Inst|saida_dados[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N25
dffeas \r_Inst|saida_dados[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dados [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_dados [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_dados[1] .is_wysiwyg = "true";
defparam \r_Inst|saida_dados[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N18
fiftyfivenm_lcell_comb \r_Inst|Fim~0 (
// Equation(s):
// \r_Inst|Fim~0_combout  = (\memory|dados [2] & (\r_Inst|saida_dados [1] & (\memory|dados [0] $ (!\r_Inst|saida_dados [0])))) # (!\memory|dados [2] & (!\r_Inst|saida_dados [1] & (\memory|dados [0] $ (!\r_Inst|saida_dados [0]))))

	.dataa(\memory|dados [2]),
	.datab(\memory|dados [0]),
	.datac(\r_Inst|saida_dados [0]),
	.datad(\r_Inst|saida_dados [1]),
	.cin(gnd),
	.combout(\r_Inst|Fim~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_Inst|Fim~0 .lut_mask = 16'h8241;
defparam \r_Inst|Fim~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N28
fiftyfivenm_lcell_comb \m_moore|Selector0~0 (
// Equation(s):
// \m_moore|Selector0~0_combout  = (\m_moore|sta.conta~q  & (!\counter|fim~q  & ((\m_moore|sta.fetch~q ) # (\r_Inst|Fim~q )))) # (!\m_moore|sta.conta~q  & (((\m_moore|sta.fetch~q ) # (\r_Inst|Fim~q ))))

	.dataa(\m_moore|sta.conta~q ),
	.datab(\counter|fim~q ),
	.datac(\m_moore|sta.fetch~q ),
	.datad(\r_Inst|Fim~q ),
	.cin(gnd),
	.combout(\m_moore|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector0~0 .lut_mask = 16'h7770;
defparam \m_moore|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N29
dffeas \m_moore|sta.fetch (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\m_moore|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_moore|sta.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_moore|sta.fetch .is_wysiwyg = "true";
defparam \m_moore|sta.fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N4
fiftyfivenm_lcell_comb \m_moore|Selector1~0 (
// Equation(s):
// \m_moore|Selector1~0_combout  = (\r_Inst|Fim~q  & !\m_moore|sta.fetch~q )

	.dataa(\r_Inst|Fim~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_moore|sta.fetch~q ),
	.cin(gnd),
	.combout(\m_moore|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector1~0 .lut_mask = 16'h00AA;
defparam \m_moore|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N0
fiftyfivenm_lcell_comb \memory|WideOr1~0 (
// Equation(s):
// \memory|WideOr1~0_combout  = (\counter|pc [3] & (\counter|pc [2] & ((\counter|pc [0]) # (!\counter|pc [1])))) # (!\counter|pc [3] & (!\counter|pc [2] & (\counter|pc [1] & !\counter|pc [0])))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [2]),
	.datac(\counter|pc [1]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\memory|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|WideOr1~0 .lut_mask = 16'h8818;
defparam \memory|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N1
dffeas \memory|dados[5] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\memory|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[5] .is_wysiwyg = "true";
defparam \memory|dados[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N23
dffeas \r_Inst|saida_oper[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dados [5]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_oper [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_oper[1] .is_wysiwyg = "true";
defparam \r_Inst|saida_oper[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N24
fiftyfivenm_lcell_comb \memory|WideOr0~0 (
// Equation(s):
// \memory|WideOr0~0_combout  = (\counter|pc [3] & (!\counter|pc [1] & ((\counter|pc [2]) # (\counter|pc [0])))) # (!\counter|pc [3] & (\counter|pc [1] & (\counter|pc [2] & \counter|pc [0])))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\memory|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|WideOr0~0 .lut_mask = 16'h6220;
defparam \memory|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N25
dffeas \memory|dados[6] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\memory|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[6] .is_wysiwyg = "true";
defparam \memory|dados[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N31
dffeas \r_Inst|saida_oper[2] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dados [6]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_oper [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_oper[2] .is_wysiwyg = "true";
defparam \r_Inst|saida_oper[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N30
fiftyfivenm_lcell_comb \r_Inst|Fim~2 (
// Equation(s):
// \r_Inst|Fim~2_combout  = (\r_Inst|saida_oper [1] & (\memory|dados [5] & (\memory|dados [6] $ (!\r_Inst|saida_oper [2])))) # (!\r_Inst|saida_oper [1] & (!\memory|dados [5] & (\memory|dados [6] $ (!\r_Inst|saida_oper [2]))))

	.dataa(\r_Inst|saida_oper [1]),
	.datab(\memory|dados [6]),
	.datac(\r_Inst|saida_oper [2]),
	.datad(\memory|dados [5]),
	.cin(gnd),
	.combout(\r_Inst|Fim~2_combout ),
	.cout());
// synopsys translate_off
defparam \r_Inst|Fim~2 .lut_mask = 16'h8241;
defparam \r_Inst|Fim~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N2
fiftyfivenm_lcell_comb \hex_addr|Decoder0~0 (
// Equation(s):
// \hex_addr|Decoder0~0_combout  = (\counter|pc [3] & (\counter|pc [1] & (\counter|pc [2] & !\counter|pc [0])))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|Decoder0~0 .lut_mask = 16'h0080;
defparam \hex_addr|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N3
dffeas \memory|dados[7] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\hex_addr|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[7] .is_wysiwyg = "true";
defparam \memory|dados[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N9
dffeas \r_Inst|saida_oper[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dados [7]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_oper [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_oper[3] .is_wysiwyg = "true";
defparam \r_Inst|saida_oper[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N8
fiftyfivenm_lcell_comb \r_Inst|Fim~3 (
// Equation(s):
// \r_Inst|Fim~3_combout  = (\r_Inst|Fim~2_combout  & (!\m_moore|sta.fetch~q  & (\memory|dados [7] $ (!\r_Inst|saida_oper [3]))))

	.dataa(\r_Inst|Fim~2_combout ),
	.datab(\memory|dados [7]),
	.datac(\r_Inst|saida_oper [3]),
	.datad(\m_moore|sta.fetch~q ),
	.cin(gnd),
	.combout(\r_Inst|Fim~3_combout ),
	.cout());
// synopsys translate_off
defparam \r_Inst|Fim~3 .lut_mask = 16'h0082;
defparam \r_Inst|Fim~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N26
fiftyfivenm_lcell_comb \memory|WideOr3~0 (
// Equation(s):
// \memory|WideOr3~0_combout  = (\counter|pc [1] & ((\counter|pc [2] & (!\counter|pc [3] & !\counter|pc [0])) # (!\counter|pc [2] & ((\counter|pc [0])))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [2]),
	.datac(\counter|pc [1]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\memory|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|WideOr3~0 .lut_mask = 16'h3040;
defparam \memory|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N27
dffeas \memory|dados[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\memory|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dados [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dados[3] .is_wysiwyg = "true";
defparam \memory|dados[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N13
dffeas \r_Inst|saida_dados[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dados [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_dados [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_dados[3] .is_wysiwyg = "true";
defparam \r_Inst|saida_dados[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N12
fiftyfivenm_lcell_comb \r_Inst|Fim~1 (
// Equation(s):
// \r_Inst|Fim~1_combout  = (\memory|dados [3] & (\r_Inst|saida_dados [3] & (\r_Inst|saida_oper [0] $ (!\memory|dados [4])))) # (!\memory|dados [3] & (!\r_Inst|saida_dados [3] & (\r_Inst|saida_oper [0] $ (!\memory|dados [4]))))

	.dataa(\memory|dados [3]),
	.datab(\r_Inst|saida_oper [0]),
	.datac(\r_Inst|saida_dados [3]),
	.datad(\memory|dados [4]),
	.cin(gnd),
	.combout(\r_Inst|Fim~1_combout ),
	.cout());
// synopsys translate_off
defparam \r_Inst|Fim~1 .lut_mask = 16'h8421;
defparam \r_Inst|Fim~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N12
fiftyfivenm_lcell_comb \r_Inst|Fim~4 (
// Equation(s):
// \r_Inst|Fim~4_combout  = (\m_moore|Selector1~0_combout ) # ((\r_Inst|Fim~0_combout  & (\r_Inst|Fim~3_combout  & \r_Inst|Fim~1_combout )))

	.dataa(\r_Inst|Fim~0_combout ),
	.datab(\m_moore|Selector1~0_combout ),
	.datac(\r_Inst|Fim~3_combout ),
	.datad(\r_Inst|Fim~1_combout ),
	.cin(gnd),
	.combout(\r_Inst|Fim~4_combout ),
	.cout());
// synopsys translate_off
defparam \r_Inst|Fim~4 .lut_mask = 16'hECCC;
defparam \r_Inst|Fim~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N13
dffeas \r_Inst|Fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\r_Inst|Fim~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|Fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|Fim .is_wysiwyg = "true";
defparam \r_Inst|Fim .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N14
fiftyfivenm_lcell_comb \m_moore|Selector0~1 (
// Equation(s):
// \m_moore|Selector0~1_combout  = (!\r_Inst|Fim~q  & !\m_moore|sta.fetch~q )

	.dataa(\r_Inst|Fim~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_moore|sta.fetch~q ),
	.cin(gnd),
	.combout(\m_moore|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector0~1 .lut_mask = 16'h0055;
defparam \m_moore|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y50_N27
dffeas \r_Inst|saida_oper[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\r_Inst|saida_oper[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_moore|Selector0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Inst|saida_oper [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Inst|saida_oper[0] .is_wysiwyg = "true";
defparam \r_Inst|saida_oper[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N16
fiftyfivenm_lcell_comb \r_oper|Saida[3]~0 (
// Equation(s):
// \r_oper|Saida[3]~0_combout  = (!\r_oper|Fim~q  & \m_moore|sta.decode~q )

	.dataa(\r_oper|Fim~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m_moore|sta.decode~q ),
	.cin(gnd),
	.combout(\r_oper|Saida[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_oper|Saida[3]~0 .lut_mask = 16'h5500;
defparam \r_oper|Saida[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y50_N5
dffeas \r_oper|Saida[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_oper [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_oper|Saida[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_oper|Saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_oper|Saida[1] .is_wysiwyg = "true";
defparam \r_oper|Saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N7
dffeas \r_oper|Saida[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_oper [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_oper|Saida[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_oper|Saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_oper|Saida[0] .is_wysiwyg = "true";
defparam \r_oper|Saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N22
fiftyfivenm_lcell_comb \r_oper|Fim~0 (
// Equation(s):
// \r_oper|Fim~0_combout  = (\r_Inst|saida_oper [0] & (\r_oper|Saida [0] & (\r_oper|Saida [1] $ (!\r_Inst|saida_oper [1])))) # (!\r_Inst|saida_oper [0] & (!\r_oper|Saida [0] & (\r_oper|Saida [1] $ (!\r_Inst|saida_oper [1]))))

	.dataa(\r_Inst|saida_oper [0]),
	.datab(\r_oper|Saida [1]),
	.datac(\r_Inst|saida_oper [1]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\r_oper|Fim~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_oper|Fim~0 .lut_mask = 16'h8241;
defparam \r_oper|Fim~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y50_N29
dffeas \r_oper|Saida[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_oper [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_oper|Saida[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_oper|Saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_oper|Saida[3] .is_wysiwyg = "true";
defparam \r_oper|Saida[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y50_N21
dffeas \r_oper|Saida[2] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_oper [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_oper|Saida[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_oper|Saida [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_oper|Saida[2] .is_wysiwyg = "true";
defparam \r_oper|Saida[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N28
fiftyfivenm_lcell_comb \r_oper|Fim~1 (
// Equation(s):
// \r_oper|Fim~1_combout  = (\r_Inst|saida_oper [2] & (\r_oper|Saida [2] & (\r_Inst|saida_oper [3] $ (!\r_oper|Saida [3])))) # (!\r_Inst|saida_oper [2] & (!\r_oper|Saida [2] & (\r_Inst|saida_oper [3] $ (!\r_oper|Saida [3]))))

	.dataa(\r_Inst|saida_oper [2]),
	.datab(\r_Inst|saida_oper [3]),
	.datac(\r_oper|Saida [3]),
	.datad(\r_oper|Saida [2]),
	.cin(gnd),
	.combout(\r_oper|Fim~1_combout ),
	.cout());
// synopsys translate_off
defparam \r_oper|Fim~1 .lut_mask = 16'h8241;
defparam \r_oper|Fim~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N6
fiftyfivenm_lcell_comb \r_oper|Fim~2 (
// Equation(s):
// \r_oper|Fim~2_combout  = (\m_moore|sta.decode~q  & ((\r_oper|Fim~q ) # ((\r_oper|Fim~0_combout  & \r_oper|Fim~1_combout ))))

	.dataa(\m_moore|sta.decode~q ),
	.datab(\r_oper|Fim~0_combout ),
	.datac(\r_oper|Fim~q ),
	.datad(\r_oper|Fim~1_combout ),
	.cin(gnd),
	.combout(\r_oper|Fim~2_combout ),
	.cout());
// synopsys translate_off
defparam \r_oper|Fim~2 .lut_mask = 16'hA8A0;
defparam \r_oper|Fim~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N7
dffeas \r_oper|Fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\r_oper|Fim~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_oper|Fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_oper|Fim .is_wysiwyg = "true";
defparam \r_oper|Fim .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N18
fiftyfivenm_lcell_comb \r_dados|Saida[0]~0 (
// Equation(s):
// \r_dados|Saida[0]~0_combout  = (!\r_dados|Fim~q  & \m_moore|sta.decode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_dados|Fim~q ),
	.datad(\m_moore|sta.decode~q ),
	.cin(gnd),
	.combout(\r_dados|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_dados|Saida[0]~0 .lut_mask = 16'h0F00;
defparam \r_dados|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N15
dffeas \r_dados|Saida[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_dados [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_dados|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_dados|Saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_dados|Saida[3] .is_wysiwyg = "true";
defparam \r_dados|Saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N14
fiftyfivenm_lcell_comb \r_dados|Fim~1 (
// Equation(s):
// \r_dados|Fim~1_combout  = (\m_moore|sta.decode~q  & (\r_Inst|saida_dados [3] $ (!\r_dados|Saida [3])))

	.dataa(\r_Inst|saida_dados [3]),
	.datab(gnd),
	.datac(\r_dados|Saida [3]),
	.datad(\m_moore|sta.decode~q ),
	.cin(gnd),
	.combout(\r_dados|Fim~1_combout ),
	.cout());
// synopsys translate_off
defparam \r_dados|Fim~1 .lut_mask = 16'hA500;
defparam \r_dados|Fim~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N17
dffeas \r_dados|Saida[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_dados [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_dados|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_dados|Saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_dados|Saida[1] .is_wysiwyg = "true";
defparam \r_dados|Saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y46_N25
dffeas \r_dados|Saida[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_Inst|saida_dados [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_dados|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_dados|Saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_dados|Saida[0] .is_wysiwyg = "true";
defparam \r_dados|Saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N24
fiftyfivenm_lcell_comb \r_dados|Fim~0 (
// Equation(s):
// \r_dados|Fim~0_combout  = (\r_dados|Saida [1] & (\r_Inst|saida_dados [1] & (\r_dados|Saida [0] $ (!\r_Inst|saida_dados [0])))) # (!\r_dados|Saida [1] & (!\r_Inst|saida_dados [1] & (\r_dados|Saida [0] $ (!\r_Inst|saida_dados [0]))))

	.dataa(\r_dados|Saida [1]),
	.datab(\r_dados|Saida [0]),
	.datac(\r_Inst|saida_dados [1]),
	.datad(\r_Inst|saida_dados [0]),
	.cin(gnd),
	.combout(\r_dados|Fim~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_dados|Fim~0 .lut_mask = 16'h8421;
defparam \r_dados|Fim~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N10
fiftyfivenm_lcell_comb \r_dados|Fim~2 (
// Equation(s):
// \r_dados|Fim~2_combout  = (\r_dados|Fim~1_combout  & ((\r_dados|Fim~0_combout ) # ((\r_dados|Fim~q  & \m_moore|sta.decode~q )))) # (!\r_dados|Fim~1_combout  & (((\r_dados|Fim~q  & \m_moore|sta.decode~q ))))

	.dataa(\r_dados|Fim~1_combout ),
	.datab(\r_dados|Fim~0_combout ),
	.datac(\r_dados|Fim~q ),
	.datad(\m_moore|sta.decode~q ),
	.cin(gnd),
	.combout(\r_dados|Fim~2_combout ),
	.cout());
// synopsys translate_off
defparam \r_dados|Fim~2 .lut_mask = 16'hF888;
defparam \r_dados|Fim~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N11
dffeas \r_dados|Fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\r_dados|Fim~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_dados|Fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_dados|Fim .is_wysiwyg = "true";
defparam \r_dados|Fim .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N8
fiftyfivenm_lcell_comb \m_moore|Selector1~1 (
// Equation(s):
// \m_moore|Selector1~1_combout  = (\m_moore|Selector1~0_combout ) # ((\m_moore|sta.decode~q  & ((!\r_dados|Fim~q ) # (!\r_oper|Fim~q ))))

	.dataa(\r_oper|Fim~q ),
	.datab(\m_moore|Selector1~0_combout ),
	.datac(\m_moore|sta.decode~q ),
	.datad(\r_dados|Fim~q ),
	.cin(gnd),
	.combout(\m_moore|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector1~1 .lut_mask = 16'hDCFC;
defparam \m_moore|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N9
dffeas \m_moore|sta.decode (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\m_moore|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_moore|sta.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_moore|sta.decode .is_wysiwyg = "true";
defparam \m_moore|sta.decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
fiftyfivenm_lcell_comb \decode|Equal1~0 (
// Equation(s):
// \decode|Equal1~0_combout  = (!\r_oper|Saida [1] & (!\r_oper|Saida [3] & (!\r_oper|Saida [2] & \r_oper|Saida [0])))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\decode|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal1~0 .lut_mask = 16'h0100;
defparam \decode|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N15
dffeas \execute|reg_a_b[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decode|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_moore|sta.execute~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|reg_a_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|reg_a_b[0] .is_wysiwyg = "true";
defparam \execute|reg_a_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
fiftyfivenm_lcell_comb \RB|Saida[0]~0 (
// Equation(s):
// \RB|Saida[0]~0_combout  = (!\RB|Fim~q  & \execute|reg_a_b [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|Fim~q ),
	.datad(\execute|reg_a_b [0]),
	.cin(gnd),
	.combout(\RB|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Saida[0]~0 .lut_mask = 16'h0F00;
defparam \RB|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y46_N19
dffeas \RB|Saida[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_dados|Saida [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Saida[1] .is_wysiwyg = "true";
defparam \RB|Saida[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y46_N25
dffeas \RB|Saida[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_dados|Saida [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Saida[0] .is_wysiwyg = "true";
defparam \RB|Saida[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
fiftyfivenm_lcell_comb \RB|Fim~0 (
// Equation(s):
// \RB|Fim~0_combout  = (\r_dados|Saida [0] & (\RB|Saida [0] & (\RB|Saida [1] $ (!\r_dados|Saida [1])))) # (!\r_dados|Saida [0] & (!\RB|Saida [0] & (\RB|Saida [1] $ (!\r_dados|Saida [1]))))

	.dataa(\r_dados|Saida [0]),
	.datab(\RB|Saida [1]),
	.datac(\r_dados|Saida [1]),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\RB|Fim~0_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Fim~0 .lut_mask = 16'h8241;
defparam \RB|Fim~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y46_N29
dffeas \RB|Saida[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_dados|Saida [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RB|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Saida[3] .is_wysiwyg = "true";
defparam \RB|Saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N30
fiftyfivenm_lcell_comb \RB|Fim~1 (
// Equation(s):
// \RB|Fim~1_combout  = (\execute|reg_a_b [0] & (\RB|Saida [3] $ (!\r_dados|Saida [3])))

	.dataa(gnd),
	.datab(\RB|Saida [3]),
	.datac(\r_dados|Saida [3]),
	.datad(\execute|reg_a_b [0]),
	.cin(gnd),
	.combout(\RB|Fim~1_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Fim~1 .lut_mask = 16'hC300;
defparam \RB|Fim~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
fiftyfivenm_lcell_comb \RB|Fim~2 (
// Equation(s):
// \RB|Fim~2_combout  = (\RB|Fim~0_combout  & ((\RB|Fim~1_combout ) # ((\RB|Fim~q  & \execute|reg_a_b [0])))) # (!\RB|Fim~0_combout  & (((\RB|Fim~q  & \execute|reg_a_b [0]))))

	.dataa(\RB|Fim~0_combout ),
	.datab(\RB|Fim~1_combout ),
	.datac(\RB|Fim~q ),
	.datad(\execute|reg_a_b [0]),
	.cin(gnd),
	.combout(\RB|Fim~2_combout ),
	.cout());
// synopsys translate_off
defparam \RB|Fim~2 .lut_mask = 16'hF888;
defparam \RB|Fim~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N5
dffeas \RB|Fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RB|Fim~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RB|Fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RB|Fim .is_wysiwyg = "true";
defparam \RB|Fim .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
fiftyfivenm_lcell_comb \decode|Equal0~0 (
// Equation(s):
// \decode|Equal0~0_combout  = (!\r_oper|Saida [1] & (!\r_oper|Saida [3] & (!\r_oper|Saida [2] & !\r_oper|Saida [0])))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\decode|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|Equal0~0 .lut_mask = 16'h0001;
defparam \decode|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N21
dffeas \execute|reg_a_b[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decode|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_moore|sta.execute~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|reg_a_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|reg_a_b[1] .is_wysiwyg = "true";
defparam \execute|reg_a_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y47_N8
fiftyfivenm_lcell_comb \RA|Saida[0]~0 (
// Equation(s):
// \RA|Saida[0]~0_combout  = (!\RA|Fim~q  & \execute|reg_a_b [1])

	.dataa(\RA|Fim~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute|reg_a_b [1]),
	.cin(gnd),
	.combout(\RA|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RA|Saida[0]~0 .lut_mask = 16'h5500;
defparam \RA|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y46_N9
dffeas \RA|Saida[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_dados|Saida [0]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RA|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|Saida [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|Saida[0] .is_wysiwyg = "true";
defparam \RA|Saida[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y46_N11
dffeas \RA|Saida[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_dados|Saida [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RA|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|Saida [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|Saida[1] .is_wysiwyg = "true";
defparam \RA|Saida[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N0
fiftyfivenm_lcell_comb \RA|Fim~0 (
// Equation(s):
// \RA|Fim~0_combout  = (\RA|Saida [0] & (\r_dados|Saida [0] & (\r_dados|Saida [1] $ (!\RA|Saida [1])))) # (!\RA|Saida [0] & (!\r_dados|Saida [0] & (\r_dados|Saida [1] $ (!\RA|Saida [1]))))

	.dataa(\RA|Saida [0]),
	.datab(\r_dados|Saida [1]),
	.datac(\RA|Saida [1]),
	.datad(\r_dados|Saida [0]),
	.cin(gnd),
	.combout(\RA|Fim~0_combout ),
	.cout());
// synopsys translate_off
defparam \RA|Fim~0 .lut_mask = 16'h8241;
defparam \RA|Fim~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X71_Y46_N15
dffeas \RA|Saida[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_dados|Saida [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RA|Saida[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|Saida [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RA|Saida[3] .is_wysiwyg = "true";
defparam \RA|Saida[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N26
fiftyfivenm_lcell_comb \RA|Fim~1 (
// Equation(s):
// \RA|Fim~1_combout  = (\execute|reg_a_b [1] & (\r_dados|Saida [3] $ (!\RA|Saida [3])))

	.dataa(\execute|reg_a_b [1]),
	.datab(\r_dados|Saida [3]),
	.datac(\RA|Saida [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RA|Fim~1_combout ),
	.cout());
// synopsys translate_off
defparam \RA|Fim~1 .lut_mask = 16'h8282;
defparam \RA|Fim~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
fiftyfivenm_lcell_comb \RA|Fim~2 (
// Equation(s):
// \RA|Fim~2_combout  = (\execute|reg_a_b [1] & ((\RA|Fim~q ) # ((\RA|Fim~0_combout  & \RA|Fim~1_combout )))) # (!\execute|reg_a_b [1] & (\RA|Fim~0_combout  & ((\RA|Fim~1_combout ))))

	.dataa(\execute|reg_a_b [1]),
	.datab(\RA|Fim~0_combout ),
	.datac(\RA|Fim~q ),
	.datad(\RA|Fim~1_combout ),
	.cin(gnd),
	.combout(\RA|Fim~2_combout ),
	.cout());
// synopsys translate_off
defparam \RA|Fim~2 .lut_mask = 16'hECA0;
defparam \RA|Fim~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N11
dffeas \RA|Fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\RA|Fim~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RA|Fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RA|Fim .is_wysiwyg = "true";
defparam \RA|Fim .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y50_N25
dffeas \RC|Fim (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\m_moore|sta.execute~q ),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RC|Fim~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RC|Fim .is_wysiwyg = "true";
defparam \RC|Fim .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N20
fiftyfivenm_lcell_comb \m_moore|Selector2~0 (
// Equation(s):
// \m_moore|Selector2~0_combout  = (!\RB|Fim~q  & (!\RA|Fim~q  & (!\RC|Fim~q  & \m_moore|sta.execute~q )))

	.dataa(\RB|Fim~q ),
	.datab(\RA|Fim~q ),
	.datac(\RC|Fim~q ),
	.datad(\m_moore|sta.execute~q ),
	.cin(gnd),
	.combout(\m_moore|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector2~0 .lut_mask = 16'h0100;
defparam \m_moore|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N30
fiftyfivenm_lcell_comb \m_moore|Selector2~1 (
// Equation(s):
// \m_moore|Selector2~1_combout  = (\m_moore|Selector2~0_combout ) # ((\m_moore|sta.decode~q  & (\r_dados|Fim~q  & \r_oper|Fim~q )))

	.dataa(\m_moore|sta.decode~q ),
	.datab(\r_dados|Fim~q ),
	.datac(\r_oper|Fim~q ),
	.datad(\m_moore|Selector2~0_combout ),
	.cin(gnd),
	.combout(\m_moore|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector2~1 .lut_mask = 16'hFF80;
defparam \m_moore|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N31
dffeas \m_moore|sta.execute (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\m_moore|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_moore|sta.execute~q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_moore|sta.execute .is_wysiwyg = "true";
defparam \m_moore|sta.execute .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N24
fiftyfivenm_lcell_comb \m_moore|Selector3~0 (
// Equation(s):
// \m_moore|Selector3~0_combout  = (\m_moore|sta.execute~q  & ((\RA|Fim~q ) # ((\RC|Fim~q ) # (\RB|Fim~q ))))

	.dataa(\m_moore|sta.execute~q ),
	.datab(\RA|Fim~q ),
	.datac(\RC|Fim~q ),
	.datad(\RB|Fim~q ),
	.cin(gnd),
	.combout(\m_moore|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector3~0 .lut_mask = 16'hAAA8;
defparam \m_moore|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N22
fiftyfivenm_lcell_comb \m_moore|Selector3~1 (
// Equation(s):
// \m_moore|Selector3~1_combout  = (\m_moore|Selector3~0_combout ) # ((!\counter|fim~q  & \m_moore|sta.conta~q ))

	.dataa(gnd),
	.datab(\counter|fim~q ),
	.datac(\m_moore|sta.conta~q ),
	.datad(\m_moore|Selector3~0_combout ),
	.cin(gnd),
	.combout(\m_moore|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|Selector3~1 .lut_mask = 16'hFF30;
defparam \m_moore|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N23
dffeas \m_moore|sta.conta (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\m_moore|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m_moore|sta.conta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \m_moore|sta.conta .is_wysiwyg = "true";
defparam \m_moore|sta.conta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y50_N2
fiftyfivenm_lcell_comb \counter|pc[0]~0 (
// Equation(s):
// \counter|pc[0]~0_combout  = \counter|pc [0] $ (((\m_moore|sta.conta~q  & !\counter|fim~q )))

	.dataa(\m_moore|sta.conta~q ),
	.datab(\counter|fim~q ),
	.datac(\counter|pc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter|pc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter|pc[0]~0 .lut_mask = 16'hD2D2;
defparam \counter|pc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y50_N3
dffeas \counter|pc[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter|pc[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|pc[0] .is_wysiwyg = "true";
defparam \counter|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N28
fiftyfivenm_lcell_comb \counter|pc[2]~2 (
// Equation(s):
// \counter|pc[2]~2_combout  = (\counter|pc [0] & (\m_moore|sta.conta~q  & (\counter|pc [1] & !\counter|fim~q )))

	.dataa(\counter|pc [0]),
	.datab(\m_moore|sta.conta~q ),
	.datac(\counter|pc [1]),
	.datad(\counter|fim~q ),
	.cin(gnd),
	.combout(\counter|pc[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter|pc[2]~2 .lut_mask = 16'h0080;
defparam \counter|pc[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N18
fiftyfivenm_lcell_comb \counter|pc[2]~3 (
// Equation(s):
// \counter|pc[2]~3_combout  = \counter|pc [2] $ (\counter|pc[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\counter|pc [2]),
	.datad(\counter|pc[2]~2_combout ),
	.cin(gnd),
	.combout(\counter|pc[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter|pc[2]~3 .lut_mask = 16'h0FF0;
defparam \counter|pc[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N19
dffeas \counter|pc[2] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter|pc[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|pc[2] .is_wysiwyg = "true";
defparam \counter|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N12
fiftyfivenm_lcell_comb \counter|pc[3]~4 (
// Equation(s):
// \counter|pc[3]~4_combout  = \counter|pc [3] $ (((\counter|pc [2] & \counter|pc[2]~2_combout )))

	.dataa(\counter|pc [2]),
	.datab(\counter|pc[2]~2_combout ),
	.datac(\counter|pc [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter|pc[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter|pc[3]~4 .lut_mask = 16'h7878;
defparam \counter|pc[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y50_N13
dffeas \counter|pc[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\counter|pc[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|pc[3] .is_wysiwyg = "true";
defparam \counter|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N22
fiftyfivenm_lcell_comb \hex_addr|WideOr6~0 (
// Equation(s):
// \hex_addr|WideOr6~0_combout  = (\counter|pc [3] & (\counter|pc [0] & (\counter|pc [1] $ (\counter|pc [2])))) # (!\counter|pc [3] & (!\counter|pc [1] & (\counter|pc [2] $ (\counter|pc [0]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr6~0 .lut_mask = 16'h2910;
defparam \hex_addr|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N8
fiftyfivenm_lcell_comb \hex_addr|WideOr5~0 (
// Equation(s):
// \hex_addr|WideOr5~0_combout  = (\counter|pc [3] & ((\counter|pc [0] & (\counter|pc [1])) # (!\counter|pc [0] & ((\counter|pc [2]))))) # (!\counter|pc [3] & (\counter|pc [2] & (\counter|pc [1] $ (\counter|pc [0]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_addr|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N10
fiftyfivenm_lcell_comb \hex_addr|WideOr4~0 (
// Equation(s):
// \hex_addr|WideOr4~0_combout  = (\counter|pc [3] & (\counter|pc [2] & ((\counter|pc [1]) # (!\counter|pc [0])))) # (!\counter|pc [3] & (\counter|pc [1] & (!\counter|pc [2] & !\counter|pc [0])))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_addr|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N20
fiftyfivenm_lcell_comb \hex_addr|WideOr3~0 (
// Equation(s):
// \hex_addr|WideOr3~0_combout  = (\counter|pc [1] & ((\counter|pc [2] & ((\counter|pc [0]))) # (!\counter|pc [2] & (\counter|pc [3] & !\counter|pc [0])))) # (!\counter|pc [1] & (!\counter|pc [3] & (\counter|pc [2] $ (\counter|pc [0]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_addr|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N30
fiftyfivenm_lcell_comb \hex_addr|WideOr2~0 (
// Equation(s):
// \hex_addr|WideOr2~0_combout  = (\counter|pc [1] & (!\counter|pc [3] & ((\counter|pc [0])))) # (!\counter|pc [1] & ((\counter|pc [2] & (!\counter|pc [3])) # (!\counter|pc [2] & ((\counter|pc [0])))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex_addr|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N0
fiftyfivenm_lcell_comb \hex_addr|WideOr1~0 (
// Equation(s):
// \hex_addr|WideOr1~0_combout  = (\counter|pc [1] & (!\counter|pc [3] & ((\counter|pc [0]) # (!\counter|pc [2])))) # (!\counter|pc [1] & (\counter|pc [0] & (\counter|pc [3] $ (!\counter|pc [2]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr1~0 .lut_mask = 16'h6504;
defparam \hex_addr|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y50_N26
fiftyfivenm_lcell_comb \hex_addr|WideOr0~0 (
// Equation(s):
// \hex_addr|WideOr0~0_combout  = (\counter|pc [0] & ((\counter|pc [3]) # (\counter|pc [1] $ (\counter|pc [2])))) # (!\counter|pc [0] & ((\counter|pc [1]) # (\counter|pc [3] $ (\counter|pc [2]))))

	.dataa(\counter|pc [3]),
	.datab(\counter|pc [1]),
	.datac(\counter|pc [2]),
	.datad(\counter|pc [0]),
	.cin(gnd),
	.combout(\hex_addr|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_addr|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex_addr|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
fiftyfivenm_lcell_comb \hex_oper|WideOr6~0 (
// Equation(s):
// \hex_oper|WideOr6~0_combout  = (\r_oper|Saida [3] & (\r_oper|Saida [0] & (\r_oper|Saida [1] $ (\r_oper|Saida [2])))) # (!\r_oper|Saida [3] & (!\r_oper|Saida [1] & (\r_oper|Saida [2] $ (\r_oper|Saida [0]))))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\hex_oper|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr6~0 .lut_mask = 16'h4910;
defparam \hex_oper|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N10
fiftyfivenm_lcell_comb \hex_oper|WideOr5~0 (
// Equation(s):
// \hex_oper|WideOr5~0_combout  = (\r_oper|Saida [1] & ((\r_oper|Saida [0] & (\r_oper|Saida [3])) # (!\r_oper|Saida [0] & ((\r_oper|Saida [2]))))) # (!\r_oper|Saida [1] & (\r_oper|Saida [2] & (\r_oper|Saida [3] $ (\r_oper|Saida [0]))))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\hex_oper|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_oper|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N16
fiftyfivenm_lcell_comb \hex_oper|WideOr4~0 (
// Equation(s):
// \hex_oper|WideOr4~0_combout  = (\r_oper|Saida [3] & (\r_oper|Saida [2] & ((\r_oper|Saida [1]) # (!\r_oper|Saida [0])))) # (!\r_oper|Saida [3] & (\r_oper|Saida [1] & (!\r_oper|Saida [2] & !\r_oper|Saida [0])))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\hex_oper|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr4~0 .lut_mask = 16'h80C2;
defparam \hex_oper|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N2
fiftyfivenm_lcell_comb \hex_oper|WideOr3~0 (
// Equation(s):
// \hex_oper|WideOr3~0_combout  = (\r_oper|Saida [1] & ((\r_oper|Saida [2] & ((\r_oper|Saida [0]))) # (!\r_oper|Saida [2] & (\r_oper|Saida [3] & !\r_oper|Saida [0])))) # (!\r_oper|Saida [1] & (!\r_oper|Saida [3] & (\r_oper|Saida [2] $ (\r_oper|Saida [0]))))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\hex_oper|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr3~0 .lut_mask = 16'hA118;
defparam \hex_oper|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N6
fiftyfivenm_lcell_comb \hex_oper|WideOr2~0 (
// Equation(s):
// \hex_oper|WideOr2~0_combout  = (\r_oper|Saida [1] & (((!\r_oper|Saida [3] & \r_oper|Saida [0])))) # (!\r_oper|Saida [1] & ((\r_oper|Saida [2] & (!\r_oper|Saida [3])) # (!\r_oper|Saida [2] & ((\r_oper|Saida [0])))))

	.dataa(\r_oper|Saida [2]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [0]),
	.datad(\r_oper|Saida [1]),
	.cin(gnd),
	.combout(\hex_oper|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr2~0 .lut_mask = 16'h3072;
defparam \hex_oper|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N4
fiftyfivenm_lcell_comb \hex_oper|WideOr1~0 (
// Equation(s):
// \hex_oper|WideOr1~0_combout  = (\r_oper|Saida [2] & (\r_oper|Saida [0] & (\r_oper|Saida [3] $ (\r_oper|Saida [1])))) # (!\r_oper|Saida [2] & (!\r_oper|Saida [3] & ((\r_oper|Saida [1]) # (\r_oper|Saida [0]))))

	.dataa(\r_oper|Saida [2]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [1]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\hex_oper|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr1~0 .lut_mask = 16'h3910;
defparam \hex_oper|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y50_N20
fiftyfivenm_lcell_comb \hex_oper|WideOr0~0 (
// Equation(s):
// \hex_oper|WideOr0~0_combout  = (\r_oper|Saida [0] & ((\r_oper|Saida [3]) # (\r_oper|Saida [1] $ (\r_oper|Saida [2])))) # (!\r_oper|Saida [0] & ((\r_oper|Saida [1]) # (\r_oper|Saida [3] $ (\r_oper|Saida [2]))))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\hex_oper|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_oper|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \hex_oper|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N8
fiftyfivenm_lcell_comb \hex_a|Decoder0~0 (
// Equation(s):
// \hex_a|Decoder0~0_combout  = (!\RA|Saida [3] & (\RA|Saida [0] & !\RA|Saida [1]))

	.dataa(\RA|Saida [3]),
	.datab(gnd),
	.datac(\RA|Saida [0]),
	.datad(\RA|Saida [1]),
	.cin(gnd),
	.combout(\hex_a|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|Decoder0~0 .lut_mask = 16'h0050;
defparam \hex_a|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N24
fiftyfivenm_lcell_comb \hex_a|WideOr5~0 (
// Equation(s):
// \hex_a|WideOr5~0_combout  = ((!\RA|Saida [3] & \RA|Saida [0])) # (!\RA|Saida [1])

	.dataa(\RA|Saida [3]),
	.datab(\RA|Saida [1]),
	.datac(gnd),
	.datad(\RA|Saida [0]),
	.cin(gnd),
	.combout(\hex_a|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|WideOr5~0 .lut_mask = 16'h7733;
defparam \hex_a|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N18
fiftyfivenm_lcell_comb \hex_a|WideOr4~0 (
// Equation(s):
// \hex_a|WideOr4~0_combout  = (\RA|Saida [3] & \RA|Saida [1])

	.dataa(\RA|Saida [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RA|Saida [1]),
	.cin(gnd),
	.combout(\hex_a|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|WideOr4~0 .lut_mask = 16'hAA00;
defparam \hex_a|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N12
fiftyfivenm_lcell_comb \hex_a|WideOr3~0 (
// Equation(s):
// \hex_a|WideOr3~0_combout  = ((\RA|Saida [3] & !\RA|Saida [1])) # (!\RA|Saida [0])

	.dataa(\RA|Saida [3]),
	.datab(gnd),
	.datac(\RA|Saida [0]),
	.datad(\RA|Saida [1]),
	.cin(gnd),
	.combout(\hex_a|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|WideOr3~0 .lut_mask = 16'h0FAF;
defparam \hex_a|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N6
fiftyfivenm_lcell_comb \hex_a|WideOr2~0 (
// Equation(s):
// \hex_a|WideOr2~0_combout  = ((\RA|Saida [3] & \RA|Saida [1])) # (!\RA|Saida [0])

	.dataa(\RA|Saida [3]),
	.datab(gnd),
	.datac(\RA|Saida [0]),
	.datad(\RA|Saida [1]),
	.cin(gnd),
	.combout(\hex_a|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|WideOr2~0 .lut_mask = 16'hAF0F;
defparam \hex_a|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N16
fiftyfivenm_lcell_comb \hex_a|Decoder0~1 (
// Equation(s):
// \hex_a|Decoder0~1_combout  = (!\RA|Saida [3] & \RA|Saida [0])

	.dataa(\RA|Saida [3]),
	.datab(gnd),
	.datac(\RA|Saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_a|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|Decoder0~1 .lut_mask = 16'h5050;
defparam \hex_a|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N2
fiftyfivenm_lcell_comb \hex_a|WideOr0~0 (
// Equation(s):
// \hex_a|WideOr0~0_combout  = (\RA|Saida [3]) # ((!\RA|Saida [0] & \RA|Saida [1]))

	.dataa(\RA|Saida [3]),
	.datab(gnd),
	.datac(\RA|Saida [0]),
	.datad(\RA|Saida [1]),
	.cin(gnd),
	.combout(\hex_a|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_a|WideOr0~0 .lut_mask = 16'hAFAA;
defparam \hex_a|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N2
fiftyfivenm_lcell_comb \hex_b|Decoder0~0 (
// Equation(s):
// \hex_b|Decoder0~0_combout  = (!\RB|Saida [1] & (!\RB|Saida [3] & \RB|Saida [0]))

	.dataa(gnd),
	.datab(\RB|Saida [1]),
	.datac(\RB|Saida [3]),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\hex_b|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|Decoder0~0 .lut_mask = 16'h0300;
defparam \hex_b|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N20
fiftyfivenm_lcell_comb \hex_b|WideOr5~0 (
// Equation(s):
// \hex_b|WideOr5~0_combout  = ((!\RB|Saida [3] & \RB|Saida [0])) # (!\RB|Saida [1])

	.dataa(gnd),
	.datab(\RB|Saida [1]),
	.datac(\RB|Saida [3]),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\hex_b|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|WideOr5~0 .lut_mask = 16'h3F33;
defparam \hex_b|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
fiftyfivenm_lcell_comb \hex_b|WideOr4~0 (
// Equation(s):
// \hex_b|WideOr4~0_combout  = (\RB|Saida [1] & \RB|Saida [3])

	.dataa(gnd),
	.datab(\RB|Saida [1]),
	.datac(gnd),
	.datad(\RB|Saida [3]),
	.cin(gnd),
	.combout(\hex_b|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|WideOr4~0 .lut_mask = 16'hCC00;
defparam \hex_b|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N16
fiftyfivenm_lcell_comb \hex_b|WideOr3~0 (
// Equation(s):
// \hex_b|WideOr3~0_combout  = ((!\RB|Saida [1] & \RB|Saida [3])) # (!\RB|Saida [0])

	.dataa(gnd),
	.datab(\RB|Saida [1]),
	.datac(\RB|Saida [3]),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\hex_b|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|WideOr3~0 .lut_mask = 16'h30FF;
defparam \hex_b|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N18
fiftyfivenm_lcell_comb \hex_b|WideOr2~0 (
// Equation(s):
// \hex_b|WideOr2~0_combout  = ((\RB|Saida [1] & \RB|Saida [3])) # (!\RB|Saida [0])

	.dataa(gnd),
	.datab(\RB|Saida [1]),
	.datac(\RB|Saida [3]),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\hex_b|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|WideOr2~0 .lut_mask = 16'hC0FF;
defparam \hex_b|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N16
fiftyfivenm_lcell_comb \hex_b|Decoder0~1 (
// Equation(s):
// \hex_b|Decoder0~1_combout  = (!\RB|Saida [3] & \RB|Saida [0])

	.dataa(gnd),
	.datab(\RB|Saida [3]),
	.datac(\RB|Saida [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\hex_b|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|Decoder0~1 .lut_mask = 16'h3030;
defparam \hex_b|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N28
fiftyfivenm_lcell_comb \hex_b|WideOr0~0 (
// Equation(s):
// \hex_b|WideOr0~0_combout  = (\RB|Saida [3]) # ((\RB|Saida [1] & !\RB|Saida [0]))

	.dataa(gnd),
	.datab(\RB|Saida [1]),
	.datac(\RB|Saida [3]),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\hex_b|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_b|WideOr0~0 .lut_mask = 16'hF0FC;
defparam \hex_b|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N5
dffeas \execute|ula[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_oper|Saida [3]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|sta.execute~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|ula [3]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|ula[3] .is_wysiwyg = "true";
defparam \execute|ula[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N7
dffeas \execute|ula[2] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_oper|Saida [2]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|sta.execute~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|ula [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|ula[2] .is_wysiwyg = "true";
defparam \execute|ula[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
fiftyfivenm_lcell_comb \ula_1|Mux3~2 (
// Equation(s):
// \ula_1|Mux3~2_combout  = (!\execute|ula [3] & \execute|ula [2])

	.dataa(gnd),
	.datab(\execute|ula [3]),
	.datac(\execute|ula [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula_1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux3~2 .lut_mask = 16'h3030;
defparam \ula_1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
fiftyfivenm_lcell_comb \decode|ula[0]~0 (
// Equation(s):
// \decode|ula[0]~0_combout  = (\r_oper|Saida [0] & ((\r_oper|Saida [1]) # ((\r_oper|Saida [3]) # (\r_oper|Saida [2]))))

	.dataa(\r_oper|Saida [1]),
	.datab(\r_oper|Saida [3]),
	.datac(\r_oper|Saida [2]),
	.datad(\r_oper|Saida [0]),
	.cin(gnd),
	.combout(\decode|ula[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|ula[0]~0 .lut_mask = 16'hFE00;
defparam \decode|ula[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N17
dffeas \execute|ula[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\decode|ula[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m_moore|sta.execute~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|ula [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|ula[0] .is_wysiwyg = "true";
defparam \execute|ula[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N19
dffeas \execute|ula[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\r_oper|Saida [1]),
	.clrn(!\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m_moore|sta.execute~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute|ula [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute|ula[1] .is_wysiwyg = "true";
defparam \execute|ula[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N20
fiftyfivenm_lcell_comb \ula_1|Mux0~1 (
// Equation(s):
// \ula_1|Mux0~1_combout  = (\RB|Saida [3] & ((\execute|ula [0] & ((\execute|ula [1]))) # (!\execute|ula [0] & (!\RA|Saida [3])))) # (!\RB|Saida [3] & ((\RA|Saida [3] & ((\execute|ula [0]) # (\execute|ula [1]))) # (!\RA|Saida [3] & ((!\execute|ula [1])))))

	.dataa(\RB|Saida [3]),
	.datab(\execute|ula [0]),
	.datac(\RA|Saida [3]),
	.datad(\execute|ula [1]),
	.cin(gnd),
	.combout(\ula_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux0~1 .lut_mask = 16'hDA47;
defparam \ula_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N28
fiftyfivenm_lcell_comb \ula_1|Add0~10 (
// Equation(s):
// \ula_1|Add0~10_combout  = \RB|Saida [3] $ (\execute|ula [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|Saida [3]),
	.datad(\execute|ula [0]),
	.cin(gnd),
	.combout(\ula_1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Add0~10 .lut_mask = 16'h0FF0;
defparam \ula_1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N18
fiftyfivenm_lcell_comb \ula_1|Add0~5 (
// Equation(s):
// \ula_1|Add0~5_combout  = \RB|Saida [1] $ (\execute|ula [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|Saida [1]),
	.datad(\execute|ula [0]),
	.cin(gnd),
	.combout(\ula_1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Add0~5 .lut_mask = 16'h0FF0;
defparam \ula_1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N24
fiftyfivenm_lcell_comb \ula_1|Add0~0 (
// Equation(s):
// \ula_1|Add0~0_combout  = \RB|Saida [0] $ (\execute|ula [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RB|Saida [0]),
	.datad(\execute|ula [0]),
	.cin(gnd),
	.combout(\ula_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Add0~0 .lut_mask = 16'h0FF0;
defparam \ula_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N6
fiftyfivenm_lcell_comb \ula_1|Add0~2 (
// Equation(s):
// \ula_1|Add0~2_cout  = CARRY(\execute|ula [0])

	.dataa(gnd),
	.datab(\execute|ula [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula_1|Add0~2_cout ));
// synopsys translate_off
defparam \ula_1|Add0~2 .lut_mask = 16'h00CC;
defparam \ula_1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N8
fiftyfivenm_lcell_comb \ula_1|Add0~3 (
// Equation(s):
// \ula_1|Add0~3_combout  = (\RA|Saida [0] & ((\ula_1|Add0~0_combout  & (\ula_1|Add0~2_cout  & VCC)) # (!\ula_1|Add0~0_combout  & (!\ula_1|Add0~2_cout )))) # (!\RA|Saida [0] & ((\ula_1|Add0~0_combout  & (!\ula_1|Add0~2_cout )) # (!\ula_1|Add0~0_combout  & 
// ((\ula_1|Add0~2_cout ) # (GND)))))
// \ula_1|Add0~4  = CARRY((\RA|Saida [0] & (!\ula_1|Add0~0_combout  & !\ula_1|Add0~2_cout )) # (!\RA|Saida [0] & ((!\ula_1|Add0~2_cout ) # (!\ula_1|Add0~0_combout ))))

	.dataa(\RA|Saida [0]),
	.datab(\ula_1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula_1|Add0~2_cout ),
	.combout(\ula_1|Add0~3_combout ),
	.cout(\ula_1|Add0~4 ));
// synopsys translate_off
defparam \ula_1|Add0~3 .lut_mask = 16'h9617;
defparam \ula_1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N10
fiftyfivenm_lcell_comb \ula_1|Add0~6 (
// Equation(s):
// \ula_1|Add0~6_combout  = ((\RA|Saida [1] $ (\ula_1|Add0~5_combout  $ (!\ula_1|Add0~4 )))) # (GND)
// \ula_1|Add0~7  = CARRY((\RA|Saida [1] & ((\ula_1|Add0~5_combout ) # (!\ula_1|Add0~4 ))) # (!\RA|Saida [1] & (\ula_1|Add0~5_combout  & !\ula_1|Add0~4 )))

	.dataa(\RA|Saida [1]),
	.datab(\ula_1|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula_1|Add0~4 ),
	.combout(\ula_1|Add0~6_combout ),
	.cout(\ula_1|Add0~7 ));
// synopsys translate_off
defparam \ula_1|Add0~6 .lut_mask = 16'h698E;
defparam \ula_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N12
fiftyfivenm_lcell_comb \ula_1|Add0~8 (
// Equation(s):
// \ula_1|Add0~8_combout  = (\RA|Saida [1] & ((\ula_1|Add0~5_combout  & (\ula_1|Add0~7  & VCC)) # (!\ula_1|Add0~5_combout  & (!\ula_1|Add0~7 )))) # (!\RA|Saida [1] & ((\ula_1|Add0~5_combout  & (!\ula_1|Add0~7 )) # (!\ula_1|Add0~5_combout  & ((\ula_1|Add0~7 ) 
// # (GND)))))
// \ula_1|Add0~9  = CARRY((\RA|Saida [1] & (!\ula_1|Add0~5_combout  & !\ula_1|Add0~7 )) # (!\RA|Saida [1] & ((!\ula_1|Add0~7 ) # (!\ula_1|Add0~5_combout ))))

	.dataa(\RA|Saida [1]),
	.datab(\ula_1|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ula_1|Add0~7 ),
	.combout(\ula_1|Add0~8_combout ),
	.cout(\ula_1|Add0~9 ));
// synopsys translate_off
defparam \ula_1|Add0~8 .lut_mask = 16'h9617;
defparam \ula_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N14
fiftyfivenm_lcell_comb \ula_1|Add0~11 (
// Equation(s):
// \ula_1|Add0~11_combout  = \RA|Saida [3] $ (\ula_1|Add0~10_combout  $ (!\ula_1|Add0~9 ))

	.dataa(\RA|Saida [3]),
	.datab(\ula_1|Add0~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\ula_1|Add0~9 ),
	.combout(\ula_1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Add0~11 .lut_mask = 16'h6969;
defparam \ula_1|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
fiftyfivenm_lcell_comb \ula_1|Mux3~1 (
// Equation(s):
// \ula_1|Mux3~1_combout  = (!\execute|ula [2] & (!\execute|ula [3] & \execute|ula [1]))

	.dataa(\execute|ula [2]),
	.datab(gnd),
	.datac(\execute|ula [3]),
	.datad(\execute|ula [1]),
	.cin(gnd),
	.combout(\ula_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux3~1 .lut_mask = 16'h0500;
defparam \ula_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N30
fiftyfivenm_lcell_comb \ula_1|Mux0~2 (
// Equation(s):
// \ula_1|Mux0~2_combout  = (\ula_1|Mux3~2_combout  & ((\ula_1|Mux0~1_combout ) # ((\ula_1|Add0~11_combout  & \ula_1|Mux3~1_combout )))) # (!\ula_1|Mux3~2_combout  & (((\ula_1|Add0~11_combout  & \ula_1|Mux3~1_combout ))))

	.dataa(\ula_1|Mux3~2_combout ),
	.datab(\ula_1|Mux0~1_combout ),
	.datac(\ula_1|Add0~11_combout ),
	.datad(\ula_1|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ula_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux0~2 .lut_mask = 16'hF888;
defparam \ula_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N22
fiftyfivenm_lcell_comb \ula_1|Mux0~0 (
// Equation(s):
// \ula_1|Mux0~0_combout  = (\execute|ula [3] & (!\execute|ula [1] & (!\execute|ula [2] & !\execute|ula [0])))

	.dataa(\execute|ula [3]),
	.datab(\execute|ula [1]),
	.datac(\execute|ula [2]),
	.datad(\execute|ula [0]),
	.cin(gnd),
	.combout(\ula_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux0~0 .lut_mask = 16'h0002;
defparam \ula_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N8
fiftyfivenm_lcell_comb \ula_1|Mux0~3 (
// Equation(s):
// \ula_1|Mux0~3_combout  = (\ula_1|Mux0~2_combout ) # ((\RB|Saida [3] & (\RA|Saida [3] & \ula_1|Mux0~0_combout )))

	.dataa(\ula_1|Mux0~2_combout ),
	.datab(\RB|Saida [3]),
	.datac(\RA|Saida [3]),
	.datad(\ula_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ula_1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux0~3 .lut_mask = 16'hEAAA;
defparam \ula_1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N9
dffeas \ula_1|ALU_Result[3] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ula_1|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ula_1|ALU_Result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ula_1|ALU_Result[3] .is_wysiwyg = "true";
defparam \ula_1|ALU_Result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
fiftyfivenm_lcell_comb \ula_1|Mux2~0 (
// Equation(s):
// \ula_1|Mux2~0_combout  = (\RB|Saida [1] & ((\execute|ula [0] & ((!\execute|ula [1]))) # (!\execute|ula [0] & (\RA|Saida [1])))) # (!\RB|Saida [1] & ((\RA|Saida [1] & (!\execute|ula [1] & !\execute|ula [0])) # (!\RA|Saida [1] & (\execute|ula [1]))))

	.dataa(\RB|Saida [1]),
	.datab(\RA|Saida [1]),
	.datac(\execute|ula [1]),
	.datad(\execute|ula [0]),
	.cin(gnd),
	.combout(\ula_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux2~0 .lut_mask = 16'h1A9C;
defparam \ula_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N0
fiftyfivenm_lcell_comb \ula_1|Mux2~1 (
// Equation(s):
// \ula_1|Mux2~1_combout  = (\execute|ula [0]) # ((\execute|ula [1]) # (!\RB|Saida [1]))

	.dataa(gnd),
	.datab(\execute|ula [0]),
	.datac(\RB|Saida [1]),
	.datad(\execute|ula [1]),
	.cin(gnd),
	.combout(\ula_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux2~1 .lut_mask = 16'hFFCF;
defparam \ula_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N26
fiftyfivenm_lcell_comb \ula_1|Mux2~2 (
// Equation(s):
// \ula_1|Mux2~2_combout  = (\ula_1|Mux2~0_combout  & ((\execute|ula [2]) # ((\ula_1|Mux2~1_combout ) # (!\execute|ula [3])))) # (!\ula_1|Mux2~0_combout  & (((\execute|ula [3])) # (!\execute|ula [2])))

	.dataa(\ula_1|Mux2~0_combout ),
	.datab(\execute|ula [2]),
	.datac(\ula_1|Mux2~1_combout ),
	.datad(\execute|ula [3]),
	.cin(gnd),
	.combout(\ula_1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux2~2 .lut_mask = 16'hFDBB;
defparam \ula_1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
fiftyfivenm_lcell_comb \ula_1|Mux2~3 (
// Equation(s):
// \ula_1|Mux2~3_combout  = ((\ula_1|Mux3~1_combout  & \ula_1|Add0~6_combout )) # (!\ula_1|Mux2~2_combout )

	.dataa(\ula_1|Mux3~1_combout ),
	.datab(gnd),
	.datac(\ula_1|Mux2~2_combout ),
	.datad(\ula_1|Add0~6_combout ),
	.cin(gnd),
	.combout(\ula_1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux2~3 .lut_mask = 16'hAF0F;
defparam \ula_1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N3
dffeas \ula_1|ALU_Result[1] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ula_1|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ula_1|ALU_Result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ula_1|ALU_Result[1] .is_wysiwyg = "true";
defparam \ula_1|ALU_Result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N2
fiftyfivenm_lcell_comb \ula_1|Mux3~0 (
// Equation(s):
// \ula_1|Mux3~0_combout  = (\execute|ula [0] & ((\RB|Saida [0] & ((\execute|ula [1]))) # (!\RB|Saida [0] & ((\RA|Saida [0]) # (!\execute|ula [1]))))) # (!\execute|ula [0] & (\RA|Saida [0] $ (((\RB|Saida [0]) # (!\execute|ula [1])))))

	.dataa(\RA|Saida [0]),
	.datab(\execute|ula [0]),
	.datac(\RB|Saida [0]),
	.datad(\execute|ula [1]),
	.cin(gnd),
	.combout(\ula_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux3~0 .lut_mask = 16'hDA1D;
defparam \ula_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y46_N4
fiftyfivenm_lcell_comb \ula_1|Mux3~3 (
// Equation(s):
// \ula_1|Mux3~3_combout  = (\ula_1|Mux3~2_combout  & ((\ula_1|Mux3~0_combout ) # ((\ula_1|Mux3~1_combout  & \ula_1|Add0~3_combout )))) # (!\ula_1|Mux3~2_combout  & (\ula_1|Mux3~1_combout  & (\ula_1|Add0~3_combout )))

	.dataa(\ula_1|Mux3~2_combout ),
	.datab(\ula_1|Mux3~1_combout ),
	.datac(\ula_1|Add0~3_combout ),
	.datad(\ula_1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ula_1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux3~3 .lut_mask = 16'hEAC0;
defparam \ula_1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N14
fiftyfivenm_lcell_comb \ula_1|Mux3~4 (
// Equation(s):
// \ula_1|Mux3~4_combout  = (\ula_1|Mux3~3_combout ) # ((\RA|Saida [0] & (\ula_1|Mux0~0_combout  & \RB|Saida [0])))

	.dataa(\RA|Saida [0]),
	.datab(\ula_1|Mux0~0_combout ),
	.datac(\ula_1|Mux3~3_combout ),
	.datad(\RB|Saida [0]),
	.cin(gnd),
	.combout(\ula_1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux3~4 .lut_mask = 16'hF8F0;
defparam \ula_1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y46_N15
dffeas \ula_1|ALU_Result[0] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ula_1|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ula_1|ALU_Result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ula_1|ALU_Result[0] .is_wysiwyg = "true";
defparam \ula_1|ALU_Result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
fiftyfivenm_lcell_comb \ula_1|Mux1~0 (
// Equation(s):
// \ula_1|Mux1~0_combout  = ((\ula_1|Mux3~1_combout  & \ula_1|Add0~8_combout )) # (!\ula_1|Mux2~2_combout )

	.dataa(\ula_1|Mux3~1_combout ),
	.datab(gnd),
	.datac(\ula_1|Mux2~2_combout ),
	.datad(\ula_1|Add0~8_combout ),
	.cin(gnd),
	.combout(\ula_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula_1|Mux1~0 .lut_mask = 16'hAF0F;
defparam \ula_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y46_N29
dffeas \ula_1|ALU_Result[2] (
	.clk(\geraclk|PLL1_inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ula_1|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ula_1|ALU_Result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ula_1|ALU_Result[2] .is_wysiwyg = "true";
defparam \ula_1|ALU_Result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
fiftyfivenm_lcell_comb \hex_c|WideOr6~0 (
// Equation(s):
// \hex_c|WideOr6~0_combout  = (\ula_1|ALU_Result [3] & (\ula_1|ALU_Result [0] & (\ula_1|ALU_Result [1] $ (\ula_1|ALU_Result [2])))) # (!\ula_1|ALU_Result [3] & (!\ula_1|ALU_Result [1] & (\ula_1|ALU_Result [0] $ (\ula_1|ALU_Result [2]))))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr6~0 .lut_mask = 16'h2190;
defparam \hex_c|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
fiftyfivenm_lcell_comb \hex_c|WideOr5~0 (
// Equation(s):
// \hex_c|WideOr5~0_combout  = (\ula_1|ALU_Result [3] & ((\ula_1|ALU_Result [0] & (\ula_1|ALU_Result [1])) # (!\ula_1|ALU_Result [0] & ((\ula_1|ALU_Result [2]))))) # (!\ula_1|ALU_Result [3] & (\ula_1|ALU_Result [2] & (\ula_1|ALU_Result [1] $ 
// (\ula_1|ALU_Result [0]))))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr5~0 .lut_mask = 16'h9E80;
defparam \hex_c|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
fiftyfivenm_lcell_comb \hex_c|WideOr4~0 (
// Equation(s):
// \hex_c|WideOr4~0_combout  = (\ula_1|ALU_Result [3] & (\ula_1|ALU_Result [2] & ((\ula_1|ALU_Result [1]) # (!\ula_1|ALU_Result [0])))) # (!\ula_1|ALU_Result [3] & (\ula_1|ALU_Result [1] & (!\ula_1|ALU_Result [0] & !\ula_1|ALU_Result [2])))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr4~0 .lut_mask = 16'h8A04;
defparam \hex_c|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
fiftyfivenm_lcell_comb \hex_c|WideOr3~0 (
// Equation(s):
// \hex_c|WideOr3~0_combout  = (\ula_1|ALU_Result [1] & ((\ula_1|ALU_Result [0] & ((\ula_1|ALU_Result [2]))) # (!\ula_1|ALU_Result [0] & (\ula_1|ALU_Result [3] & !\ula_1|ALU_Result [2])))) # (!\ula_1|ALU_Result [1] & (!\ula_1|ALU_Result [3] & 
// (\ula_1|ALU_Result [0] $ (\ula_1|ALU_Result [2]))))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_c|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N30
fiftyfivenm_lcell_comb \hex_c|WideOr2~0 (
// Equation(s):
// \hex_c|WideOr2~0_combout  = (\ula_1|ALU_Result [1] & (!\ula_1|ALU_Result [3] & (\ula_1|ALU_Result [0]))) # (!\ula_1|ALU_Result [1] & ((\ula_1|ALU_Result [2] & (!\ula_1|ALU_Result [3])) # (!\ula_1|ALU_Result [2] & ((\ula_1|ALU_Result [0])))))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr2~0 .lut_mask = 16'h5170;
defparam \hex_c|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
fiftyfivenm_lcell_comb \hex_c|WideOr1~0 (
// Equation(s):
// \hex_c|WideOr1~0_combout  = (\ula_1|ALU_Result [1] & (!\ula_1|ALU_Result [3] & ((\ula_1|ALU_Result [0]) # (!\ula_1|ALU_Result [2])))) # (!\ula_1|ALU_Result [1] & (\ula_1|ALU_Result [0] & (\ula_1|ALU_Result [3] $ (!\ula_1|ALU_Result [2]))))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr1~0 .lut_mask = 16'h6054;
defparam \hex_c|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
fiftyfivenm_lcell_comb \hex_c|WideOr0~0 (
// Equation(s):
// \hex_c|WideOr0~0_combout  = (\ula_1|ALU_Result [0] & ((\ula_1|ALU_Result [3]) # (\ula_1|ALU_Result [1] $ (\ula_1|ALU_Result [2])))) # (!\ula_1|ALU_Result [0] & ((\ula_1|ALU_Result [1]) # (\ula_1|ALU_Result [3] $ (\ula_1|ALU_Result [2]))))

	.dataa(\ula_1|ALU_Result [3]),
	.datab(\ula_1|ALU_Result [1]),
	.datac(\ula_1|ALU_Result [0]),
	.datad(\ula_1|ALU_Result [2]),
	.cin(gnd),
	.combout(\hex_c|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_c|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \hex_c|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N24
fiftyfivenm_lcell_comb \m_moore|state~0 (
// Equation(s):
// \m_moore|state~0_combout  = (\m_moore|sta.execute~q ) # (!\m_moore|sta.fetch~q )

	.dataa(gnd),
	.datab(\m_moore|sta.execute~q ),
	.datac(gnd),
	.datad(\m_moore|sta.fetch~q ),
	.cin(gnd),
	.combout(\m_moore|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|state~0 .lut_mask = 16'hCCFF;
defparam \m_moore|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N2
fiftyfivenm_lcell_comb \m_moore|state~1 (
// Equation(s):
// \m_moore|state~1_combout  = (\m_moore|sta.decode~q ) # (!\m_moore|sta.fetch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m_moore|sta.decode~q ),
	.datad(\m_moore|sta.fetch~q ),
	.cin(gnd),
	.combout(\m_moore|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \m_moore|state~1 .lut_mask = 16'hF0FF;
defparam \m_moore|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
