a278d0c92be9 ("clk: renesas: r9a07g044: Add clock and reset entries for CRU")
772563aef2b4 ("clk: renesas: r9a07g044: Drop WDT2 clock and reset entry")
576d6b40dcce ("clk: renesas: r9a07g044: Add MTU3a clock and reset entry")
57746e993442 ("clk: renesas: r9a07g044: Add conditional compilation for r9a07g044_cpg_info")
