#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon May 23 23:20:37 2022
# Process ID: 24096
# Current directory: C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1
# Command line: vivado.exe -log CPU5_one_cycle.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU5_one_cycle.tcl
# Log file: C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/CPU5_one_cycle.vds
# Journal file: C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU5_one_cycle.tcl -notrace
Command: synth_design -top CPU5_one_cycle -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16448
WARNING: [Synth 8-2611] redeclaration of ansi port wr_en is not allowed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:81]
WARNING: [Synth 8-2611] redeclaration of ansi port wr_addr is not allowed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port wr_data is not allowed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:83]
WARNING: [Synth 8-2611] redeclaration of ansi port rd_addr is not allowed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:86]
WARNING: [Synth 8-2611] redeclaration of ansi port rx is not allowed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port tx is not allowed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU5_one_cycle' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:352]
INFO: [Synth 8-6157] synthesizing module 'rx' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/rx.v:98]
INFO: [Synth 8-6155] done synthesizing module 'rx' (1#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'tx' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/tx.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/tx.v:90]
INFO: [Synth 8-6155] done synthesizing module 'tx' (2#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/tx.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/.Xil/Vivado-24096-LAPTOP-OKB0SK0I/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (3#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/.Xil/Vivado-24096-LAPTOP-OKB0SK0I/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'rx_fifo' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:421]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'rx_fifo' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:421]
WARNING: [Synth 8-7023] instance 'rx_fifo' of module 'fifo_generator_0' has 10 connections declared, but only 8 given [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:421]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (32) of module 'fifo_generator_0' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:438]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'tx_fifo' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:432]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_generator_0' is unconnected for instance 'tx_fifo' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:432]
WARNING: [Synth 8-7023] instance 'tx_fifo' of module 'fifo_generator_0' has 10 connections declared, but only 8 given [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:432]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'rd_addr' does not match port width (32) of module 'top' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:54]
WARNING: [Synth 8-689] width (8) of port connection 'wr_data' does not match port width (32) of module 'top' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:55]
WARNING: [Synth 8-689] width (8) of port connection 'wr_addr' does not match port width (32) of module 'top' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:55]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/.Xil/Vivado-24096-LAPTOP-OKB0SK0I/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (5#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/.Xil/Vivado-24096-LAPTOP-OKB0SK0I/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cache' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/cache.v:23]
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "tag_reg" dissolved into registers
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "value_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cache' (6#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/cache.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFID' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/IFID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (7#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/IFID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Registers' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Registers.v:1]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Registers' (8#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Registers.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/ImmGen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (9#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/ImmGen.v:1]
INFO: [Synth 8-6157] synthesizing module 'IDEX' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/IDEX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEX' (10#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/IDEX.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (11#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEM' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/EXMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM' (13#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/EXMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/.Xil/Vivado-24096-LAPTOP-OKB0SK0I/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (14#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/.Xil/Vivado-24096-LAPTOP-OKB0SK0I/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/MEMWB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (15#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/MEMWB.v:1]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Forwarding.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (16#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Forwarding.v:23]
INFO: [Synth 8-6157] synthesizing module 'WBIF' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/WBIF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WBIF' (17#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/WBIF.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (18#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/Hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (19#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/imports/new/CPU.v:23]
WARNING: [Synth 8-7071] port 'pc' of module 'CPU' is unconnected for instance 'CPU5' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:61]
WARNING: [Synth 8-7023] instance 'CPU5' of module 'CPU' has 27 connections declared, but only 26 given [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:61]
INFO: [Synth 8-6157] synthesizing module 'pdu5' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/pdu.v:23]
WARNING: [Synth 8-6090] variable 'cnt_al_plr' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/pdu.v:179]
INFO: [Synth 8-226] default block is never used [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/pdu.v:280]
INFO: [Synth 8-6155] done synthesizing module 'pdu5' (20#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/pdu.v:23]
WARNING: [Synth 8-7071] port 'm_rf_addr' of module 'pdu5' is unconnected for instance 'debug' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:90]
WARNING: [Synth 8-7071] port 'rf_data' of module 'pdu5' is unconnected for instance 'debug' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:90]
WARNING: [Synth 8-7071] port 'm_data' of module 'pdu5' is unconnected for instance 'debug' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:90]
WARNING: [Synth 8-7071] port 'pc' of module 'pdu5' is unconnected for instance 'debug' [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:90]
WARNING: [Synth 8-7023] instance 'debug' of module 'pdu5' has 37 connections declared, but only 33 given [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:90]
INFO: [Synth 8-6155] done synthesizing module 'CPU5_one_cycle' (21#1) [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/new/CPU5.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.852 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1223.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'CPU5/DM'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'CPU5/DM'
Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'CPU5/IM'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'CPU5/IM'
Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'CPU5/top/rx_fifo'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'CPU5/top/rx_fifo'
Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'CPU5/top/tx_fifo'
Finished Parsing XDC File [c:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'CPU5/top/tx_fifo'
Parsing XDC File [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/constrs_1/new/tttttttop.xdc]
Finished Parsing XDC File [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/constrs_1/new/tttttttop.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.srcs/constrs_1/new/tttttttop.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU5_one_cycle_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU5_one_cycle_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1240.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.926 ; gain = 17.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.926 ; gain = 17.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for CPU5/DM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU5/IM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU5/top/rx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for CPU5/top/tx_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.926 ; gain = 17.074
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  C_IDLE |                          0000001 |                             0000
                C_CMD_DC |                          0000010 |                             0010
                C_CMD_WB |                          0000100 |                             0011
                C_CMD_RB |                          0001000 |                             0100
               C_CMD_ERR |                          0010000 |                             0111
             C_TXFIFO_WR |                          0100000 |                             0101
           C_TXFIFO_WAIT |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1240.926 ; gain = 17.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 64    
	               27 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   7 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 49    
	   5 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 18    
	   3 Input    8 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   6 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 45    
	   3 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 15    
	  11 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1310.926 ; gain = 87.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1310.926 ; gain = 87.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1310.926 ; gain = 87.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1343.852 ; gain = 120.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |dist_mem_gen_0   |         1|
|2     |data_mem         |         1|
|3     |fifo_generator_0 |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |data_mem         |     1|
|2     |dist_mem_gen     |     1|
|3     |fifo_generator   |     1|
|4     |fifo_generator_0 |     1|
|5     |BUFG             |     2|
|6     |CARRY4           |    52|
|7     |LUT1             |     9|
|8     |LUT2             |   163|
|9     |LUT3             |   132|
|10    |LUT4             |   634|
|11    |LUT5             |   781|
|12    |LUT6             |  1990|
|13    |MUXF7            |   605|
|14    |MUXF8            |   132|
|15    |FDCE             |   284|
|16    |FDPE             |    24|
|17    |FDRE             |  2042|
|18    |IBUF             |    11|
|19    |OBUF             |    15|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 1357.434 ; gain = 116.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1357.434 ; gain = 133.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1363.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7f0ad9e1
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1366.691 ; gain = 142.840
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/void/cod/lab5/CODexp-master/Lab6/apply/apply.runs/synth_1/CPU5_one_cycle.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU5_one_cycle_utilization_synth.rpt -pb CPU5_one_cycle_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 23 23:21:41 2022...
