;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -100, -600
	SPL 30, <791
	SLT 12, @19
	SUB #802, 100
	SUB -802, 10
	JMN 30, <791
	MOV -1, <-20
	ADD 270, 60
	ADD #270, <1
	ADD 210, 61
	SUB @0, @2
	SPL 30, <791
	SUB @0, @2
	DJN -30, <9
	SUB #20, <101
	DJN -30, <9
	CMP #802, 100
	SUB -802, 10
	ADD 30, 5
	SUB @0, @2
	SLT @0, @2
	ADD 270, 60
	SUB @0, @2
	SPL -100, -611
	CMP -802, 10
	SLT #-30, 9
	DJN -30, <9
	SLT #-30, 9
	ADD 270, 60
	MOV -1, <-20
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD 303, 910
	SPL 30, <791
	ADD #270, <1
	ADD #270, <1
	SPL -100, -600
	MOV -1, <-20
	SUB @0, @2
	SPL 0, <402
	ADD 303, 910
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
