I 000045 55 1222          1524986778009 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524986778010 2018.04.29 10:26:18)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 14))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000045 55 1386          1524986851782 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524986851781 2018.04.29 10:27:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 1)(i 14))))))
    (_signal (_internal C_MEM MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000045 55 2570          1524988459417 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524988459417 2018.04.29 10:54:19)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni (_code 1)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2573          1524988667693 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524988667693 2018.04.29 10:57:47)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni (_code 1)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3)(0))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2573          1524988919197 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524988919197 2018.04.29 11:01:59)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni (_code 1)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3)(0))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2564          1524989050169 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989050170 2018.04.29 11:04:10)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni (_code 1)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3)(0))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2580          1524989260486 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989260486 2018.04.29 11:07:40)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni (_code 1)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3)(0))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2686          1524989493307 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989493307 2018.04.29 11:11:33)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((IN_CARD)(CARD)))(_target(3))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2686          1524989590427 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989590427 2018.04.29 11:13:10)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((IN_CARD)(CARD)))(_target(3))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2686          1524989739068 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989739069 2018.04.29 11:15:39)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((IN_CARD)(CARD)))(_target(3))(_sensitivity(0)))))
      (line__15(_architecture 1 0 15 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2658          1524989771771 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989771771 2018.04.29 11:16:11)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__18(_architecture 1 0 18 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 1735          1524989873478 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989873478 2018.04.29 11:17:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2658          1524989945114 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524989945114 2018.04.29 11:19:05)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3))(_sensitivity(0)))))
      (line__18(_architecture 1 0 18 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2568          1524990091042 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524990091042 2018.04.29 11:21:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2571          1524990105255 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 9 ))
  (_version v33)
  (_time 1524990105256 2018.04.29 11:21:45)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524986533506)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_type (_internal C_MEM 0 10 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 11 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))(3)(1))(_sensitivity(3)(0))(_read(2(14))(2(13))(2(12))(2(11))(2(10))(2(9))(2(8))(2(7))(2(6))(2(5))(2(4))(2(3))(2(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 2 )
    (2 3 3 3 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2454          1524990547516 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1524990547516 2018.04.29 11:29:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524990547415)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(4)(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2454          1524990628979 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1524990628980 2018.04.29 11:30:28)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524990547415)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(2)(1))(_sensitivity(4)(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2451          1524990670507 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1524990670507 2018.04.29 11:31:10)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524990547415)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(2)(1))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2451          1525193593970 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525193593969 2018.05.01 19:53:13)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524990547415)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal IN_CARD ~std_logic_vector{0~to~3}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2237          1525193630548 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525193630547 2018.05.01 19:53:50)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1524990547415)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~3}~122 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2164          1525194862110 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525194862110 2018.05.01 20:14:22)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525194862033)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal CARD_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0{0~to~3}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7(t_0_3))(4)(3)(2))(_sensitivity(0)(1))(_read(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2164          1525195112922 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525195112921 2018.05.01 20:18:32)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525194862033)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal CARD_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0{1~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7(t_1_4))(3)(2)(4))(_sensitivity(0)(1))(_read(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2170          1525195307714 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525195307713 2018.05.01 20:21:47)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525194862033)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal CARD_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0{1~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7(t_1_4))(7(0))(3)(2)(4))(_sensitivity(0)(1))(_read(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2170          1525195438695 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525195438695 2018.05.01 20:23:58)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525194862033)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal CARD_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0{1~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 4))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7(t_1_4))(7(0))(2)(3)(4))(_sensitivity(0)(1))(_read(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2263          1525196047802 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525196047801 2018.05.01 20:34:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047740)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1915          1525196047946 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525196047945 2018.05.01 20:34:07)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047900)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(4)(3)(5)(6))(_sensitivity(1)(0))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2263          1525196192017 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525196192016 2018.05.01 20:36:32)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047740)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1915          1525196192174 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525196192173 2018.05.01 20:36:32)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047900)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2)(3)(4)(5)(6))(_sensitivity(0)(1))(_read(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2263          1525196868658 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525196868657 2018.05.01 20:47:48)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047740)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2263          1525196879724 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525196879723 2018.05.01 20:47:59)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047740)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(2)(1))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
V 000044 55 2005          1525196879875 ARH
(_unit VHDL (hands_reg 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525196879874 2018.05.01 20:47:59)
  (_source (\./src/HANDS_REG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047900)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_port (_internal SC ~std_logic_vector{0~to~4}~126 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5)(6))(_sensitivity(0)(1))(_read(5)(6)))))
      (line__22(_architecture 1 0 22 (_process (_simple)(_target(2)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1922          1525197226784 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525197226783 2018.05.01 20:53:46)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525197226705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0))(_read(4)(5)))))
      (line__21(_architecture 1 0 21 (_process (_simple)(_target(2)(3))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2281          1525197472078 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525197472077 2018.05.01 20:57:52)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047740)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(2)(1))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2497          1525197730225 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 10 ))
  (_version v33)
  (_time 1525197730224 2018.05.01 21:02:10)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525196047740)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal C_MEM 0 11 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 12 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))(1)(2))(_sensitivity(0))(_read(3(14))(3(13))(3(12))(3(11))(3(10))(3(9))(3(8))(3(7))(3(6))(3(5))(3(4))(3(3))(3(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
    (2 3 3 2 2 )
    (2 2 2 2 2 )
    (2 3 3 2 3 )
    (2 2 2 2 2 )
    (2 3 3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1922          1525197730398 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525197730398 2018.05.01 21:02:10)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525197226705)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(4)(5)))))
      (line__21(_architecture 1 0 21 (_process (_simple)(_target(2)(3))(_sensitivity(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1548          1525238501495 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1525238501496 2018.05.02 08:21:41)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525238470786)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.INTEGER 0 7 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2006          1525238970203 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525238970204 2018.05.02 08:29:30)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525238816726)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_signal (_internal END_RESULT_SIG ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ((i 0))))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)))))
      (C_MAX(_architecture 1 0 21 (_process (_simple)(_target(7))(_sensitivity(1)(0)))))
      (C_PLAYERS(_architecture 2 0 32 (_process (_simple)(_target(6))(_sensitivity(2))(_read(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2009          1525238989368 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525238989369 2018.05.02 08:29:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525238816726)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_signal (_internal END_RESULT_SIG ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ((i 0))))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)))))
      (C_MAX(_architecture 1 0 21 (_process (_simple)(_target(7))(_sensitivity(1)(0)))))
      (C_PLAYERS(_architecture 2 0 32 (_process (_simple)(_target(6))(_sensitivity(2))(_read(7)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 1915          1525239274408 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525239274408 2018.05.02 08:34:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525238816726)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_signal (_internal END_RESULT_SIG ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ((i 0))))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1915          1525239346993 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525239346994 2018.05.02 08:35:46)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525238816726)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_signal (_internal END_RESULT_SIG ~extSTD.STANDARD.INTEGER 0 12 (_architecture (_uni ((i 0))))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1988          1525239423312 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525239423312 2018.05.02 08:37:03)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525239423207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal END_RESULT_SIG ~extSTD.STANDARD.NATURAL 0 12 (_architecture (_uni ((i 0))))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1885          1525239650918 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525239650918 2018.05.02 08:40:50)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525239423207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1885          1525239915992 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525239915992 2018.05.02 08:45:15)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525239423207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1885          1525239979581 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525239979581 2018.05.02 08:46:19)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525239423207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1885          1525240419695 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525240419695 2018.05.02 08:53:39)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525239423207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1885          1525240486597 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525240486597 2018.05.02 08:54:46)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525239423207)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2081          1525242976378 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525242976378 2018.05.02 09:36:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(5)(6)(2)))))
      (line__21(_architecture 1 0 21 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
      (RES(_architecture 2 0 26 (_process (_simple)(_sensitivity(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2044          1525242976665 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525242976665 2018.05.02 09:36:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)(3)))))
      (RES(_architecture 2 0 40 (_process (_simple)(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2641          1525243173075 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 11 ))
  (_version v33)
  (_time 1525243173075 2018.05.02 09:39:33)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242903106)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal C_MEM 0 12 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 13 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4)(3)(1))(_sensitivity(0)(2))(_read(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2641          1525243469882 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 11 ))
  (_version v33)
  (_time 1525243469883 2018.05.02 09:44:29)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242903106)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal C_MEM 0 12 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 13 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4)(3)(1))(_sensitivity(0)(2))(_read(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525243470179 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525243470180 2018.05.02 09:44:30)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2053          1525243481227 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525243481228 2018.05.02 09:44:41)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(6)(5)(4)(7))(_sensitivity(2)(1)(3)(0)))))
      (RES(_architecture 2 0 45 (_process (_simple)(_sensitivity(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2641          1525243493227 ARH1
(_unit VHDL (card_mem 0 4 (arh1 0 11 ))
  (_version v33)
  (_time 1525243493228 2018.05.02 09:44:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242903106)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal C_MEM 0 12 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 13 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))(4)(1)(3))(_sensitivity(2)(0))(_read(4(14))(4(13))(4(12))(4(11))(4(10))(4(9))(4(8))(4(7))(4(6))(4(5))(4(4))(4(3))(4(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525243493543 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525243493543 2018.05.02 09:44:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525243493778 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525243493778 2018.05.02 09:44:53)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(2)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1695          1525245077418 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525245077418 2018.05.02 10:11:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1695          1525245085325 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525245085326 2018.05.02 10:11:25)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1695          1525245127532 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525245127533 2018.05.02 10:12:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(3)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525245637476 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525245637476 2018.05.02 10:20:37)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245622631)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(1))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000045 55 2731          1525245648624 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525245648625 2018.05.02 10:20:48)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245622631)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(1))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525245648962 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525245648962 2018.05.02 10:20:48)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525245649194 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525245649194 2018.05.02 10:20:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1811          1525245669992 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525245669992 2018.05.02 10:21:09)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC_1 ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal CC_2 ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5)(6))(_sensitivity(6)(0)(1)(3)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1811          1525245741615 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525245741615 2018.05.02 10:22:21)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC_1 ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal CC_2 ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5)(6))(_sensitivity(6)(3)(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525245936242 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525245936243 2018.05.02 10:25:36)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245622631)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525245936535 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525245936535 2018.05.02 10:25:36)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525245936722 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525245936722 2018.05.02 10:25:36)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525245956824 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525245956824 2018.05.02 10:25:56)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245622631)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525245957088 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525245957088 2018.05.02 10:25:57)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525245957265 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525245957265 2018.05.02 10:25:57)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(6)(7)(5))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1810          1525245957463 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525245957462 2018.05.02 10:25:57)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(6)(3)(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1807          1525246024140 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525246024140 2018.05.02 10:27:04)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(6)(0)(3)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1810          1525246071527 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525246071528 2018.05.02 10:27:51)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(6)(2)(3)(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1727          1525246233252 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525246233252 2018.05.02 10:30:33)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(4))(_sensitivity(6)(0)(1)(2)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3043          1525327192952 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525327192952 2018.05.03 08:59:52)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(4))(_sensitivity(6)(1)(0)(2)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 3 3 3 )
    (3 2 2 3 )
    (2 3 2 3 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 3 3 2 )
    (2 3 2 2 )
    (3 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (3 2 3 3 )
    (2 3 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3043          1525327556434 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525327556435 2018.05.03 09:05:56)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(4))(_sensitivity(6)(0)(1)(2)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 3 3 3 )
    (3 2 2 3 )
    (2 3 2 3 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 3 3 2 )
    (2 3 2 2 )
    (3 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (3 2 3 3 )
    (2 3 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3043          1525329149939 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525329149938 2018.05.03 09:32:29)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(4))(_sensitivity(6)(1)(2)(3)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3153          1525329302214 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525329302213 2018.05.03 09:35:02)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7)(4))(_sensitivity(6)(2)(1)(0)(3))(_read(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3153          1525329439658 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525329439657 2018.05.03 09:37:19)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7)(4))(_sensitivity(6)(3)(0)(2)(1))(_read(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3153          1525329567389 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525329567389 2018.05.03 09:39:27)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7)(4))(_sensitivity(6)(2)(3)(1)(0))(_read(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3153          1525329864440 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525329864439 2018.05.03 09:44:24)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7)(4))(_sensitivity(6)(0)(1)(3)(2))(_read(5)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3253          1525330008986 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525330008985 2018.05.03 09:46:48)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(6)(1)(2)(0)(3))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525330969244 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525330969243 2018.05.03 10:02:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245622631)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525330969463 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525330969462 2018.05.03 10:02:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525330969557 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525330969556 2018.05.03 10:02:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6)(7)(4))(_sensitivity(1)(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525330969713 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525330969712 2018.05.03 10:02:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 4903          1525331018470 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525331018469 2018.05.03 10:03:38)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525330335060)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 40 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 41 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
      (_port
        ((CARD)(CARD))
        ((VER_CARD)(VER_CARD))
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((GIVE_NEW)(GIVE_NEW))
      )
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_in ))))
    (_port (_internal WIN_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1980          1525331350049 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525331350048 2018.05.03 10:09:10)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(6)(5)(7))(_sensitivity(0)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7350          1525331414829 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525331414828 2018.05.03 10:10:14)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
      (_port
        ((CARD)(CARD))
        ((VER_CARD)(VER_CARD))
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((GIVE_NEW)(GIVE_NEW))
      )
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 7517          1525332181597 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525332181596 2018.05.03 10:23:01)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
      (_port
        ((CARD)(CARD))
        ((VER_CARD)(VER_CARD))
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((GIVE_NEW)(GIVE_NEW))
      )
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(11)(13))(_sensitivity(1)(2)(3)(0))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2750          1525332589563 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525332589562 2018.05.03 10:29:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332589485)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out (_string \"00000"\)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525332589701 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525332589700 2018.05.03 10:29:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956097)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525332589880 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525332589879 2018.05.03 10:29:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525242956180)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(7)(6)(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525332590021 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525332590020 2018.05.03 10:29:50)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525245077295)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(6)(0)(2)(3)(1))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7517          1525332590134 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525332590133 2018.05.03 10:29:50)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
      (_port
        ((CARD)(CARD))
        ((VER_CARD)(VER_CARD))
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((GIVE_NEW)(GIVE_NEW))
      )
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(11)(13))(_sensitivity(1)(3)(0)(2))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2757          1525332612484 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525332612484 2018.05.03 10:30:12)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332612396)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out (_string \"00000"\)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 2))))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2144          1525332634043 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525332634042 2018.05.03 10:30:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332633924)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(0)(1))(_read(5)(6)(2)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2757          1525332676536 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525332676535 2018.05.03 10:31:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332612396)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out (_string \"00000"\)))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 2))))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2144          1525332676750 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525332676750 2018.05.03 10:31:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332633924)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2001          1525332676860 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525332676860 2018.05.03 10:31:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332676818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ((i 2))))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ((i 2))))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ((i 2))))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(6)(5)(7))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3271          1525332676987 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525332676987 2018.05.03 10:31:16)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332676949)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(0)(1)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7517          1525332677108 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525332677107 2018.05.03 10:31:17)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
      (_port
        ((CARD)(CARD))
        ((VER_CARD)(VER_CARD))
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((GIVE_NEW)(GIVE_NEW))
      )
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(11)(13))(_sensitivity(2)(0)(3)(1))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2825          1525333461114 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525333461115 2018.05.03 10:44:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525333381871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2825          1525333536287 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525333536286 2018.05.03 10:45:36)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525333381871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1)))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(1)(4))(_sensitivity(0)(2)(3))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 2 -1
  )
)
I 000045 55 2936          1525333722350 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525333722349 2018.05.03 10:48:42)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525333381871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_assignment (_simple)(_target(1)))))
      (line__17(_architecture 1 0 17 (_assignment (_simple)(_alias((GIVE_NEW)(_string \"0"\)))(_target(4)))))
      (line__18(_architecture 2 0 18 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(1))(_sensitivity(3)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 3 -1
  )
)
I 000045 55 2731          1525333914793 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525333914793 2018.05.03 10:51:54)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525333381871)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 7 (_entity (_out ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(1))(_sensitivity(2)(3)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 7350          1525333994466 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525333994466 2018.05.03 10:53:14)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
      (_port
        ((CARD)(CARD))
        ((VER_CARD)(VER_CARD))
        ((RESET)(RESET))
        ((ENABLE)(ENABLE))
        ((GIVE_NEW)(GIVE_NEW))
      )
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525334107279 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525334107280 2018.05.03 10:55:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2144          1525334107529 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525334107528 2018.05.03 10:55:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332633924)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2001          1525334107628 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525334107628 2018.05.03 10:55:07)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332676818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ((i 2))))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ((i 2))))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ((i 2))))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(7)(5)(6)(4))(_sensitivity(2)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3271          1525334107768 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525334107768 2018.05.03 10:55:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525332676949)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(6)(0)(1)(2)(3))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7185          1525334107896 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525334107895 2018.05.03 10:55:07)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525334241457 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525334241457 2018.05.03 10:57:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525334241662 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525334241662 2018.05.03 10:57:21)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241567)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525334241787 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525334241787 2018.05.03 10:57:21)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525334241932 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525334241932 2018.05.03 10:57:21)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(3)(2)(1)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7185          1525334242045 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525334242045 2018.05.03 10:57:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525331414735)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 2106          1525335005487 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335005487 2018.05.03 11:10:05)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241567)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2090          1525335099767 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335099766 2018.05.03 11:11:39)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335099657)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~123 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~123 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~123 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(0)(1))(_read(5)(6)(2)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2090          1525335153923 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335153922 2018.05.03 11:12:33)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335099657)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~123 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~123 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~123 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(4)(3))(_sensitivity(0)(1))(_read(5)(6)(2)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525335295663 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525335295663 2018.05.03 11:14:55)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1937          1525335295838 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335295837 2018.05.03 11:14:55)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335295760)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525335295948 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335295947 2018.05.03 11:14:55)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(7)(6)(5))(_sensitivity(1)(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525335296049 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525335296048 2018.05.03 11:14:56)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(0)(1)(2)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525335453924 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525335453923 2018.05.03 11:17:33)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525335454095 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335454094 2018.05.03 11:17:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335454018)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525335454236 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335454235 2018.05.03 11:17:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525335454376 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525335454376 2018.05.03 11:17:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(3)(2)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7352          1525335454517 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335454516 2018.05.03 11:17:34)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335454471)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(11)(13))(_sensitivity(0)(3)(2)(1))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525335515804 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525335515804 2018.05.03 11:18:35)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525335515955 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335515954 2018.05.03 11:18:35)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335454018)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525335516064 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335516063 2018.05.03 11:18:36)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(7)(5)(6))(_sensitivity(3)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525335516205 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525335516204 2018.05.03 11:18:36)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(0)(1)(3)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7352          1525335516330 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335516329 2018.05.03 11:18:36)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335454471)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(11)(13))(_sensitivity(1)(3)(0)(2))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525335623837 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525335623837 2018.05.03 11:20:23)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2106          1525335623985 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335623984 2018.05.03 11:20:23)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335454018)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~std_logic_vector{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525335624095 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335624094 2018.05.03 11:20:24)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(3)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525335624286 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525335624285 2018.05.03 11:20:24)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7352          1525335624396 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335624395 2018.05.03 11:20:24)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335454471)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1314 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~std_logic_vector{0~to~4}~134 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~138 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal S2 ~std_logic_vector{0~to~4}~1312 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~134 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~138 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~4}~1312 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1316 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1316 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1318 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1318 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM1 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~std_logic_vector{0~to~4}~1318 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(11)(13))(_sensitivity(2)(1)(3)(0))(_read(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1841          1525335852808 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335852807 2018.05.03 11:24:12)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(0)(1))(_read(5)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525335939353 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525335939353 2018.05.03 11:25:39)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1937          1525335939542 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525335939541 2018.05.03 11:25:39)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525335939651 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525335939650 2018.05.03 11:25:39)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(6)(4)(7)(5))(_sensitivity(3)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525335939823 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525335939822 2018.05.03 11:25:39)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(2)(3)(0)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525336093549 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525336093548 2018.05.03 11:28:13)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1955          1525336093736 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525336093735 2018.05.03 11:28:13)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
      (line__26(_architecture 1 0 26 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525336093861 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525336093860 2018.05.03 11:28:13)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(7)(4)(6))(_sensitivity(1)(3)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525336094057 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525336094056 2018.05.03 11:28:14)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(2)(3)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525336189300 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525336189299 2018.05.03 11:29:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525336189474 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525336189473 2018.05.03 11:29:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1980          1525336189599 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525336189598 2018.05.03 11:29:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(6)(7)(5))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525336189756 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525336189755 2018.05.03 11:29:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(0)(3)(1)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525336251198 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525336251197 2018.05.03 11:30:51)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525336251370 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525336251369 2018.05.03 11:30:51)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1980          1525336251510 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525336251509 2018.05.03 11:30:51)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(7)(4)(5)(6))(_sensitivity(3)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525336251664 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525336251663 2018.05.03 11:30:51)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(3)(1)(2)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525336397909 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525336397909 2018.05.03 11:33:17)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1937          1525336398092 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525336398092 2018.05.03 11:33:18)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
      (line__19(_architecture 1 0 19 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1980          1525336398205 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525336398205 2018.05.03 11:33:18)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241739)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(6)(5)(4)(7))(_sensitivity(3)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525336398322 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525336398322 2018.05.03 11:33:18)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)(1)(3)(2)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525336531080 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525336531081 2018.05.03 11:35:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1937          1525336555779 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525336555780 2018.05.03 11:35:55)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)))))
      (line__19(_architecture 1 0 19 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(0)(1))(_read(5)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525336751867 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525336751867 2018.05.03 11:39:11)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1937          1525336752076 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525336752076 2018.05.03 11:39:12)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3))(_sensitivity(5)(6)))))
      (line__19(_architecture 1 0 19 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1953          1525336752224 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525336752223 2018.05.03 11:39:12)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336752148)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(4)(6)(7))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525336752367 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525336752367 2018.05.03 11:39:12)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(0)(1)(3)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7320          1525336752480 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525336752479 2018.05.03 11:39:12)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525337227745 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525337227745 2018.05.03 11:47:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525337227931 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525337227931 2018.05.03 11:47:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1953          1525337228078 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337228078 2018.05.03 11:47:08)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336752148)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(1)(3)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3253          1525337228213 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525337228213 2018.05.03 11:47:08)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(2)(0)(1)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7320          1525337228346 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337228345 2018.05.03 11:47:08)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525337803761 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525337803761 2018.05.03 11:56:43)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525337803974 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525337803973 2018.05.03 11:56:43)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525337804121 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337804120 2018.05.03 11:56:44)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(7)(8)(6))(_sensitivity(1)(2)(3)(0)))))
      (line__45(_architecture 2 0 45 (_process (_simple)(_target(7))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3253          1525337804299 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525337804299 2018.05.03 11:56:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(1)(2)(3)(0)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525337826895 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525337826896 2018.05.03 11:57:06)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525337827099 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525337827099 2018.05.03 11:57:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525337827302 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337827301 2018.05.03 11:57:07)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1)(2)(3)))))
      (line__45(_architecture 2 0 45 (_process (_simple)(_target(7))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3253          1525337827458 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525337827458 2018.05.03 11:57:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(0)(1)(2)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7386          1525337827600 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337827600 2018.05.03 11:57:07)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal FE ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((FE)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 2126          1525337856347 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337856347 2018.05.03 11:57:36)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(6)(8)(7))(_sensitivity(1)(2)(0)(3)))))
      (line__45(_architecture 2 0 45 (_process (_simple)(_target(7))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 7386          1525337858618 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337858617 2018.05.03 11:57:38)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal FE ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((FE)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525337951142 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525337951142 2018.05.03 11:59:11)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525337951370 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525337951370 2018.05.03 11:59:11)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525337951529 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337951529 2018.05.03 11:59:11)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 1 0 20 (_process (_simple)(_target(5)(7)(6)(8))(_sensitivity(2)(3)(1)(0)))))
      (line__45(_architecture 2 0 45 (_process (_simple)(_target(7))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3253          1525337951655 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525337951655 2018.05.03 11:59:11)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(3)(0)(1)(2)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7426          1525337951780 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525337951780 2018.05.03 11:59:11)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525338089025 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525338089025 2018.05.03 12:01:29)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525338089210 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525338089209 2018.05.03 12:01:29)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525338089356 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338089356 2018.05.03 12:01:29)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_MIN(_architecture 1 0 17 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 2 0 24 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(1)(2)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3253          1525338089475 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525338089475 2018.05.03 12:01:29)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334241875)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(7))(_sensitivity(2)(3)(0)(1)(6))(_read(5)(7)))))
      (line__77(_architecture 1 0 77 (_process (_simple)(_target(4))(_sensitivity(5))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7426          1525338089604 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338089603 2018.05.03 12:01:29)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525338272609 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525338272609 2018.05.03 12:04:32)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525338272808 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525338272808 2018.05.03 12:04:32)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525338272963 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338272962 2018.05.03 12:04:32)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_MIN(_architecture 1 0 17 (_process (_simple)(_target(6)(5))(_sensitivity(1)(0)))))
      (C_MAX_PLAYER(_architecture 2 0 24 (_process (_simple)(_target(6)(8)(7)(5))(_sensitivity(3)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 7426          1525338273151 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338273150 2018.05.03 12:04:33)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 34 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 13 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 15 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 20 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 22 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 26 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 29 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 41 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 42 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 43 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 44 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 34 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 36 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 37 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 38 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525338286598 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525338286598 2018.05.03 12:04:46)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525338286745 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525338286744 2018.05.03 12:04:46)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525338286885 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338286885 2018.05.03 12:04:46)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_MIN(_architecture 1 0 17 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 2 0 24 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(3)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3342          1525338287019 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525338287019 2018.05.03 12:04:47)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525338323809 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525338323809 2018.05.03 12:05:23)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525338324028 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525338324028 2018.05.03 12:05:24)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525338324166 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338324166 2018.05.03 12:05:24)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_MIN(_architecture 1 0 17 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 2 0 24 (_process (_simple)(_target(6)(7)(8)(5))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3342          1525338324316 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525338324316 2018.05.03 12:05:24)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(3)(4)(2)(7))(_read(6)(8)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7537          1525338324439 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338324438 2018.05.03 12:05:24)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525338415109 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525338415109 2018.05.03 12:06:55)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525338415315 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525338415315 2018.05.03 12:06:55)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2126          1525338415446 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338415447 2018.05.03 12:06:55)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_MIN(_architecture 1 0 17 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)))))
      (C_MAX_PLAYER(_architecture 2 0 24 (_process (_simple)(_target(5)(6)(7)(8))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3358          1525338415574 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525338415574 2018.05.03 12:06:55)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7537          1525338415680 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338415679 2018.05.03 12:06:55)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 2120          1525338716102 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338716103 2018.05.03 12:11:56)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_MIN(_architecture 1 0 17 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 2 0 24 (_process (_simple)(_target(5)(7)(6)(8))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2731          1525338893897 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525338893897 2018.05.03 12:14:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525338894107 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525338894107 2018.05.03 12:14:54)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525338894319 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525338894319 2018.05.03 12:14:54)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(3)(2)(1)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7537          1525338894484 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338894483 2018.05.03 12:14:54)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 2041          1525338972918 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525338972918 2018.05.03 12:16:12)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(7)(8)(6)(5))(_sensitivity(0)(2)(4)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525339213289 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339213290 2018.05.03 12:20:13)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339213541 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339213541 2018.05.03 12:20:13)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2041          1525339213721 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339213721 2018.05.03 12:20:13)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525337804059)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(5)(7)(6)(8))(_sensitivity(3)(4)(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339213868 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339213868 2018.05.03 12:20:13)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7537          1525339214013 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339214012 2018.05.03 12:20:14)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525339342862 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339342861 2018.05.03 12:22:22)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339343064 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339343063 2018.05.03 12:22:23)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525339343377 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339343376 2018.05.03 12:22:23)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(1)(0)(2)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7537          1525339343517 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339343516 2018.05.03 12:22:23)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 2135          1525339367971 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339367970 2018.05.03 12:22:47)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339357170)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(7)(9)(6)(8))(_sensitivity(0)(4)(5)(3)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525339387954 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339387954 2018.05.03 12:23:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339388174 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339388173 2018.05.03 12:23:08)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2135          1525339388330 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339388329 2018.05.03 12:23:08)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339357170)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(7)(6))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(7)(8)(9)(6))(_sensitivity(1)(0)(2)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339388507 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339388507 2018.05.03 12:23:08)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(4)(3)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7643          1525339388643 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339388642 2018.05.03 12:23:08)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((E1)(E1))
      ((E2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525339444486 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339444485 2018.05.03 12:24:04)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339444736 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339444735 2018.05.03 12:24:04)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2137          1525339445135 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339445134 2018.05.03 12:24:05)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339444831)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(6)(7))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(6)(8)(9)(7))(_sensitivity(4)(3)(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339445276 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339445275 2018.05.03 12:24:05)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(4)(0)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7647          1525339445416 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339445415 2018.05.03 12:24:05)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 42 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 43 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 44 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 45 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN1)(E1))
      ((EN2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 38 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 38 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 39 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525339575767 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339575766 2018.05.03 12:26:15)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339575994 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339575993 2018.05.03 12:26:15)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2137          1525339576197 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339576196 2018.05.03 12:26:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339444831)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(7)(6))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(8)(7)(9)(6))(_sensitivity(3)(4)(0)(5)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339576322 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339576321 2018.05.03 12:26:16)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(1)(3)(0)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525339608751 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339608750 2018.05.03 12:26:48)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339608955 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339608954 2018.05.03 12:26:48)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2137          1525339609096 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339609095 2018.05.03 12:26:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339444831)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(7)(6))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(7)(8)(9)(6))(_sensitivity(1)(0)(2)(3)(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339609205 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339609204 2018.05.03 12:26:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(3)(0)(1)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525339625355 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339625369 2018.05.03 12:27:05)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339625574 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339625573 2018.05.03 12:27:05)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2137          1525339625699 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339625698 2018.05.03 12:27:05)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339444831)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(6)(8)(7)(9))(_sensitivity(1)(5)(2)(4)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339625823 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339625822 2018.05.03 12:27:05)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(1)(0)(4)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7773          1525339625939 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339625938 2018.05.03 12:27:05)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 44 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 45 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 46 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 47 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN1)(E1))
      ((EN2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525339681323 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339681322 2018.05.03 12:28:01)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339681448 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339681447 2018.05.03 12:28:01)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2137          1525339681589 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339681588 2018.05.03 12:28:01)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339444831)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(6)(7)(8)(9))(_sensitivity(2)(1)(4)(3)(5)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339681698 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339681697 2018.05.03 12:28:01)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(3)(1)(0)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7850          1525339681823 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339681822 2018.05.03 12:28:01)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 45 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 46 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 47 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 48 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN1)(E1))
      ((EN2)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(14)))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525339917955 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339917954 2018.05.03 12:31:57)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339918130 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339918129 2018.05.03 12:31:58)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525339918348 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339918348 2018.05.03 12:31:58)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(4)(2)(1)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7589          1525339918427 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339918426 2018.05.03 12:31:58)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 47 (_process (_simple)(_target(14))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525339927260 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525339927261 2018.05.03 12:32:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525339927397 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525339927396 2018.05.03 12:32:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1947          1525339927581 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339927580 2018.05.03 12:32:07)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339918239)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(4)(7)(5)(6))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525339927675 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525339927674 2018.05.03 12:32:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(0)(1)(4)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7589          1525339927815 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525339927814 2018.05.03 12:32:07)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 47 (_process (_simple)(_target(14))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525340004564 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525340004563 2018.05.03 12:33:24)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525340004751 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525340004750 2018.05.03 12:33:24)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1947          1525340004876 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340004875 2018.05.03 12:33:24)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339918239)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(4)(5)(7)(6))(_sensitivity(1)(2)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525340005001 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525340005000 2018.05.03 12:33:25)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(0)(3)(4)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7581          1525340005126 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340005125 2018.05.03 12:33:25)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 47 (_process (_simple)(_target(14))(_sensitivity(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525340121701 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525340121700 2018.05.03 12:35:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525340121916 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525340121915 2018.05.03 12:35:21)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1947          1525340122071 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340122071 2018.05.03 12:35:22)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339918239)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0)(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525340122291 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525340122290 2018.05.03 12:35:22)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(3)(4)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7581          1525340122385 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340122384 2018.05.03 12:35:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 43 (_process (_simple)(_target(14))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525340509468 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525340509468 2018.05.03 12:41:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525340509630 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525340509630 2018.05.03 12:41:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1947          1525340509754 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340509753 2018.05.03 12:41:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339918239)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(4)(5)(7)(6))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525340509952 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525340509951 2018.05.03 12:41:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(0)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7581          1525340510155 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340510154 2018.05.03 12:41:50)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 43 (_process (_simple)(_target(14))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525340804112 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525340804111 2018.05.03 12:46:44)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525340804268 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525340804267 2018.05.03 12:46:44)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525340804440 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525340804439 2018.05.03 12:46:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(3)(0)(1)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7581          1525340804643 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340804642 2018.05.03 12:46:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 43 (_process (_simple)(_target(14))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525340817861 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525340817860 2018.05.03 12:46:57)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525340818027 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525340818026 2018.05.03 12:46:58)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2140          1525340818167 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340818166 2018.05.03 12:46:58)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525339918239)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MS ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_MIN(_architecture 0 0 15 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 22 (_process (_simple)(_target(5)(6)(7)(4)(8))(_sensitivity(2)(1)(3)(0)))))
      (line__47(_architecture 2 0 47 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3358          1525340818292 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525340818291 2018.05.03 12:46:58)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(0)(2)(3)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7581          1525340818402 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525340818401 2018.05.03 12:46:58)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (REFRESH(_architecture 0 0 43 (_process (_simple)(_target(14))(_sensitivity(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525341574329 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525341574328 2018.05.03 12:59:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525341574517 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525341574516 2018.05.03 12:59:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1947          1525341574642 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341574641 2018.05.03 12:59:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525341574596)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(5)(4))(_sensitivity(1)(0)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(5)(7)(6)(4))(_sensitivity(2)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525341574782 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525341574781 2018.05.03 12:59:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(4)(1)(2)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525341574903 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341574902 2018.05.03 12:59:34)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525341749908 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525341749907 2018.05.03 13:02:29)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525341750112 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525341750111 2018.05.03 13:02:30)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1947          1525341750221 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341750220 2018.05.03 13:02:30)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525341574596)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_MIN(_architecture 0 0 14 (_process (_simple)(_target(5)(4))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 21 (_process (_simple)(_target(7)(5)(4)(6))(_sensitivity(3)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525341750357 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525341750357 2018.05.03 13:02:30)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(4)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525341750483 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341750482 2018.05.03 13:02:30)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525341820534 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525341820533 2018.05.03 13:03:40)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525341820690 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525341820689 2018.05.03 13:03:40)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525341820878 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525341820877 2018.05.03 13:03:40)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(0)(1)(4)(3)(2))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525341821033 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341821032 2018.05.03 13:03:41)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525341829096 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525341829095 2018.05.03 13:03:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525341829237 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525341829236 2018.05.03 13:03:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1854          1525341829362 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341829361 2018.05.03 13:03:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525341574596)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(4)(6)(7)(5))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525341829487 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525341829486 2018.05.03 13:03:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(2)(3)(4)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525341829612 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341829611 2018.05.03 13:03:49)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525341944448 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525341944447 2018.05.03 13:05:44)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525341944604 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525341944603 2018.05.03 13:05:44)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1854          1525341944745 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341944744 2018.05.03 13:05:44)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525341574596)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(4)(5))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525341944854 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525341944853 2018.05.03 13:05:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(3)(4)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525341944955 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525341944954 2018.05.03 13:05:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525342232592 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342232591 2018.05.03 13:10:32)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342232795 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342232794 2018.05.03 13:10:32)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525342232939 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342232938 2018.05.03 13:10:32)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(3)(0)(2)(4)(1))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525342233095 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342233094 2018.05.03 13:10:33)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525342249073 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342249072 2018.05.03 13:10:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342249291 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342249290 2018.05.03 13:10:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525342249495 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342249494 2018.05.03 13:10:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(3)(0)(4)(1)(2))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525342294048 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342294047 2018.05.03 13:11:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342294241 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342294240 2018.05.03 13:11:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525342294491 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342294490 2018.05.03 13:11:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(2)(0)(4)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525342479971 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342479970 2018.05.03 13:14:39)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342480175 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342480174 2018.05.03 13:14:40)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525342480378 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342480377 2018.05.03 13:14:40)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(1)(2)(0)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525342480643 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342480642 2018.05.03 13:14:40)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525342500588 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342500587 2018.05.03 13:15:00)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342500760 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342500759 2018.05.03 13:15:00)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525342500985 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342500984 2018.05.03 13:15:00)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(3)(1)(0)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525342501095 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342501094 2018.05.03 13:15:01)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525342517204 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342517204 2018.05.03 13:15:17)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342517361 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342517360 2018.05.03 13:15:17)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2137          1525342517501 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342517500 2018.05.03 13:15:17)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_MIN(_architecture 0 0 15 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1)))))
      (C_PLAY(_architecture 1 0 22 (_process (_simple)(_target(7)(4)(5)(8))(_sensitivity(2)(0)(1)(3)))))
      (line__47(_architecture 2 0 47 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 3 )
    (2 3 2 3 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3358          1525342517705 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342517704 2018.05.03 13:15:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(1)(2)(3)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525342517798 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342517797 2018.05.03 13:15:17)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525342672924 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525342672923 2018.05.03 13:17:52)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525342673080 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525342673079 2018.05.03 13:17:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525342673190 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342673189 2018.05.03 13:17:53)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(7)(4)(5))(_sensitivity(2)(3)(0)(1)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525342673330 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525342673329 2018.05.03 13:17:53)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(4)(3)(1)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525342673440 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525342673439 2018.05.03 13:17:53)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525343185001 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525343185000 2018.05.03 13:26:25)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525343185157 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525343185156 2018.05.03 13:26:25)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525343185267 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343185266 2018.05.03 13:26:25)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(0)(2)(1)(3)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525343185392 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525343185391 2018.05.03 13:26:25)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(0)(3)(1)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525343185517 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343185516 2018.05.03 13:26:25)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525343763730 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525343763729 2018.05.03 13:36:03)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525343763893 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525343763893 2018.05.03 13:36:03)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525343764031 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343764031 2018.05.03 13:36:04)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(7)(5))(_sensitivity(3)(0)(2)(1)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525343764157 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525343764156 2018.05.03 13:36:04)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(3)(4)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525343764282 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343764281 2018.05.03 13:36:04)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525343773470 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525343773469 2018.05.03 13:36:13)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525343773611 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525343773610 2018.05.03 13:36:13)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525343773720 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343773719 2018.05.03 13:36:13)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(0)(2)(3)(1)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525343773845 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525343773844 2018.05.03 13:36:13)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(4)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525343773955 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343773954 2018.05.03 13:36:13)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525343791690 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525343791689 2018.05.03 13:36:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525343791877 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525343791876 2018.05.03 13:36:31)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525343791987 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343791986 2018.05.03 13:36:31)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(7)(4)(5))(_sensitivity(0)(2)(1)(3)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525343792143 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525343792142 2018.05.03 13:36:32)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(4)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525343792253 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343792252 2018.05.03 13:36:32)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525343813853 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525343813852 2018.05.03 13:36:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525343814014 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525343814013 2018.05.03 13:36:54)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525343814108 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343814107 2018.05.03 13:36:54)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(7)(5))(_sensitivity(0)(1)(2)(3)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525343814233 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525343814232 2018.05.03 13:36:54)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(0)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525343814342 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525343814341 2018.05.03 13:36:54)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1699          1525343963431 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525343963431 2018.05.03 13:39:23)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(9)(5)(6))(_sensitivity(0)(1))(_read(8)(9)(3)(2)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525344188861 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525344188860 2018.05.03 13:43:08)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525344189001 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525344189000 2018.05.03 13:43:09)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525344189157 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344189156 2018.05.03 13:43:09)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(7)(4)(5))(_sensitivity(3)(1)(2)(0)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525344189313 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525344189312 2018.05.03 13:43:09)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(4)(0)(1)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525344189423 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344189422 2018.05.03 13:43:09)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1699          1525344189454 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525344189453 2018.05.03 13:43:09)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(9)(5)(6))(_sensitivity(1)(0))(_read(8)(9)(3)(2)))))
      (line__27(_architecture 1 0 27 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525344334365 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525344334365 2018.05.03 13:45:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525344334523 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525344334522 2018.05.03 13:45:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525344334648 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344334647 2018.05.03 13:45:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(1)(3)(2)(0)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525344334804 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525344334803 2018.05.03 13:45:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(2)(1)(4)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525344334908 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344334907 2018.05.03 13:45:34)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1702          1525344335002 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525344335001 2018.05.03 13:45:35)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(1)(0))(_read(8)(9)(2)(3)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525344506175 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525344506174 2018.05.03 13:48:26)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525344506421 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525344506420 2018.05.03 13:48:26)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525344506561 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344506560 2018.05.03 13:48:26)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(5)(4)(7))(_sensitivity(1)(0)(2)(3)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525344506796 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525344506795 2018.05.03 13:48:26)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(3)(2)(4)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 7431          1525344506932 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344506931 2018.05.03 13:48:26)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 43 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 44 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 45 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 46 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 39 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 39 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 40 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 40 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 41 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 41 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1801          1525344506979 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525344506978 2018.05.03 13:48:26)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(0))(_read(8)(9)(3)(2)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(7))(_sensitivity(9)))))
      (line__32(_architecture 2 0 32 (_process (_simple)(_target(8)(9)(6)(7))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 8482          1525344849776 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525344849775 2018.05.03 13:54:09)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525345296810 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525345296809 2018.05.03 14:01:36)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525345296980 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345296979 2018.05.03 14:01:36)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525345297089 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345297088 2018.05.03 14:01:37)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(1)(2)(0)(3)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525345297199 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345297198 2018.05.03 14:01:37)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(4)(0)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525345297339 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345297338 2018.05.03 14:01:37)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1804          1525345297386 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345297385 2018.05.03 14:01:37)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(1))(_read(8)(9)(3)(2)))))
      (line__28(_architecture 1 0 28 (_process (_simple)(_target(7))(_sensitivity(9)))))
      (line__32(_architecture 2 0 32 (_process (_simple)(_target(8)(9)(6)(5)(7))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2731          1525345389658 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525345389658 2018.05.03 14:03:09)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525345389865 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345389864 2018.05.03 14:03:09)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525345389982 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345389981 2018.05.03 14:03:09)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(7)(5))(_sensitivity(2)(0)(3)(1)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525345390107 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345390106 2018.05.03 14:03:10)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(3)(1)(2)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525345390217 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345390216 2018.05.03 14:03:10)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525345390264 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345390264 2018.05.03 14:03:10)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(7)(5))(_sensitivity(0)(4)(1))(_read(8)(9)(3)(2)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1841          1525345543635 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345543634 2018.05.03 14:05:43)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(3)(4))(_sensitivity(1)(0))(_read(5)(6)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000045 55 2731          1525345545464 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525345545463 2018.05.03 14:05:45)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525345545667 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345545666 2018.05.03 14:05:45)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525345545776 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345545775 2018.05.03 14:05:45)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(0)(1)(3)(2)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525345545925 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345545924 2018.05.03 14:05:45)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(1)(0)(2)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525345546065 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345546064 2018.05.03 14:05:46)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525345546097 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345546096 2018.05.03 14:05:46)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525345775955 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525345775955 2018.05.03 14:09:35)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525345776141 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345776140 2018.05.03 14:09:36)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525345776266 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345776265 2018.05.03 14:09:36)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(2)(0)(1)(3)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525345776406 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345776405 2018.05.03 14:09:36)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(1)(3)(2)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525345776516 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345776515 2018.05.03 14:09:36)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525345776547 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345776546 2018.05.03 14:09:36)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(7)(6)(8)(9))(_sensitivity(4)(1)(0))(_read(2)(3)(8)(9)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525345929760 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525345929759 2018.05.03 14:12:09)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525345929939 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345929938 2018.05.03 14:12:09)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525345930080 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345930079 2018.05.03 14:12:10)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(0)(3)(1)(2)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525345930236 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345930235 2018.05.03 14:12:10)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(0)(3)(2)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525345930377 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345930376 2018.05.03 14:12:10)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2731          1525345954486 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525345954486 2018.05.03 14:12:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525345954675 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525345954674 2018.05.03 14:12:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525345954814 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345954814 2018.05.03 14:12:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(5)(7))(_sensitivity(0)(1)(3)(2)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525345954924 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345954923 2018.05.03 14:12:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(4)(0)(1)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525345955048 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525345955048 2018.05.03 14:12:35)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525345955096 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525345955095 2018.05.03 14:12:35)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(7)(5)(8)(9))(_sensitivity(4)(1)(0))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8482          1525346391905 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346391905 2018.05.03 14:19:51)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 3358          1525346709072 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346709073 2018.05.03 14:25:09)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(3)(2)(4)(1)(0))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525346711279 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525346711279 2018.05.03 14:25:11)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525346711455 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525346711455 2018.05.03 14:25:11)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525346711598 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346711597 2018.05.03 14:25:11)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(7)(5))(_sensitivity(3)(2)(1)(0)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525346711782 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346711782 2018.05.03 14:25:11)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8622          1525346711948 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346711947 2018.05.03 14:25:11)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 55 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 56 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 57 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 58 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 59 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(14))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1708          1525346712102 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346712102 2018.05.03 14:25:12)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(7)(5)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525346799412 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525346799412 2018.05.03 14:26:39)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525346799665 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525346799665 2018.05.03 14:26:39)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2044          1525346799844 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346799844 2018.05.03 14:26:39)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525342480253)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(8)(4)(7)(5))(_sensitivity(0)(2)(3)(1)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525346800018 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346800018 2018.05.03 14:26:40)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(0)(3)(4)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8622          1525346800168 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346800167 2018.05.03 14:26:40)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 55 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 56 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 57 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 58 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 59 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__49(_architecture 0 0 49 (_process (_simple)(_target(14))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 1708          1525346800313 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346800313 2018.05.03 14:26:40)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(7)(5)(8)(9))(_sensitivity(1)(0)(4))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525346969376 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525346969377 2018.05.03 14:29:29)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525346969632 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525346969632 2018.05.03 14:29:29)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525346969875 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346969875 2018.05.03 14:29:29)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(0)(4)(3)(2)(1))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525346970033 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346970032 2018.05.03 14:29:30)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525346970074 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346970074 2018.05.03 14:29:30)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(7)(8)(9))(_sensitivity(4)(0)(1))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525346980276 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525346980276 2018.05.03 14:29:40)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525346980457 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525346980456 2018.05.03 14:29:40)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2217          1525346980617 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346980617 2018.05.03 14:29:40)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9))(_sensitivity(4)))))
      (C_PLAY(_architecture 1 0 20 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(3)(0)(1)(2)))))
      (line__49(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3358          1525346980782 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346980782 2018.05.03 14:29:40)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(4)(0)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525346980967 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525346980967 2018.05.03 14:29:40)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525346981012 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525346981012 2018.05.03 14:29:41)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(7)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347105623 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347105624 2018.05.03 14:31:45)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347105866 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347105865 2018.05.03 14:31:45)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2217          1525347106024 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347106024 2018.05.03 14:31:46)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7))(_sensitivity(4)))))
      (C_PLAY(_architecture 1 0 20 (_process (_simple)(_target(9)(6)(5)(8))(_sensitivity(0)(1)(2)(3)))))
      (line__49(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3358          1525347106193 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347106193 2018.05.03 14:31:46)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(4)(1)(0)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347106335 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347106335 2018.05.03 14:31:46)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347106371 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347106371 2018.05.03 14:31:46)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(1)(4)(0))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347226108 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347226108 2018.05.03 14:33:46)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(3)(2)(0)(1)(4))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347228892 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347228892 2018.05.03 14:33:48)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347229074 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347229073 2018.05.03 14:33:49)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525347229288 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347229288 2018.05.03 14:33:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(1)(2)(4)(0)(3))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347229438 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347229437 2018.05.03 14:33:49)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347229482 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347229482 2018.05.03 14:33:49)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(7)(6)(8)(9))(_sensitivity(4)(0)(1))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347238454 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347238455 2018.05.03 14:33:58)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347238648 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347238647 2018.05.03 14:33:58)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2133          1525347238832 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347238832 2018.05.03 14:33:58)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(7)(8))(_sensitivity(0)(3)(1)(2)(4)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347239002 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347239002 2018.05.03 14:33:59)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(1)(0)(2)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347239196 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347239195 2018.05.03 14:33:59)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347239305 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347239305 2018.05.03 14:33:59)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7)(5)(6)(8)(9))(_sensitivity(1)(4)(0))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2130          1525347315630 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347315630 2018.05.03 14:35:15)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(0)(2)(4)(1)(3)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347498003 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347498003 2018.05.03 14:38:18)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347498246 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347498246 2018.05.03 14:38:18)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2138          1525347498408 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347498407 2018.05.03 14:38:18)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(8)(5)(6))(_sensitivity(0)(2)(3)(1)(4)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347498578 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347498578 2018.05.03 14:38:18)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(3)(4)(2)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347498752 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347498751 2018.05.03 14:38:18)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347498795 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347498795 2018.05.03 14:38:18)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(7)(5)(8)(9))(_sensitivity(0)(1)(4))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347556072 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347556072 2018.05.03 14:39:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347556304 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347556305 2018.05.03 14:39:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2141          1525347556483 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347556483 2018.05.03 14:39:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(7)(8))(_sensitivity(4)(1)(2)(0)(3)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347556675 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347556675 2018.05.03 14:39:16)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(3)(0)(4)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347556842 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347556842 2018.05.03 14:39:16)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347556893 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347556893 2018.05.03 14:39:16)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7)(6)(5)(8)(9))(_sensitivity(1)(0)(4))(_read(2)(3)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347622355 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347622355 2018.05.03 14:40:22)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347622597 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347622596 2018.05.03 14:40:22)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2138          1525347622784 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347622784 2018.05.03 14:40:22)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(0)(1)(3)(2)(4)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347622982 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347622982 2018.05.03 14:40:22)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(4)(0)(3)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347623188 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347623187 2018.05.03 14:40:23)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347623226 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347623226 2018.05.03 14:40:23)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5)(7))(_sensitivity(4)(1)(0))(_read(8)(9)(2)(3)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347814611 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347814611 2018.05.03 14:43:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347814849 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347814849 2018.05.03 14:43:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3358          1525347815088 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347815088 2018.05.03 14:43:35)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(2)(0)(3)(4)(1))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347815262 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347815261 2018.05.03 14:43:35)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347815297 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347815297 2018.05.03 14:43:35)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(7)(5)(6)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347827484 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347827484 2018.05.03 14:43:47)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347827672 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347827672 2018.05.03 14:43:47)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2148          1525347827838 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347827838 2018.05.03 14:43:47)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(8)(5)(6))(_sensitivity(1)(0)(2)(3)(4)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347828013 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347828013 2018.05.03 14:43:48)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(2)(3)(4)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347828181 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347828180 2018.05.03 14:43:48)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347828219 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347828218 2018.05.03 14:43:48)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6)(7))(_sensitivity(0)(4)(1))(_read(8)(9)(2)(3)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525347903714 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525347903714 2018.05.03 14:45:03)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525347903941 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525347903941 2018.05.03 14:45:03)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2138          1525347904103 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347904103 2018.05.03 14:45:04)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(2)(3)(4)(0)(1)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525347904321 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347904321 2018.05.03 14:45:04)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(3)(1)(2)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525347904486 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347904485 2018.05.03 14:45:04)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525347904522 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525347904522 2018.05.03 14:45:04)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(7)(5)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2148          1525347953496 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525347953496 2018.05.03 14:45:53)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(4)(1)(3)(2)(0)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525348087097 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525348087098 2018.05.03 14:48:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525348087318 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525348087318 2018.05.03 14:48:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2148          1525348087489 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348087489 2018.05.03 14:48:07)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(0)(1)(2)(3)(4)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525348087666 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348087666 2018.05.03 14:48:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(4)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525348087812 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348087812 2018.05.03 14:48:07)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525348087854 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348087854 2018.05.03 14:48:07)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(7)(6)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525348156468 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525348156468 2018.05.03 14:49:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525348156720 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525348156721 2018.05.03 14:49:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2148          1525348156870 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348156870 2018.05.03 14:49:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 14 (_process (_simple)(_target(9)(5)(6)(8))(_sensitivity(3)(2)(4)(0)(1)))))
      (line__45(_architecture 1 0 45 (_process (_simple)(_target(7))(_sensitivity(9))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525348157031 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348157031 2018.05.03 14:49:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(3)(4)(1)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525348157167 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348157166 2018.05.03 14:49:17)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525348157204 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348157204 2018.05.03 14:49:17)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(7)(8)(9))(_sensitivity(1)(0)(4))(_read(3)(2)(8)(9)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525348621139 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525348621140 2018.05.03 14:57:01)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525348621362 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525348621362 2018.05.03 14:57:01)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 3823          1525348621601 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348621601 2018.05.03 14:57:01)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(7)(3)(2)(1)(4)(0))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525348621753 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348621753 2018.05.03 14:57:01)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525348621791 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348621791 2018.05.03 14:57:01)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(7)(5)(6))(_sensitivity(0)(1)(4))(_read(8)(9)(3)(2)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525348663649 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525348663649 2018.05.03 14:57:43)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525348663883 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525348663883 2018.05.03 14:57:43)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2337          1525348664068 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348664069 2018.05.03 14:57:44)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_process
      (C_PLAY(_architecture 0 0 15 (_process (_simple)(_target(9)(10)(6)(5))(_sensitivity(1)(3)(0)(2)(4)))))
      (line__46(_architecture 1 0 46 (_process (_simple)(_target(8))(_sensitivity(10)))))
      (line__50(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(9))(_read(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3358          1525348664227 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348664228 2018.05.03 14:57:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(3)(4)(0)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525348664380 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525348664379 2018.05.03 14:57:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525348664414 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525348664413 2018.05.03 14:57:44)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6)(7))(_sensitivity(1)(4)(0))(_read(8)(9)(3)(2)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525349152097 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525349152098 2018.05.03 15:05:52)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525349152333 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525349152332 2018.05.03 15:05:52)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2347          1525349152490 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349152490 2018.05.03 15:05:52)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(3)(0)(4)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525349152670 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349152670 2018.05.03 15:05:52)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(2)(3)(1)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525349152821 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349152820 2018.05.03 15:05:52)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525349152857 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349152857 2018.05.03 15:05:52)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5)(7))(_sensitivity(4)(0)(1))(_read(8)(9)(2)(3)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525349226878 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525349226878 2018.05.03 15:07:06)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525349227122 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525349227122 2018.05.03 15:07:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2347          1525349227304 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349227304 2018.05.03 15:07:07)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(3)(4)(2)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525349227474 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349227475 2018.05.03 15:07:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(1)(0)(2)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525349227648 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349227648 2018.05.03 15:07:07)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525349227697 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349227696 2018.05.03 15:07:07)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(7)(6))(_sensitivity(1)(4)(0))(_read(8)(9)(3)(2)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525349366069 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349366069 2018.05.03 15:09:26)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(0)(2)(1)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525349408045 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525349408045 2018.05.03 15:10:08)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525349408252 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525349408251 2018.05.03 15:10:08)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525349408410 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349408410 2018.05.03 15:10:08)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(2)(0)(1)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525349408567 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349408567 2018.05.03 15:10:08)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(3)(0)(4)(1)(2)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525349408729 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349408728 2018.05.03 15:10:08)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525349408764 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349408763 2018.05.03 15:10:08)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(7)(5)(6))(_sensitivity(0)(1)(4))(_read(8)(9)(2)(3)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525349416727 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525349416727 2018.05.03 15:10:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525349416926 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525349416925 2018.05.03 15:10:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525349417079 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349417078 2018.05.03 15:10:17)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(1)(2)(3)(0)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525349417241 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349417241 2018.05.03 15:10:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(2)(1)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525349417450 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349417450 2018.05.03 15:10:17)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1708          1525349417483 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525349417483 2018.05.03 15:10:17)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(7)(5))(_sensitivity(1)(0)(4))(_read(8)(9)(2)(3)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525349498011 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525349498011 2018.05.03 15:11:38)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(4)(1)(0)(2)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525368394144 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525368394143 2018.05.03 20:26:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525368394379 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525368394378 2018.05.03 20:26:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525368394504 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368394503 2018.05.03 20:26:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(0)(2)(3)(4)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525368394613 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368394612 2018.05.03 20:26:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525368394769 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368394768 2018.05.03 20:26:34)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1705          1525368394801 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368394800 2018.05.03 20:26:34)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(4)(1)(0))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2731          1525368457386 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525368457385 2018.05.03 20:27:37)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525368457558 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525368457557 2018.05.03 20:27:37)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525368457726 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368457725 2018.05.03 20:27:37)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(0)(1)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525368457910 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368457909 2018.05.03 20:27:37)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(4)(0)(3)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525368458035 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368458034 2018.05.03 20:27:38)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1705          1525368458067 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368458066 2018.05.03 20:27:38)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(1)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525368811950 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525368811949 2018.05.03 20:33:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525368812184 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525368812183 2018.05.03 20:33:32)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525368812293 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368812292 2018.05.03 20:33:32)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(0)(3)(1)(2)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525368812481 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368812480 2018.05.03 20:33:32)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525368812606 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368812605 2018.05.03 20:33:32)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1705          1525368812683 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368812683 2018.05.03 20:33:32)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(0)(1)(4))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525368981450 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525368981449 2018.05.03 20:36:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525368981638 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525368981637 2018.05.03 20:36:21)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525368981794 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368981793 2018.05.03 20:36:21)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(4)(0)(1)(3)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525368981935 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368981934 2018.05.03 20:36:21)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(4)(2)(3)(1)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525368982060 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368982059 2018.05.03 20:36:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000045 55 2739          1525368996232 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525368996231 2018.05.03 20:36:36)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525368996420 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525368996419 2018.05.03 20:36:36)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525368996544 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368996543 2018.05.03 20:36:36)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(2)(0)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525368996685 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368996684 2018.05.03 20:36:36)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(0)(3)(4)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8588          1525368996810 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525368996809 2018.05.03 20:36:36)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
)
I 000044 55 1705          1525368996861 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525368996861 2018.05.03 20:36:36)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(1)(4))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525369279430 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525369279429 2018.05.03 20:41:19)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525369279618 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525369279617 2018.05.03 20:41:19)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525369279743 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525369279742 2018.05.03 20:41:19)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(2)(3)(4)(0)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525369279872 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525369279871 2018.05.03 20:41:19)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(1)(2)(3)(4)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525369280099 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525369280098 2018.05.03 20:41:20)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(4)(1)(0))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525369325508 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525369325507 2018.05.03 20:42:05)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525369325676 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525369325675 2018.05.03 20:42:05)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525369325788 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525369325787 2018.05.03 20:42:05)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(1)(0)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3358          1525369325973 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525369325973 2018.05.03 20:42:05)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(2)(3)(1)(4)(0)(7))(_read(6)(8)))))
      (line__80(_architecture 1 0 80 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525369326179 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525369326178 2018.05.03 20:42:06)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(1)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8826          1525369334135 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525369334135 2018.05.03 20:42:14)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__58(_architecture 1 0 58 (_process (_simple)(_target(5)(4))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525369501304 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525369501304 2018.05.03 20:45:01)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525369501537 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525369501537 2018.05.03 20:45:01)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525369501767 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525369501767 2018.05.03 20:45:01)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(0)(1)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3342          1525369501980 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525369501979 2018.05.03 20:45:01)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(4)(0)(1)(2)(3)(7))(_read(6)(8)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8826          1525369502148 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525369502147 2018.05.03 20:45:02)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__58(_architecture 1 0 58 (_process (_simple)(_target(5)(4))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525369502315 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525369502314 2018.05.03 20:45:02)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525370877195 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525370877196 2018.05.03 21:07:57)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525370877484 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525370877484 2018.05.03 21:07:57)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525370877691 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525370877691 2018.05.03 21:07:57)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(0)(2)(1)(4)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3342          1525370877905 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525370877905 2018.05.03 21:07:57)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525370878131 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525370878131 2018.05.03 21:07:58)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(1)(0))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8946          1525370904806 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525370904806 2018.05.03 21:08:24)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(11)(12))(_sensitivity(17)(18)(2)(3))(_read(9)(10)))))
      (line__65(_architecture 1 0 65 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__69(_architecture 2 0 69 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525371455047 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525371455047 2018.05.03 21:17:35)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525371455329 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525371455329 2018.05.03 21:17:35)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525371455597 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371455597 2018.05.03 21:17:35)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(1)(3)(4)(2)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3342          1525371455830 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525371455830 2018.05.03 21:17:35)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525338286974)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1)(2)(3)(4)(7))(_read(6)(8)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(5))(_sensitivity(6))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525371456082 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525371456082 2018.05.03 21:17:36)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(0)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 8950          1525371491380 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371491380 2018.05.03 21:18:11)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__54(_architecture 0 0 54 (_process (_simple)(_target(11)(12))(_sensitivity(11)(17)(18)(2)(3))(_read(9)(10)))))
      (line__68(_architecture 1 0 68 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__72(_architecture 2 0 72 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525371836042 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525371836042 2018.05.03 21:23:56)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525371836325 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525371836325 2018.05.03 21:23:56)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525371836549 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371836549 2018.05.03 21:23:56)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(2)(4)(0)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525371836830 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525371836830 2018.05.03 21:23:56)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(4)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525371896862 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525371896862 2018.05.03 21:24:56)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525371897130 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525371897130 2018.05.03 21:24:57)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525371897323 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371897323 2018.05.03 21:24:57)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(4)(3)(0)(1)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9040          1525371897609 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371897609 2018.05.03 21:24:57)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525371897790 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525371897790 2018.05.03 21:24:57)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(4)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525371909199 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525371909199 2018.05.03 21:25:09)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525371909457 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525371909457 2018.05.03 21:25:09)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525371909682 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371909682 2018.05.03 21:25:09)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(1)(0)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9040          1525371909984 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525371909983 2018.05.03 21:25:09)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525371910202 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525371910202 2018.05.03 21:25:10)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(1)(0)(4))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3706          1525372041691 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372041691 2018.05.03 21:27:21)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525371836731)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(8)(9)(11))(_sensitivity(9)(10)(0)(2)(4)(1)(3))(_read(8)(11)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(7))(_sensitivity(8))(_read(2)(3)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(10))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525372183358 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525372183359 2018.05.03 21:29:43)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525372183649 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525372183649 2018.05.03 21:29:43)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525372183926 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372183927 2018.05.03 21:29:43)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(2)(3)(0)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9040          1525372184173 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372184173 2018.05.03 21:29:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525372184381 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372184381 2018.05.03 21:29:44)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525372198905 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525372198906 2018.05.03 21:29:58)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525372199185 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525372199185 2018.05.03 21:29:59)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525372199412 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372199412 2018.05.03 21:29:59)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(3)(4)(2)(0)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9040          1525372199670 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372199669 2018.05.03 21:29:59)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525372199857 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372199857 2018.05.03 21:29:59)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(1)(0)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3839          1525372209792 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372209792 2018.05.03 21:30:09)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525371836731)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(8)(9)(12))(_sensitivity(9)(10)(2)(4)(3)(1)(0))(_read(8)(12)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(7))(_sensitivity(8))(_read(2)(3)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(10)(11))(_sensitivity(11)(2)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525372366320 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525372366320 2018.05.03 21:32:46)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525372366610 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525372366610 2018.05.03 21:32:46)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525372366818 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372366818 2018.05.03 21:32:46)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(1)(3)(4)(0)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3839          1525372367030 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372367030 2018.05.03 21:32:47)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525371836731)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(8)(9)(12))(_sensitivity(3)(4)(0)(1)(2)(9)(10))(_read(8)(12)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(7))(_sensitivity(8))(_read(3)(2)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(10)(11))(_sensitivity(3)(2)(11))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 9040          1525372367256 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372367255 2018.05.03 21:32:47)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(5)(4))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525372367447 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372367447 2018.05.03 21:32:47)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(1)(0)(4))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525372581753 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525372581753 2018.05.03 21:36:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525372582047 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525372582047 2018.05.03 21:36:22)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(1)(0))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525372582268 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372582268 2018.05.03 21:36:22)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(0)(1)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3839          1525372582484 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372582484 2018.05.03 21:36:22)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525371836731)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(8)(9)(12))(_sensitivity(0)(1)(2)(4)(3)(9)(10))(_read(8)(12)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(7))(_sensitivity(8))(_read(2)(3)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(10)(11))(_sensitivity(2)(3)(11))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 9040          1525372582685 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372582685 2018.05.03 21:36:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(4)(5))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525372582898 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372582898 2018.05.03 21:36:22)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(1)(4))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3839          1525372793946 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372793947 2018.05.03 21:39:53)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525371836731)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(8)(9)(12))(_sensitivity(9)(10)(0)(2)(3)(1)(4))(_read(8)(12)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(7))(_sensitivity(8))(_read(2)(3)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(10)(11))(_sensitivity(11)(2)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525372890028 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525372890028 2018.05.03 21:41:30)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525372890319 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525372890320 2018.05.03 21:41:30)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525372890551 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372890551 2018.05.03 21:41:30)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(2)(3)(4)(0)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3839          1525372890764 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372890764 2018.05.03 21:41:30)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525371836731)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(8)(9)(12))(_sensitivity(4)(1)(2)(0)(3)(9)(10))(_read(8)(12)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(7))(_sensitivity(8))(_read(2)(3)))))
      (line__85(_architecture 2 0 85 (_process (_simple)(_target(10)(11))(_sensitivity(2)(3)(11))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 9040          1525372890955 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525372890955 2018.05.03 21:41:30)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 35 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 27 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 30 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 39 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 49 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((P1)(P1S))
      ((P2)(P2S))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 50 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 51 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 52 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 53 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 27 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 35 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 43 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 45 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 45 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 46 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__55(_architecture 0 0 55 (_process (_simple)(_target(6))(_sensitivity(15)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(5)(4))(_sensitivity(17)(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525372891147 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525372891148 2018.05.03 21:41:31)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(4)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525373057719 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525373057720 2018.05.03 21:44:17)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1841          1525373058014 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 11 ))
  (_version v33)
  (_time 1525373058014 2018.05.03 21:44:18)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525335852699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 12 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4)(3)(5)(6))(_sensitivity(0)(1))(_read(2)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525373058236 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525373058236 2018.05.03 21:44:18)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(1)(2)(3)(4)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525373058526 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525373058526 2018.05.03 21:44:18)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525373178946 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525373178947 2018.05.03 21:46:18)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 1932          1525373179257 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525373179257 2018.05.03 21:46:19)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373179159)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3)(4)(6)(7))(_sensitivity(0)(1))(_read(2)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525373179505 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525373179505 2018.05.03 21:46:19)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(0)(1)(3)(2)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525373179734 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525373179734 2018.05.03 21:46:19)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(3)(0)(4)(2)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525373179975 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525373179975 2018.05.03 21:46:19)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9194          1525373198771 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525373198771 2018.05.03 21:46:38)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525373241674 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525373241675 2018.05.03 21:47:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2098          1525373241985 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525373241985 2018.05.03 21:47:21)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373241893)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(1))(_read(2)(8)(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525373242223 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525373242223 2018.05.03 21:47:22)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(3)(4)(2)(0)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525373242464 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525373242464 2018.05.03 21:47:22)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(3)(5)(1)(2)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9408          1525373242659 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525373242658 2018.05.03 21:47:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525373242877 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525373242877 2018.05.03 21:47:22)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(1)(0))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411234864 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411234867 2018.05.04 08:20:34)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2363          1525411235493 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411235492 2018.05.04 08:20:35)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(6)(8)(5)(9)(11))(_sensitivity(2)(3)(0)(1)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411235633 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411235632 2018.05.04 08:20:35)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(5)(1)(3)(0)(2)(4))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411235813 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411235814 2018.05.04 08:20:35)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(0)(4))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411338159 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411338158 2018.05.04 08:22:18)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2363          1525411338422 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411338421 2018.05.04 08:22:18)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(8)(9)(11))(_sensitivity(0)(1)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411338547 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411338546 2018.05.04 08:22:18)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(3)(4)(2)(1)(0)(5))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411338703 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411338702 2018.05.04 08:22:18)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(4)(0)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411373379 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411373378 2018.05.04 08:22:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2363          1525411373645 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411373644 2018.05.04 08:22:53)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(8)(9)(11))(_sensitivity(1)(2)(0)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411373832 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411373832 2018.05.04 08:22:53)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(2)(5)(1)(3)(0)(4))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525411373958 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411373957 2018.05.04 08:22:53)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411374083 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411374082 2018.05.04 08:22:54)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411415476 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411415475 2018.05.04 08:23:35)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2503          1525411415695 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525411415694 2018.05.04 08:23:35)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(9)(7)(8)(10)(11))(_sensitivity(1)(0))(_read(2)(10)(11)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(9)(12))(_sensitivity(6)(5)(12))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525411415935 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411415934 2018.05.04 08:23:35)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(0)(2)(4)(1)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411416045 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411416044 2018.05.04 08:23:36)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(3)(5)(0)(4)(1)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525411416217 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411416216 2018.05.04 08:23:36)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411416342 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411416341 2018.05.04 08:23:36)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411593998 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411593998 2018.05.04 08:26:33)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2503          1525411594139 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525411594139 2018.05.04 08:26:34)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(9)(12))(_sensitivity(5)(6)(12))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525411594265 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411594264 2018.05.04 08:26:34)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(1)(2)(0)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411594406 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411594405 2018.05.04 08:26:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(4)(0)(2)(5)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525411594531 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411594530 2018.05.04 08:26:34)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411594680 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411594679 2018.05.04 08:26:34)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(4)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411768098 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411768097 2018.05.04 08:29:28)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2389          1525411768348 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525411768347 2018.05.04 08:29:28)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(7)(9)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 1 -1
  )
)
I 000044 55 2363          1525411768520 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411768519 2018.05.04 08:29:28)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(8)(6))(_sensitivity(4)(0)(1)(2)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411768645 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411768644 2018.05.04 08:29:28)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(0)(4)(1)(2)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525411768786 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411768786 2018.05.04 08:29:28)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411768904 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411768903 2018.05.04 08:29:28)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(1)(0))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525411946249 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525411946248 2018.05.04 08:32:26)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2503          1525411946402 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525411946401 2018.05.04 08:32:26)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(9)(12))(_sensitivity(6)(5)(12))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525411946527 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411946526 2018.05.04 08:32:26)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(3)(1)(0)(2)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525411946715 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411946714 2018.05.04 08:32:26)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(0)(5)(1)(4)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525411946863 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525411946862 2018.05.04 08:32:26)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525411946988 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525411946987 2018.05.04 08:32:26)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525412517661 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525412517660 2018.05.04 08:41:57)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2503          1525412517864 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525412517863 2018.05.04 08:41:57)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(9)(12))(_sensitivity(6)(5)(12))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525412517973 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525412517972 2018.05.04 08:41:57)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(1)(2)(0)(4)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525412518098 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525412518097 2018.05.04 08:41:58)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(4)(1)(2)(0)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525412518223 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525412518222 2018.05.04 08:41:58)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525412518333 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525412518332 2018.05.04 08:41:58)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(0)(4)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525412633880 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525412633879 2018.05.04 08:43:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2704          1525412634052 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525412634051 2018.05.04 08:43:54)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(7)(10)(11))(_sensitivity(1)(0))(_read(2)(10)(11)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__51(_architecture 2 0 51 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525412634160 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525412634160 2018.05.04 08:43:54)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(4)(0)(1)(3)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525412634255 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525412634254 2018.05.04 08:43:54)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(5)(0)(2)(1)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525412634395 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525412634394 2018.05.04 08:43:54)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525412634552 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525412634551 2018.05.04 08:43:54)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(4)(0))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2704          1525412870817 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525412870816 2018.05.04 08:47:50)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(9)(7)(8))(_sensitivity(0)(1))(_read(10)(11)(2)))))
      (line__31(_architecture 1 0 31 (_process (_simple)(_target(12)(13))(_sensitivity(12)(5)(6))(_read(4)(3)))))
      (line__51(_architecture 2 0 51 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525413011661 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525413011660 2018.05.04 08:50:11)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2704          1525413011801 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525413011800 2018.05.04 08:50:11)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(7)(9)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__33(_architecture 1 0 33 (_process (_simple)(_target(9))(_sensitivity(13)))))
      (line__38(_architecture 2 0 38 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525413011941 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413011940 2018.05.04 08:50:11)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(8)(5))(_sensitivity(3)(0)(2)(4)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525413012082 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413012081 2018.05.04 08:50:12)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(1)(2)(5)(0)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525413012223 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413012222 2018.05.04 08:50:12)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525413012332 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413012331 2018.05.04 08:50:12)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525413261863 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525413261862 2018.05.04 08:54:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2612          1525413262081 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525413262081 2018.05.04 08:54:22)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(7)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(9)(12))(_sensitivity(6)(5)(12))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525413262207 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413262206 2018.05.04 08:54:22)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(0)(4)(2)(3)(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525413262332 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413262331 2018.05.04 08:54:22)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(2)(5)(4)(1)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525413262457 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413262456 2018.05.04 08:54:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525413262613 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413262612 2018.05.04 08:54:22)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(1)(4))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525413704202 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525413704203 2018.05.04 09:01:44)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2613          1525413704420 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525413704420 2018.05.04 09:01:44)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(9)(8)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525413704582 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413704582 2018.05.04 09:01:44)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(2)(1)(4)(0)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525413704717 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413704716 2018.05.04 09:01:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(4)(2)(0)(1)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525413704854 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413704853 2018.05.04 09:01:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525413704967 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413704966 2018.05.04 09:01:44)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525413805808 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525413805808 2018.05.04 09:03:25)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2704          1525413805995 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525413805996 2018.05.04 09:03:25)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(9)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525413806131 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413806130 2018.05.04 09:03:26)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(4)(0)(3)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525413806273 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413806273 2018.05.04 09:03:26)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(3)(0)(5)(1)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525413806400 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525413806400 2018.05.04 09:03:26)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525413806529 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525413806529 2018.05.04 09:03:26)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(0)(4)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525414061811 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525414061811 2018.05.04 09:07:41)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2704          1525414062436 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525414062436 2018.05.04 09:07:42)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(9)(8)(7)(10)(11))(_sensitivity(0)(1))(_read(2)(10)(11)))))
      (line__32(_architecture 1 0 32 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__52(_architecture 2 0 52 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525414062711 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525414062711 2018.05.04 09:07:42)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(8)(5))(_sensitivity(2)(1)(0)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525414062872 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525414062873 2018.05.04 09:07:42)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(0)(1)(5)(2)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525414063010 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525414063009 2018.05.04 09:07:43)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525414063132 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525414063132 2018.05.04 09:07:43)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(1)(0))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525414388990 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525414388991 2018.05.04 09:13:08)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2710          1525414389205 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525414389205 2018.05.04 09:13:09)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(7)(10)(11))(_sensitivity(1)(0))(_read(5)(6)(2)(10)(11)))))
      (line__34(_architecture 1 0 34 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__54(_architecture 2 0 54 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525414389331 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525414389331 2018.05.04 09:13:09)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(1)(2)(0)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525414389448 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525414389447 2018.05.04 09:13:09)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(2)(3)(4)(5)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525414389583 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525414389582 2018.05.04 09:13:09)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525414389696 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525414389696 2018.05.04 09:13:09)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(4)(0))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525416474811 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525416474811 2018.05.04 09:47:54)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2363          1525416475234 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525416475234 2018.05.04 09:47:55)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(8)(9)(11))(_sensitivity(0)(2)(1)(4)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525416475432 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525416475432 2018.05.04 09:47:55)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(0)(4)(5)(3)(1)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525416475666 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525416475665 2018.05.04 09:47:55)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525416475835 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525416475835 2018.05.04 09:47:55)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2720          1525416505145 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525416505146 2018.05.04 09:48:25)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(8)(9)(7))(_sensitivity(1)(0))(_read(10)(11)(12)(5)(3)(6)(2)(4)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(13))(_sensitivity(12)(5)(6))(_read(3)(4)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525417243818 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417243819 2018.05.04 10:00:43)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2363          1525417244171 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417244171 2018.05.04 10:00:44)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(6)(8)(5)(9)(11))(_sensitivity(2)(1)(4)(3)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417244397 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417244397 2018.05.04 10:00:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(4)(0)(1)(2)(3)(5))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417244611 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417244611 2018.05.04 10:00:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417244779 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417244779 2018.05.04 10:00:44)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(0)(4)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525417275422 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417275422 2018.05.04 10:01:15)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2720          1525417275725 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417275725 2018.05.04 10:01:15)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(9)(8)(10)(11))(_sensitivity(1)(0))(_read(4)(2)(6)(3)(5)(10)(11)(12)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__76(_architecture 2 0 76 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525417276014 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417276014 2018.05.04 10:01:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(8)(6))(_sensitivity(2)(1)(4)(3)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417276241 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417276241 2018.05.04 10:01:16)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(5)(2)(3)(0)(1)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417276434 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417276434 2018.05.04 10:01:16)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417276612 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417276612 2018.05.04 10:01:16)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(1)(0)(4))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2628          1525417362277 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417362278 2018.05.04 10:02:42)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(7)(8)(9))(_sensitivity(1)(0))(_read(10)(11)(12)(2)(4)(3)(6)(5)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(9))(_sensitivity(12)(6)(5))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525417433693 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417433693 2018.05.04 10:03:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2628          1525417433964 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417433964 2018.05.04 10:03:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(9)(7)(8)(10)(11))(_sensitivity(0)(1))(_read(4)(5)(2)(3)(6)(10)(11)(12)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(9)(12))(_sensitivity(5)(6)(12))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525417434170 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417434171 2018.05.04 10:03:54)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(1)(3)(0)(2)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417434381 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417434381 2018.05.04 10:03:54)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(0)(1)(3)(4)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417434676 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417434676 2018.05.04 10:03:54)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417434862 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417434863 2018.05.04 10:03:54)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(0)(4)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525417521239 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417521239 2018.05.04 10:05:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2628          1525417521522 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417521522 2018.05.04 10:05:21)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525411235368)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(9)(7)(10)(11))(_sensitivity(0)(1))(_read(2)(3)(6)(5)(4)(10)(11)(12)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(9)(12))(_sensitivity(6)(5)(12))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2363          1525417521777 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417521777 2018.05.04 10:05:21)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(1)(4)(3)(2)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417521983 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417521983 2018.05.04 10:05:21)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(5)(1)(3)(2)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417522229 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417522228 2018.05.04 10:05:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417522434 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417522434 2018.05.04 10:05:22)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2635          1525417582987 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417582987 2018.05.04 10:06:22)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417582863)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(7)(8)(9))(_sensitivity(1)(0))(_read(10)(11)(12)(3)(6)(4)(5)(2)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(9))(_sensitivity(12)(6)(5))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2628          1525417644963 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417644963 2018.05.04 10:07:24)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(9)(7)(8))(_sensitivity(0)(1))(_read(10)(11)(12)(4)(5)(6)(2)(3)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(9))(_sensitivity(12)(5)(6))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2628          1525417686759 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417686759 2018.05.04 10:08:06)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(7)(9)(8))(_sensitivity(1)(0))(_read(10)(11)(12)(5)(3)(4)(6)(2)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(9))(_sensitivity(12)(5)(6))(_read(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2628          1525417734468 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417734468 2018.05.04 10:08:54)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(7)(8)(9))(_sensitivity(1)(0))(_read(10)(11)(12)(4)(6)(2)(5)(3)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(9))(_sensitivity(12)(6)(5))(_read(4)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525417783599 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417783600 2018.05.04 10:09:43)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2720          1525417783869 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417783869 2018.05.04 10:09:43)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(10)(11)(13))(_sensitivity(1)(0))(_read(2)(3)(4)(5)(6)(10)(11)(12)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(9)(12))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525417784100 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417784101 2018.05.04 10:09:44)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(8)(6))(_sensitivity(0)(1)(2)(4)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417784333 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417784334 2018.05.04 10:09:44)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(0)(4)(5)(1)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417784534 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417784533 2018.05.04 10:09:44)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417784711 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417784711 2018.05.04 10:09:44)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525417882729 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417882729 2018.05.04 10:11:22)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2725          1525417882995 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417882995 2018.05.04 10:11:22)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(7)(8)(10)(11)(13))(_sensitivity(0)(1))(_read(4)(2)(3)(5)(6)(10)(11)(12)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(9)(13))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525417883216 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417883216 2018.05.04 10:11:23)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(5)(6))(_sensitivity(3)(0)(4)(1)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417883415 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417883415 2018.05.04 10:11:23)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(4)(1)(0)(2)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417883613 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417883613 2018.05.04 10:11:23)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417883781 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417883782 2018.05.04 10:11:23)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(4)(0))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2725          1525417922820 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417922821 2018.05.04 10:12:02)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(13)(8)(7))(_sensitivity(0)(1))(_read(10)(11)(12)(6)(5)(2)(4)(3)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(13))(_sensitivity(12)(6)(5))(_read(4)(3)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(13)(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525417978950 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525417978950 2018.05.04 10:12:58)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525417979222 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525417979222 2018.05.04 10:12:59)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(7)(10)(11)(13))(_sensitivity(1)(0))(_read(3)(4)(2)(6)(5)(10)(11)(12)))))
      (line__41(_architecture 1 0 41 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525417979445 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417979445 2018.05.04 10:12:59)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(3)(0)(1)(2)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525417979644 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417979644 2018.05.04 10:12:59)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(0)(1)(3)(5)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525417979850 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525417979850 2018.05.04 10:12:59)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525417980035 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525417980035 2018.05.04 10:13:00)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(1)(0)(4))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525418036234 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525418036234 2018.05.04 10:13:56)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2363          1525418036539 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418036539 2018.05.04 10:13:56)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(5)(6)(8)(9)(11))(_sensitivity(1)(2)(4)(0)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525418036745 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418036745 2018.05.04 10:13:56)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(1)(0)(2)(4)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525418036986 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418036986 2018.05.04 10:13:56)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525418037162 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418037162 2018.05.04 10:13:57)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(1)(4))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525418046069 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525418046070 2018.05.04 10:14:06)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2711          1525418046318 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525418046318 2018.05.04 10:14:06)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(8)(7)(10)(11)(12)(13))(_sensitivity(0)(1))(_read(2)(3)(5)(6)(4)(10)(11)(12)))))
      (line__42(_architecture 1 0 42 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__65(_architecture 2 0 65 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525418046524 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418046525 2018.05.04 10:14:06)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(1)(0)(2)(4)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525418046730 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418046730 2018.05.04 10:14:06)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(3)(1)(5)(4)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525418046939 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418046939 2018.05.04 10:14:06)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525418047132 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418047132 2018.05.04 10:14:07)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2710          1525418133265 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525418133265 2018.05.04 10:15:33)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(12)(8)(7)(9))(_sensitivity(0)(1))(_read(10)(11)(12)(4)(5)(6)(2)(3)))))
      (line__42(_architecture 1 0 42 (_process (_simple)(_target(12)(13))(_sensitivity(12)(5)(6))(_read(4)(3)))))
      (line__65(_architecture 2 0 65 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2724          1525418181252 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525418181252 2018.05.04 10:16:21)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 13 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(10)(11)(12)(7)(8)(9))(_sensitivity(1)(0))(_read(10)(11)(12)(4)(6)(5)(2)(3)))))
      (line__42(_architecture 1 0 42 (_process (_simple)(_target(12)(13))(_sensitivity(12)(6)(5))(_read(4)(3)))))
      (line__65(_architecture 2 0 65 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525418260569 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525418260570 2018.05.04 10:17:40)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525418260881 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525418260881 2018.05.04 10:17:40)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(6)(4)(2)(5)(3)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525418261084 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418261084 2018.05.04 10:17:41)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(5)(8))(_sensitivity(3)(4)(2)(1)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525418261310 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418261311 2018.05.04 10:17:41)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(4)(5)(1)(2)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525418261498 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418261498 2018.05.04 10:17:41)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525418261684 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418261684 2018.05.04 10:17:41)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(1)(0))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525418610665 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525418610665 2018.05.04 10:23:30)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525418610941 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525418610941 2018.05.04 10:23:30)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(2)(3)(5)(4)(6)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2363          1525418611144 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418611144 2018.05.04 10:23:31)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(5)(6)(8))(_sensitivity(1)(2)(4)(3)(0)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525418611352 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418611352 2018.05.04 10:23:31)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(3)(5)(1)(0)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525418611548 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525418611548 2018.05.04 10:23:31)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525418611724 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525418611724 2018.05.04 10:23:31)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(1)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2367          1525419267406 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419267406 2018.05.04 10:34:27)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(11)(0)(1)(2)(3)(4)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525419441917 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525419441917 2018.05.04 10:37:21)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525419442289 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525419442289 2018.05.04 10:37:22)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(6)(4)(5)(3)(2)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3543          1525419442531 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419442532 2018.05.04 10:37:22)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(1)(5)(0)(4)(3)(2))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525419442727 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419442726 2018.05.04 10:37:22)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525419442932 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419442932 2018.05.04 10:37:22)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525419448232 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525419448233 2018.05.04 10:37:28)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525419448516 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525419448516 2018.05.04 10:37:28)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(1)(0))(_read(3)(5)(4)(2)(6)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3543          1525419448865 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419448865 2018.05.04 10:37:28)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(1)(5)(2)(0)(4)(3))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525419449086 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419449086 2018.05.04 10:37:29)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525419449263 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419449263 2018.05.04 10:37:29)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(1)(0)(4))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2367          1525419487466 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419487467 2018.05.04 10:38:07)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(8)(6)(5))(_sensitivity(11)(4)(3)(0)(1)(2)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525419565574 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525419565574 2018.05.04 10:39:25)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525419565872 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525419565872 2018.05.04 10:39:25)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(1)(0))(_read(5)(6)(3)(4)(2)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2367          1525419566072 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419566072 2018.05.04 10:39:26)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525346969744)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 16 (_process (_simple)(_target(9)(11)(6)(8)(5))(_sensitivity(11)(0)(2)(4)(1)(3)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(7))(_sensitivity(9)(11)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525419566275 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419566275 2018.05.04 10:39:26)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(2)(3)(0)(5)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9645          1525419566462 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419566462 2018.05.04 10:39:26)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525419566632 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419566632 2018.05.04 10:39:26)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(0)(1)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525419751750 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525419751751 2018.05.04 10:42:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525419752032 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525419752032 2018.05.04 10:42:32)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(1)(0))(_read(2)(3)(5)(4)(6)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2546          1525419752234 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419752234 2018.05.04 10:42:32)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(6)(7))(_sensitivity(5)))))
      (C_PLAY(_architecture 1 0 23 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(12)(2)(4)(0)(3)(1)))))
      (line__55(_architecture 2 0 55 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3543          1525419752524 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419752524 2018.05.04 10:42:32)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(3)(5)(0)(2)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525419752730 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419752729 2018.05.04 10:42:32)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525419752958 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419752958 2018.05.04 10:42:32)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(1)(4)(0))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525419840092 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525419840092 2018.05.04 10:44:00)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525419840361 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525419840361 2018.05.04 10:44:00)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(1)(0))(_read(4)(5)(2)(3)(6)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2546          1525419840615 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419840615 2018.05.04 10:44:00)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(7)(6))(_sensitivity(5)))))
      (C_PLAY(_architecture 1 0 23 (_process (_simple)(_target(10)(12)(7)(9)(6))(_sensitivity(12)(3)(2)(4)(0)(1)))))
      (line__55(_architecture 2 0 55 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3543          1525419840812 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419840812 2018.05.04 10:44:00)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(0)(1)(2)(4)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525419841009 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419841008 2018.05.04 10:44:01)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525419841196 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419841196 2018.05.04 10:44:01)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(0)(4)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525419983672 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525419983672 2018.05.04 10:46:23)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525419983928 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525419983928 2018.05.04 10:46:23)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(0)(1))(_read(6)(4)(2)(3)(5)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2546          1525419984134 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419984134 2018.05.04 10:46:24)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(6)(7))(_sensitivity(5)))))
      (C_PLAY(_architecture 1 0 23 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(12)(1)(3)(4)(0)(2)))))
      (line__55(_architecture 2 0 55 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 3543          1525419984382 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419984382 2018.05.04 10:46:24)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(5)(2)(0)(1)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525419984622 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525419984622 2018.05.04 10:46:24)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525419984832 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525419984832 2018.05.04 10:46:24)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(0)(1)(4))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525420009762 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525420009762 2018.05.04 10:46:49)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525420010007 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525420010008 2018.05.04 10:46:50)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(0)(1))(_read(4)(5)(6)(2)(3)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2453          1525420010207 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525420010208 2018.05.04 10:46:50)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(6)(9)(7))(_sensitivity(12)(1)(2)(4)(0)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525420010398 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525420010398 2018.05.04 10:46:50)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(2)(3)(4)(5)(1)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525420010589 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525420010589 2018.05.04 10:46:50)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525420010767 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525420010767 2018.05.04 10:46:50)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(0)(1)(4))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525420235732 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525420235732 2018.05.04 10:50:35)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525420236022 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525420236022 2018.05.04 10:50:36)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(1)(0))(_read(2)(4)(3)(5)(6)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525420236230 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525420236230 2018.05.04 10:50:36)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(7)(6))(_sensitivity(0)(2)(3)(4)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3543          1525420236426 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525420236426 2018.05.04 10:50:36)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(1)(3)(5)(4)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525420236619 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525420236619 2018.05.04 10:50:36)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525420236819 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525420236819 2018.05.04 10:50:36)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525421441899 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525421441899 2018.05.04 11:10:41)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525421442161 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525421442161 2018.05.04 11:10:42)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(1)(0))(_read(5)(6)(2)(3)(4)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525421442405 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525421442405 2018.05.04 11:10:42)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(2)(1)(4)(0)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525421442584 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525421442584 2018.05.04 11:10:42)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(5)(0)(1)(3)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(2)(5)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525421442796 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525421442796 2018.05.04 11:10:42)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525421442985 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525421442985 2018.05.04 11:10:42)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(1)(4)(0))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525421876432 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525421876432 2018.05.04 11:17:56)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525421876695 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525421876695 2018.05.04 11:17:56)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(0)(1))(_read(5)(4)(3)(6)(2)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525421876893 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525421876893 2018.05.04 11:17:56)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(6)(9))(_sensitivity(0)(4)(3)(2)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525421877114 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525421877114 2018.05.04 11:17:57)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525421877290 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525421877290 2018.05.04 11:17:57)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(0)(4)(1))(_read(8)(9)(2)(3)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525422010992 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525422010992 2018.05.04 11:20:10)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525422011276 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525422011276 2018.05.04 11:20:11)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(0)(1))(_read(5)(3)(6)(2)(4)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525422011506 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525422011506 2018.05.04 11:20:11)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(6)(7)(9))(_sensitivity(2)(4)(1)(3)(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525422011769 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525422011769 2018.05.04 11:20:11)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525422011940 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422011940 2018.05.04 11:20:11)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(6)(5))(_sensitivity(4)(1)(0))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3563          1525422094281 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422094282 2018.05.04 11:21:34)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(3)(1)(0)(4)(2)(5))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(8)(3)(1)(0)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525422411551 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525422411552 2018.05.04 11:26:51)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525422411851 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525422411851 2018.05.04 11:26:51)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(1)(0))(_read(2)(6)(3)(5)(4)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525422412043 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525422412043 2018.05.04 11:26:52)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(9)(6))(_sensitivity(2)(4)(3)(1)(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525422412348 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525422412348 2018.05.04 11:26:52)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525422412531 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422412531 2018.05.04 11:26:52)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(8)(9)(5)(6))(_sensitivity(4)(0)(1))(_read(8)(9)(3)(2)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3576          1525422427871 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422427871 2018.05.04 11:27:07)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(5)(0)(2)(4)(1)(3))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(7))(_read(5)(0)(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3546          1525422592253 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422592253 2018.05.04 11:29:52)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(8)(4)(2)(0)(3)(1)(5))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525422655033 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525422655034 2018.05.04 11:30:55)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525422655311 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525422655311 2018.05.04 11:30:55)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(1)(0))(_read(3)(5)(6)(4)(2)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525422655514 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525422655515 2018.05.04 11:30:55)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(6)(9))(_sensitivity(1)(0)(3)(2)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525422655716 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422655717 2018.05.04 11:30:55)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(0)(1)(2)(4)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525422655905 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525422655905 2018.05.04 11:30:55)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525422656131 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525422656131 2018.05.04 11:30:56)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(0)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525423265303 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525423265304 2018.05.04 11:41:05)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525423265621 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423265621 2018.05.04 11:41:05)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(0)(1))(_read(6)(2)(3)(4)(5)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525423265855 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423265855 2018.05.04 11:41:05)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(0)(4)(2)(3)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525423266054 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423266054 2018.05.04 11:41:06)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(0)(1)(5)(2)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525423266253 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423266253 2018.05.04 11:41:06)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525423266438 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423266438 2018.05.04 11:41:06)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(1)(0)(4))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525423331296 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525423331296 2018.05.04 11:42:11)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525423331553 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423331553 2018.05.04 11:42:11)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(1)(0))(_read(2)(3)(6)(5)(4)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525423331779 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423331779 2018.05.04 11:42:11)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(6)(9))(_sensitivity(1)(2)(3)(4)(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525423331975 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423331975 2018.05.04 11:42:11)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(2)(1)(0)(5)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525423332262 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423332262 2018.05.04 11:42:12)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525423332459 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423332459 2018.05.04 11:42:12)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(1)(0))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525423471982 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525423471983 2018.05.04 11:44:31)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525423472255 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423472255 2018.05.04 11:44:32)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(1)(0))(_read(3)(4)(5)(2)(6)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525423472453 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423472453 2018.05.04 11:44:32)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(6)(9))(_sensitivity(0)(3)(2)(4)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525423472650 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423472650 2018.05.04 11:44:32)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(0)(1)(3)(5)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525423472850 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423472850 2018.05.04 11:44:32)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525423473009 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423473009 2018.05.04 11:44:33)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525423692482 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525423692483 2018.05.04 11:48:12)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525423692765 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423692765 2018.05.04 11:48:12)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(0)(1))(_read(3)(2)(6)(5)(4)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525423692962 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423692962 2018.05.04 11:48:12)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(1)(4)(0)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525423693170 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423693170 2018.05.04 11:48:13)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(0)(3)(5)(1)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(5)(1))(_read(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525423693352 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423693351 2018.05.04 11:48:13)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525423693587 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423693587 2018.05.04 11:48:13)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(0)(1)(4))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2721          1525423760175 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423760175 2018.05.04 11:49:20)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(10)(11)(12)(8)(7))(_sensitivity(0)(1))(_read(10)(11)(12)(2)(3)(5)(6)(4)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(12)(5)(6))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2721          1525423827471 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423827472 2018.05.04 11:50:27)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(10)(11)(12)(7)(8))(_sensitivity(0)(1))(_read(10)(11)(12)(3)(2)(4)(5)(6)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(12)(5)(6))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525423906970 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525423906970 2018.05.04 11:51:46)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525423907236 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525423907236 2018.05.04 11:51:47)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11)(12))(_sensitivity(1)(0))(_read(5)(2)(3)(4)(6)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525423907461 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423907462 2018.05.04 11:51:47)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(6)(9)(7))(_sensitivity(0)(2)(1)(3)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525423907655 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423907655 2018.05.04 11:51:47)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(4)(1)(5)(0)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(5)(0))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525423907954 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525423907954 2018.05.04 11:51:47)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525423908172 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525423908173 2018.05.04 11:51:48)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(1)(4)(0))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525424179304 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525424179304 2018.05.04 11:56:19)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2721          1525424179597 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525424179597 2018.05.04 11:56:19)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(0)(1))(_read(4)(2)(3)(6)(5)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525424179791 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525424179791 2018.05.04 11:56:19)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(9)(6))(_sensitivity(3)(0)(2)(1)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525424180005 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525424180005 2018.05.04 11:56:20)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(1)(2)(3)(4)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525424180218 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525424180218 2018.05.04 11:56:20)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525424180401 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525424180401 2018.05.04 11:56:20)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(0)(1)(4))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525424268616 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525424268616 2018.05.04 11:57:48)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525424268889 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525424268889 2018.05.04 11:57:48)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11)(12))(_sensitivity(0)(1))(_read(4)(2)(3)(5)(6)(10)(11)(12)))))
      (line__44(_architecture 1 0 44 (_process (_simple)(_target(12))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525424269078 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525424269078 2018.05.04 11:57:49)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(7)(6))(_sensitivity(0)(1)(3)(4)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525424269287 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525424269287 2018.05.04 11:57:49)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(2)(1)(3)(5)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525424269468 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525424269467 2018.05.04 11:57:49)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525424269661 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525424269661 2018.05.04 11:57:49)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(1)(0)(4))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2713          1525424323818 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525424323819 2018.05.04 11:58:43)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(10)(11)(8)(7))(_sensitivity(0)(1))(_read(10)(11)(12)(4)(6)(3)(5)(2)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12))(_sensitivity(12)(6)(5))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1525424356404 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525424356405 2018.05.04 11:59:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525424356686 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525424356686 2018.05.04 11:59:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(0)(1))(_read(2)(3)(4)(6)(5)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525424356894 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525424356894 2018.05.04 11:59:16)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(7)(6))(_sensitivity(3)(2)(1)(0)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525424357083 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525424357083 2018.05.04 11:59:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(5)(1)(3)(0)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(5)(1)(0))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525424357406 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525424357406 2018.05.04 11:59:17)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525424357600 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525424357600 2018.05.04 11:59:17)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(1)(4)(0))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525440032791 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525440032790 2018.05.04 16:20:32)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525440033000 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525440032999 2018.05.04 16:20:32)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(1)(0))(_read(5)(2)(6)(4)(3)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525440033141 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525440033140 2018.05.04 16:20:33)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(7)(6))(_sensitivity(0)(4)(2)(1)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525440033266 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525440033265 2018.05.04 16:20:33)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(1)(4)(0)(3)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525440033366 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525440033365 2018.05.04 16:20:33)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525440033460 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525440033459 2018.05.04 16:20:33)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(4)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525440319837 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525440319837 2018.05.04 16:25:19)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525440320032 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525440320031 2018.05.04 16:25:20)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(3)(5)(4)(6)(2)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525440320250 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525440320249 2018.05.04 16:25:20)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(9)(6))(_sensitivity(4)(3)(1)(2)(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525440320399 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525440320398 2018.05.04 16:25:20)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(2)(5)(3)(4)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(5)(0))(_read(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525440320524 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525440320523 2018.05.04 16:25:20)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525440320618 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525440320617 2018.05.04 16:25:20)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(0)(4)(1))(_read(2)(3)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525721427257 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525721427256 2018.05.07 22:30:27)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525721427632 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525721427631 2018.05.07 22:30:27)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(1)(0))(_read(3)(6)(4)(2)(5)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525721427772 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525721427772 2018.05.07 22:30:27)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(3)(4)(2)(0)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3552          1525721427882 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525721427881 2018.05.07 22:30:27)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(3)(0)(5)(4)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525721427992 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525721427991 2018.05.07 22:30:27)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(4)(5))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525721428101 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525721428100 2018.05.07 22:30:28)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1525894432772 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1525894432786 2018.05.09 22:33:52)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1525894433138 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1525894433138 2018.05.09 22:33:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(5)(2)(3)(6)(4)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1525894433342 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525894433341 2018.05.09 22:33:53)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(6)(9))(_sensitivity(4)(1)(2)(0)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1525894433577 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525894433576 2018.05.09 22:33:53)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(0)(2)(3)(4)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(2)(3)(4)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9753          1525894433808 ARH
(_unit VHDL (black_jack 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1525894433807 2018.05.09 22:33:53)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525336616548)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 36 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 14 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 16 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 21 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 23 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 28 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 31 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 41 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 50 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 51 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 52 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(TURN))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 53 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 54 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(TURN))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 23 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 36 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal TURN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 46 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 46 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 47 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6))(_sensitivity(16)))))
      (line__61(_architecture 1 0 61 (_process (_simple)(_target(5)(4))(_sensitivity(18)(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1705          1525894433952 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1525894433951 2018.05.09 22:33:53)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9943          1525894583531 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1525894583530 2018.05.09 22:36:23)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 51 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 52 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 53 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 54 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 55 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 47 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6))(_sensitivity(17)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(19)(20)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . ARH 3 -1
  )
)
I 000045 55 2739          1526227705074 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526227705073 2018.05.13 19:08:25)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526227705367 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526227705366 2018.05.13 19:08:25)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(0)(1))(_read(3)(4)(6)(5)(2)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526227705568 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526227705567 2018.05.13 19:08:25)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(6)(7)(9))(_sensitivity(1)(2)(3)(0)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 3 2 )
    (2 3 2 3 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526227705715 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526227705715 2018.05.13 19:08:25)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(5)(2)(4)(0)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(5)(0))(_read(2)(4)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9976          1526227705881 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526227705880 2018.05.13 19:08:25)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 51 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 52 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 53 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 54 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 55 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 47 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6))(_sensitivity(17)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(19)(20)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 1705          1526227706004 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526227706003 2018.05.13 19:08:26)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6)(8)(9))(_sensitivity(4)(1)(0))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526227837377 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526227837376 2018.05.13 19:10:37)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526227837502 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526227837501 2018.05.13 19:10:37)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(1)(0))(_read(6)(3)(2)(5)(4)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526227837640 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526227837639 2018.05.13 19:10:37)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(0)(1)(2)(3)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526227837788 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526227837787 2018.05.13 19:10:37)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(2)(4)(1)(0)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(5)(1)(0))(_read(2)(4)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 9976          1526227837897 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526227837896 2018.05.13 19:10:37)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 51 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 52 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 53 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 54 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(GAME_RESULT))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 55 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 45 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 47 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 47 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 48 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_process
      (line__57(_architecture 0 0 57 (_process (_simple)(_target(6))(_sensitivity(17)))))
      (line__62(_architecture 1 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(19)(20)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 1705          1526227838025 ARH
(_unit VHDL (move_mem 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526227838024 2018.05.13 19:10:38)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525343792269)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5)(8)(9))(_sensitivity(4)(0)(1))(_read(3)(2)(8)(9)))))
      (line__37(_architecture 1 0 37 (_process (_simple)(_target(7))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1863          1526232254382 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232254381 2018.05.13 20:24:14)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(9)(10))(_sensitivity(4)(0)(1))(_read(5)(3)(2)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526232256841 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526232256840 2018.05.13 20:24:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526232256983 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526232256982 2018.05.13 20:24:16)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(5)(2)(3)(4)(6)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526232257121 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526232257120 2018.05.13 20:24:17)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(6)(7)(9))(_sensitivity(3)(4)(2)(0)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526232257253 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526232257252 2018.05.13 20:24:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(3)(1)(4)(0)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(2)(3)(4)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1863          1526232257409 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232257424 2018.05.13 20:24:17)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(9)(10))(_sensitivity(1)(0)(4))(_read(2)(5)(3)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526232344877 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526232344877 2018.05.13 20:25:44)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526232345066 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526232345065 2018.05.13 20:25:45)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(3)(6)(4)(2)(5)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526232345242 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526232345241 2018.05.13 20:25:45)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(3)(4)(0)(1)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526232345398 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526232345397 2018.05.13 20:25:45)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(4)(2)(1)(3)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(5)(1)(0))(_read(4)(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1863          1526232345572 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232345571 2018.05.13 20:25:45)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9)(10)(7)(6))(_sensitivity(4)(1)(0))(_read(9)(10)(5)(3)(2)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526232353444 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526232353443 2018.05.13 20:25:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526232353630 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526232353629 2018.05.13 20:25:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(1)(0))(_read(4)(5)(3)(2)(6)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526232353788 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526232353787 2018.05.13 20:25:53)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(0)(1)(4)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526232353940 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526232353940 2018.05.13 20:25:53)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(5)(2)(4)(1)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(5)(1))(_read(2)(4)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1863          1526232354113 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232354113 2018.05.13 20:25:54)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(6)(9)(10))(_sensitivity(4)(0)(1))(_read(3)(5)(2)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526232487737 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526232487737 2018.05.13 20:28:07)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526232487935 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526232487934 2018.05.13 20:28:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(1)(0))(_read(5)(2)(4)(6)(3)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526232488085 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526232488084 2018.05.13 20:28:08)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(7)(9)(6))(_sensitivity(2)(4)(3)(0)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526232488237 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526232488237 2018.05.13 20:28:08)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(1)(3)(5)(0)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(5)(0))(_read(2)(3)(4)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 1863          1526232488379 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232488378 2018.05.13 20:28:08)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9)(10)(6)(7))(_sensitivity(1)(0)(4))(_read(9)(10)(3)(5)(2)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526232499367 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526232499366 2018.05.13 20:28:19)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526232499546 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526232499545 2018.05.13 20:28:19)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(2)(6)(3)(5)(4)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526232499679 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526232499678 2018.05.13 20:28:19)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(1)(2)(3)(4)(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526232499850 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526232499849 2018.05.13 20:28:19)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(2)(5)(0)(3)(1)(4)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(5)(0)(1))(_read(2)(3)(4)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10266         1526232499947 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526232499946 2018.05.13 20:28:19)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(6))(_sensitivity(17)))))
      (line__63(_architecture 1 0 63 (_process (_simple)(_target(7))(_sensitivity(21)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(5)(4))(_sensitivity(19)(20)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 4 -1
  )
)
I 000044 55 1863          1526232500088 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232500087 2018.05.13 20:28:20)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(9)(10))(_sensitivity(4)(0)(1))(_read(3)(5)(2)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526232714887 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526232714886 2018.05.13 20:31:54)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(2)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526232715116 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526232715115 2018.05.13 20:31:55)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(0)(1))(_read(5)(3)(4)(6)(2)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526232715236 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526232715235 2018.05.13 20:31:55)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(1)(0)(3)(4)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526232715377 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526232715376 2018.05.13 20:31:55)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(1)(5)(3)(4)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5)(4))(_read(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10266         1526232715499 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526232715498 2018.05.13 20:31:55)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(6))(_sensitivity(17)))))
      (line__63(_architecture 1 0 63 (_process (_simple)(_target(7))(_sensitivity(21)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(5)(4))(_sensitivity(19)(20)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 4 -1
  )
)
I 000044 55 1863          1526232715640 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526232715639 2018.05.13 20:31:55)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(9)(10))(_sensitivity(4)(1)(0))(_read(2)(3)(5)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526233166743 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526233166742 2018.05.13 20:39:26)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526233166896 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526233166895 2018.05.13 20:39:26)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(4)(3)(2)(5)(6)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526233167015 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526233167014 2018.05.13 20:39:27)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(2)(1)(0)(3)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526233167169 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526233167168 2018.05.13 20:39:27)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(4)(3)(1)(5)(2)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(5)(0))(_read(4)(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10266         1526233167285 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526233167284 2018.05.13 20:39:27)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_target(6))(_sensitivity(17)))))
      (line__63(_architecture 1 0 63 (_process (_simple)(_target(7))(_sensitivity(21)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_target(5)(4))(_sensitivity(19)(20)))))
      (line__72(_architecture 3 0 72 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 4 -1
  )
)
I 000044 55 1863          1526233167417 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526233167416 2018.05.13 20:39:27)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(6)(7)(9)(10))(_sensitivity(4)(0)(1))(_read(3)(2)(5)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526240993782 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526240993782 2018.05.13 22:49:53)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526240993945 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526240993944 2018.05.13 22:49:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(1)(0))(_read(5)(4)(2)(6)(3)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526240994120 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526240994120 2018.05.13 22:49:54)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(6)(7)(9)(10)(12))(_sensitivity(0)(1)(3)(4)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526240994271 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526240994271 2018.05.13 22:49:54)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(4)(5)(3)(2)(0)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(5)(0))(_read(4)(3)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10674         1526240994395 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526240994394 2018.05.13 22:49:54)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_sensitivity(17)))))
      (line__63(_architecture 1 0 63 (_process (_simple)(_sensitivity(21)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_sensitivity(19)(20)))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
      (line__72(_architecture 4 0 72 (_assignment (_simple)(_alias((GAME_RESULT)(G_OVER)))(_target(7))(_sensitivity(21)))))
      (line__73(_architecture 5 0 73 (_assignment (_simple)(_alias((S1)(SUM1)))(_target(4))(_sensitivity(19)))))
      (line__74(_architecture 6 0 74 (_assignment (_simple)(_alias((S2)(SUM2)))(_target(5))(_sensitivity(20)))))
      (line__75(_architecture 7 0 75 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 8 -1
  )
)
I 000044 55 1863          1526240994509 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526240994508 2018.05.13 22:49:54)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(6)(9)(10))(_sensitivity(1)(4)(0))(_read(3)(2)(5)(9)(10)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526241016837 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526241016838 2018.05.13 22:50:16)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2717          1526241017020 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526241017020 2018.05.13 22:50:17)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(1)(0))(_read(6)(2)(4)(3)(5)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526241017186 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526241017187 2018.05.13 22:50:17)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(6)(7)(9))(_sensitivity(1)(2)(3)(4)(0)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526241017320 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526241017320 2018.05.13 22:50:17)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(1)(3)(2)(0)(4)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(3)(2)(4)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10674         1526241017433 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526241017432 2018.05.13 22:50:17)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_process (_simple)(_sensitivity(17)))))
      (line__63(_architecture 1 0 63 (_process (_simple)(_sensitivity(21)))))
      (line__67(_architecture 2 0 67 (_process (_simple)(_sensitivity(19)(20)))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
      (line__72(_architecture 4 0 72 (_assignment (_simple)(_alias((GAME_RESULT)(G_OVER)))(_target(7))(_sensitivity(21)))))
      (line__73(_architecture 5 0 73 (_assignment (_simple)(_alias((S1)(SUM1)))(_target(4))(_sensitivity(19)))))
      (line__74(_architecture 6 0 74 (_assignment (_simple)(_alias((S2)(SUM2)))(_target(5))(_sensitivity(20)))))
      (line__75(_architecture 7 0 75 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 8 -1
  )
)
I 000044 55 1863          1526241017541 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526241017541 2018.05.13 22:50:17)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9)(10)(6)(7))(_sensitivity(1)(4)(0))(_read(9)(10)(5)(3)(2)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 2755          1526241293493 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526241293493 2018.05.13 22:54:53)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(10)(11)(8)(7))(_sensitivity(1)(0))(_read(10)(11)(12)(3)(6)(2)(4)(5)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(12)(6)(5))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((GIVE_AGAIN)(GIVE_AGAINS)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526241380870 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526241380870 2018.05.13 22:56:20)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(7)(6))(_sensitivity(0)(3)(1)(2)(4)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526274369474 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526274369474 2018.05.14 08:06:09)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(2)(0))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2755          1526274369694 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526274369694 2018.05.14 08:06:09)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(1)(0))(_read(5)(6)(2)(4)(3)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(5)(6)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((GIVE_AGAIN)(GIVE_AGAINS)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526274369859 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526274369858 2018.05.14 08:06:09)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(7)(6))(_sensitivity(3)(0)(1)(4)(2)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526274369987 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526274369987 2018.05.14 08:06:09)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(5)(1)(4)(2)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(5)(1))(_read(4)(2)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10433         1526274370121 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526274370120 2018.05.14 08:06:10)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((GAME_RESULT)(G_OVER)))(_target(7))(_sensitivity(21)))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((S1)(SUM1)))(_target(4))(_sensitivity(19)))))
      (line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((S2)(SUM2)))(_target(5))(_sensitivity(20)))))
      (line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 5 -1
  )
)
I 000044 55 1863          1526274370258 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526274370258 2018.05.14 08:06:10)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9)(10)(7)(6))(_sensitivity(1)(4)(0))(_read(9)(10)(3)(2)(5)))))
      (line__38(_architecture 1 0 38 (_process (_simple)(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526274435496 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526274435497 2018.05.14 08:07:15)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2755          1526274435683 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526274435683 2018.05.14 08:07:15)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(6)(2)(5)(4)(3)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((GIVE_AGAIN)(GIVE_AGAINS)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526274435821 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526274435821 2018.05.14 08:07:15)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(2)(0)(3)(4)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526274435955 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526274435955 2018.05.14 08:07:15)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(5)(1)(3)(0)(4)(2)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(5)(1)(0))(_read(3)(4)(2)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10433         1526274436086 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526274436085 2018.05.14 08:07:16)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((GAME_RESULT)(G_OVER)))(_target(7))(_sensitivity(21)))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((S1)(SUM1)))(_target(4))(_sensitivity(19)))))
      (line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((S2)(SUM2)))(_target(5))(_sensitivity(20)))))
      (line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 5 -1
  )
)
I 000044 55 1885          1526274436216 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526274436216 2018.05.14 08:07:16)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9)(10)(7)(6))(_sensitivity(4)(1)(0))(_read(9)(10)(3)(2)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
I 000045 55 2739          1526281588891 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526281588891 2018.05.14 10:06:28)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(1)(0)(2))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2755          1526281589267 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526281589267 2018.05.14 10:06:29)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(7)(8)(10)(11))(_sensitivity(0)(1))(_read(4)(2)(6)(3)(5)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(6)(5)(12))(_read(4)(3)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((GIVE_AGAIN)(GIVE_AGAINS)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
I 000044 55 2449          1526281589447 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526281589448 2018.05.14 10:06:29)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(10)(12)(9)(6)(7))(_sensitivity(0)(1)(4)(2)(3)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 3555          1526281589590 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526281589590 2018.05.14 10:06:29)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(3)(1)(2)(4)(0)(5)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(1)(0)(5))(_read(3)(2)(4)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
I 000044 55 10433         1526281589728 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526281589727 2018.05.14 10:06:29)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((GAME_RESULT)(G_OVER)))(_target(7))(_sensitivity(21)))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((S1)(SUM1)))(_target(4))(_sensitivity(19)))))
      (line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((S2)(SUM2)))(_target(5))(_sensitivity(20)))))
      (line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 5 -1
  )
)
I 000044 55 1885          1526281589879 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526281589879 2018.05.14 10:06:29)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(9)(10)(7)(6))(_sensitivity(1)(0)(4))(_read(9)(10)(2)(3)(5)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
V 000045 55 2739          1526282926463 ARH1
(_unit VHDL (card_mem 0 5 (arh1 0 12 ))
  (_version v33)
  (_time 1526282926464 2018.05.14 10:28:46)
  (_source (\./src/CARD_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525334107168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~12 0 8 (_entity (_out ))))
    (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal C_MEM 0 13 (_array ~extSTD.STANDARD.INTEGER ((_to (i 2)(i 14))))))
    (_signal (_internal MEM C_MEM 0 14 (_architecture (_uni (((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4))((i 4)))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))(5)(4)(3))(_sensitivity(2)(0)(1))(_read(5(14))(5(13))(5(12))(5(11))(5(10))(5(9))(5(8))(5(7))(5(6))(5(5))(5(4))(5(3))(5(2))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (4 4 4 4 4 4 4 4 4 4 4 4 4 )
    (2 2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 2 )
    (2 2 2 2 2 )
    (2 2 2 3 3 )
    (2 2 2 2 2 )
    (2 2 3 2 2 )
    (2 2 2 2 2 )
    (2 2 3 2 3 )
    (2 2 2 2 2 )
    (2 2 3 3 2 )
    (2 2 2 2 2 )
    (2 2 3 3 3 )
    (2 2 2 2 2 )
    (2 3 2 2 2 )
    (2 2 2 2 2 )
    (2 3 2 2 3 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 2 )
    (2 2 2 2 2 )
    (2 3 2 3 3 )
    (2 2 2 2 2 )
  )
  (_model . ARH1 1 -1
  )
)
I 000044 55 2797          1526282926701 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526282926701 2018.05.14 10:28:46)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(8)(7)(10)(11))(_sensitivity(1)(0))(_read(6)(3)(2)(5)(4)(10)(11)(12)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(8)(7)(12)(13))(_sensitivity(6)(5)(12))(_read(3)(4)))))
      (line__67(_architecture 2 0 67 (_assignment (_simple)(_alias((GIVE_AGAIN)(GIVE_AGAINS)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
V 000044 55 2449          1526282926850 ARH
(_unit VHDL (comp_unit 0 4 (arh 0 11 ))
  (_version v33)
  (_time 1526282926850 2018.05.14 10:28:46)
  (_source (\./src/COMP_UNIT.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525419752188)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~122 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 8 (_entity (_out ))))
    (_signal (_internal MR ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2)))(_event))))
    (_signal (_internal END_RES ~extSTD.STANDARD.INTEGER 0 13 (_architecture (_uni ((i 0))))))
    (_signal (_internal REFRESH ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ((i 2)))(_event))))
    (_process
      (C_PLAY(_architecture 0 0 17 (_process (_simple)(_target(9)(7)(6)(10)(12))(_sensitivity(0)(2)(3)(4)(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(8))(_sensitivity(10)(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 3 2 2 2 )
    (2 3 2 2 2 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
    (3 2 3 2 3 )
  )
  (_model . ARH 2 -1
  )
)
V 000044 55 3555          1526282926993 ARH
(_unit VHDL (rcg 0 4 (arh 0 9 ))
  (_version v33)
  (_time 1526282926993 2018.05.14 10:28:46)
  (_source (\./src/RCG.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525373058398)
    (_use )
  )
  (_object
    (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal CC ~std_logic_vector{0~to~3}~13 0 10 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal COUNT_AGAIN ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal PARITY ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(8)(10))(_sensitivity(0)(2)(1)(4)(5)(3)(8))(_read(7)(10)))))
      (line__79(_architecture 1 0 79 (_process (_simple)(_target(6))(_sensitivity(0)(1)(5))(_read(2)(4)(3)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 2 )
    (3 3 2 3 )
    (3 3 2 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 2 2 2 )
    (3 3 2 2 )
    (3 3 3 2 )
    (2 2 3 2 )
    (3 2 3 3 )
    (3 2 3 2 )
    (3 3 2 3 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 3 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
  )
  (_model . ARH 2 -1
  )
)
V 000044 55 10433         1526282927119 ARH
(_unit VHDL (black_jack 0 4 (arh 0 12 ))
  (_version v33)
  (_time 1526282927119 2018.05.14 10:28:47)
  (_source (\./src/BLACK_JACK.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525894583437)
    (_use )
  )
  (_component
    (RCG
      (_object
        (_port (_internal GIVE_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_NEW_CARD ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal GEN_CARD ~std_logic_vector{0~to~3}~1313 0 37 (_entity (_out ))))
      )
    )
    (CARD_MEM
      (_object
        (_port (_internal CARD ~std_logic_vector{0~to~3}~13 0 15 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal ENABLE ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal VER_CARD ~std_logic_vector{0~to~4}~13 0 17 (_entity (_out ))))
        (_port (_internal GIVE_NEW ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
    (HANDS_MEM
      (_object
        (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~13 0 22 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal S1 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~137 0 24 (_entity (_out ))))
        (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_UNIT
      (_object
        (_port (_internal S1 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal S2 ~UNSIGNED{0~to~4}~1311 0 29 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal EN1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal P1S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal P2S ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal MASTER_RESET ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
        (_port (_internal END_RESULT ~extSTD.STANDARD.NATURAL 0 32 (_entity (_out ))))
      )
    )
    (MOVE_MEM
      (_object
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 42 (_entity (_in ))))
        (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation RCG1 0 53 (_component RCG )
    (_port
      ((GIVE_CARD)(GIVE_C))
      ((GIVE_NEW_CARD)(GIVE_NC))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((RESET)(R))
      ((GIVE_AGAIN)(GIVE_AGAIN))
      ((GEN_CARD)(RG_CARD))
    )
    (_use (_entity . rcg)
    )
  )
  (_instantiation CARD_MEM1 0 54 (_component CARD_MEM )
    (_port
      ((CARD)(RG_CARD))
      ((RESET)(R))
      ((ENABLE)(E2))
      ((VER_CARD)(CURENT_CARD))
      ((GIVE_NEW)(GIVE_NC))
    )
    (_use (_entity . card_mem)
    )
  )
  (_instantiation HANDS_MEM1 0 55 (_component HANDS_MEM )
    (_port
      ((IN_CARD)(CURENT_CARD))
      ((RESET)(R))
      ((TURN)(T))
      ((P1)(P1S))
      ((P2)(P2S))
      ((ENABLE_1)(E1))
      ((ENABLE_2)(E2))
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((GIVE_AGAIN)(GIVE_AGAIN))
    )
    (_use (_entity . hands_mem)
    )
  )
  (_instantiation COMP_UNIT1 0 56 (_component COMP_UNIT )
    (_port
      ((S1)(SUM1))
      ((S2)(SUM2))
      ((RESET)(R))
      ((END_GAME)(END_GAME))
      ((EN)(E2))
      ((EN1)(E1))
      ((P1S)(P1S))
      ((P2S)(P2S))
      ((MASTER_RESET)(R))
      ((END_RESULT)(G_OVER))
    )
    (_use (_entity . comp_unit)
    )
  )
  (_instantiation MOVE_MEM1 0 57 (_component MOVE_MEM )
    (_port
      ((Y)(Y))
      ((N)(N))
      ((P1)(P1S))
      ((P2)(P2S))
      ((RESET)(R))
      ((G_OVER)(G_OVER))
      ((GIVE)(GIVE_C))
      ((END_GAME)(END_GAME))
      ((TURN)(T))
    )
    (_use (_entity . move_mem)
    )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal E2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~4}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_port (_internal S2 ~std_logic_vector{0~to~4}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal CC ~std_logic_vector{0~to~3}~12 0 7 (_entity (_out ))))
    (_port (_internal GAME_RESULT ~extSTD.STANDARD.INTEGER 0 8 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_type (_internal ~std_logic_vector{0~to~4}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~137 0 24 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~UNSIGNED{0~to~4}~1311 0 29 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1313 0 37 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P1S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal P2S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_C ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_NC ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{0~to~3}~1315 0 48 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal RG_CARD ~std_logic_vector{0~to~3}~1315 0 48 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{0~to~4}~1317 0 49 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal CURENT_CARD ~std_logic_vector{0~to~4}~1317 0 49 (_architecture (_uni (_string \"00000"\)))))
    (_type (_internal ~UNSIGNED{0~to~4}~1319 0 50 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal SUM1 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal SUM2 ~UNSIGNED{0~to~4}~1319 0 50 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ((i 0))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(6))(_sensitivity(17)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_alias((GAME_RESULT)(G_OVER)))(_target(7))(_sensitivity(21)))))
      (line__61(_architecture 2 0 61 (_assignment (_simple)(_alias((S1)(SUM1)))(_target(4))(_sensitivity(19)))))
      (line__62(_architecture 3 0 62 (_assignment (_simple)(_alias((S2)(SUM2)))(_target(5))(_sensitivity(20)))))
      (line__63(_architecture 4 0 63 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(12)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . ARH 5 -1
  )
)
V 000044 55 1885          1526282927238 ARH
(_unit VHDL (move_mem 0 4 (arh 0 10 ))
  (_version v33)
  (_time 1526282927237 2018.05.14 10:28:47)
  (_source (\./src/MOVE_MEM.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526232254351)
    (_use )
  )
  (_object
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal N ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal G_OVER ~extSTD.STANDARD.INTEGER 0 6 (_entity (_in ))))
    (_port (_internal GIVE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal END_GAME ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal N_MEM ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ((i 2))))))
    (_signal (_internal T ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ((i 2))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(7)(6)(9)(10))(_sensitivity(1)(4)(0))(_read(5)(2)(3)(9)(10)))))
      (line__38(_architecture 1 0 38 (_assignment (_simple)(_alias((TURN)(T)))(_target(8))(_sensitivity(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . ARH 2 -1
  )
)
V 000044 55 2755          1526283007771 ARH
(_unit VHDL (hands_mem 0 5 (arh 0 12 ))
  (_version v33)
  (_time 1526283007771 2018.05.14 10:30:07)
  (_source (\./src/HANDS_MEM.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525417644804)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{0~to~4}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal IN_CARD ~UNSIGNED{0~to~4}~12 0 6 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal TURN ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal P2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal ENABLE_2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{0~to~4}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_port (_internal S1 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal S2 ~UNSIGNED{0~to~4}~124 0 8 (_entity (_out ))))
    (_port (_internal GIVE_AGAIN ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{0~to~4}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 4))))))
    (_signal (_internal S1_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal S2_SIG ~UNSIGNED{0~to~4}~13 0 14 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal RESTART ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_signal (_internal GIVE_AGAINS ~extieee.std_logic_1164.std_logic 0 15 (_architecture (_uni ((i 2))))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(10)(11)(8)(7))(_sensitivity(1)(0))(_read(10)(11)(12)(3)(4)(2)(5)(6)))))
      (line__43(_architecture 1 0 43 (_process (_simple)(_target(12)(13))(_sensitivity(12)(5)(6))(_read(3)(4)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((GIVE_AGAIN)(GIVE_AGAINS)))(_target(9))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . ARH 3 -1
  )
)
