0.4
2016.2
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1521159024,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_0_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_1_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_2_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_3_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_4_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_5_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_6_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_7_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_ch_sums_V_8_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_in_V_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_0_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_10_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_11_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_12_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_13_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_14_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_15_V_loc_channel.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_1_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_2_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_3_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_4_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_5_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_6_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_7_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_8_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/FIFO_svm_classifier_s_in_9_V_loc_channel.v,1521158833,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier.autotb.v,1521159024,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier.v,1521158828,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_AXILiteS_s_axi.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Block_preheader_0_proc1.v,1521158827,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Block_proc.v,1521158821,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1.v,1521158823,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_0.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_1.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_2.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_3.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_4.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_5.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_6.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_7.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_SVs_V_8.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_0.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_1.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_2.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_3.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_4.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_5.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_6.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_7.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_Loop_Sum_loop_proc1_alpha_V_8.v,1521158835,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_getTanh.v,1521158821,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_getTanh_cosh_lut_V.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_getTanh_sinh_lut_V.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_12s_8s_20_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_12s_9ns_21_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_13s_13s_26_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_13s_8s_21_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_14s_13s_27_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_15s_13s_28_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_mul_13s_15s_26_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_mul_mul_15s_13s_26_1.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_sdiv_13ns_8s_13_17.v,1521158834,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
C:/Users/about/Desktop/ADSD/CW2/svm_classifier_prj_Beta1.0_Ch9_For_Double_Core/svm_classifier_prj/solution1/sim/verilog/svm_classifier_svm_classifier_entry3.v,1521158821,verilog,,,,C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
