<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_2\hub75\impl\gwsynthesis\hub75.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_2\hub75\constraints\pinning_TankPrimer9K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\MonkPC\workspaces\FPGA\Gowin\TangNano9K\LushayLabs\ex12_2\hub75\constraints\timing_TankPrimer9K.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep  7 01:48:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>65</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>63</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_master</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkdiv/counter_3_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>582.709(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_master</td>
<td>50.000(MHz)</td>
<td>160.857(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_master</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_master</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.491</td>
<td>clkdiv/n7_s0/I3</td>
<td>clkdiv/counter_3_s0/D</td>
<td>clk_master:[F]</td>
<td>clk:[R]</td>
<td>0.369</td>
<td>-2.269</td>
<td>0.820</td>
</tr>
<tr>
<td>2</td>
<td>13.783</td>
<td>pixelCounter_2_s1/Q</td>
<td>state_1_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.185</td>
</tr>
<tr>
<td>3</td>
<td>14.526</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_1_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.442</td>
</tr>
<tr>
<td>4</td>
<td>14.526</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_3_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.442</td>
</tr>
<tr>
<td>5</td>
<td>14.526</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_4_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.442</td>
</tr>
<tr>
<td>6</td>
<td>14.529</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_2_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.439</td>
</tr>
<tr>
<td>7</td>
<td>14.802</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_6_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.166</td>
</tr>
<tr>
<td>8</td>
<td>14.826</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_0_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.142</td>
</tr>
<tr>
<td>9</td>
<td>14.826</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_5_s1/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.142</td>
</tr>
<tr>
<td>10</td>
<td>14.921</td>
<td>pixelCounter_2_s1/Q</td>
<td>state_0_s3/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.783</td>
</tr>
<tr>
<td>11</td>
<td>15.080</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_6_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.623</td>
</tr>
<tr>
<td>12</td>
<td>15.129</td>
<td>displayCounter_3_s0/Q</td>
<td>OE_s4/CE</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.839</td>
</tr>
<tr>
<td>13</td>
<td>15.295</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_5_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.409</td>
</tr>
<tr>
<td>14</td>
<td>15.334</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_4_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.369</td>
</tr>
<tr>
<td>15</td>
<td>15.348</td>
<td>displayCounter_3_s0/Q</td>
<td>displayCounter_0_s1/RESET</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.620</td>
</tr>
<tr>
<td>16</td>
<td>15.949</td>
<td>displayCounter_3_s0/Q</td>
<td>displayCounter_1_s0/RESET</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.019</td>
</tr>
<tr>
<td>17</td>
<td>15.949</td>
<td>displayCounter_3_s0/Q</td>
<td>displayCounter_2_s0/RESET</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.019</td>
</tr>
<tr>
<td>18</td>
<td>15.949</td>
<td>displayCounter_3_s0/Q</td>
<td>displayCounter_3_s0/RESET</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.019</td>
</tr>
<tr>
<td>19</td>
<td>15.949</td>
<td>displayCounter_3_s0/Q</td>
<td>displayCounter_4_s0/RESET</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.019</td>
</tr>
<tr>
<td>20</td>
<td>16.056</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_3_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.647</td>
</tr>
<tr>
<td>21</td>
<td>16.508</td>
<td>ADDR_0_s2/Q</td>
<td>ADDR_4_s2/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.196</td>
</tr>
<tr>
<td>22</td>
<td>16.550</td>
<td>ADDR_0_s2/Q</td>
<td>ADDR_3_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.153</td>
</tr>
<tr>
<td>23</td>
<td>16.592</td>
<td>ADDR_0_s2/Q</td>
<td>ADDR_2_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.111</td>
</tr>
<tr>
<td>24</td>
<td>16.898</td>
<td>ADDR_0_s2/Q</td>
<td>ADDR_1_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.806</td>
</tr>
<tr>
<td>25</td>
<td>17.306</td>
<td>state_1_s1/Q</td>
<td>LATCH_s7/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.398</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.019</td>
<td>clkdiv/n7_s0/I3</td>
<td>clkdiv/counter_3_s0/D</td>
<td>clk_master:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-1.529</td>
<td>0.538</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>clkdiv/counter_0_s0/Q</td>
<td>clkdiv/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.525</td>
<td>clkdiv/counter_1_s0/Q</td>
<td>clkdiv/counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>LATCH_s7/Q</td>
<td>LATCH_s7/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>displayCounter_0_s1/Q</td>
<td>displayCounter_0_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>ADDR_0_s2/Q</td>
<td>ADDR_0_s2/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>pixelCounter_0_s1/Q</td>
<td>pixelCounter_0_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>pixelCounter_2_s1/Q</td>
<td>pixelCounter_2_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>pixelCounter_4_s1/Q</td>
<td>pixelCounter_4_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>displayCounter_3_s0/Q</td>
<td>displayCounter_3_s0/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>ADDR_3_s1/Q</td>
<td>ADDR_3_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.663</td>
<td>state_1_s1/Q</td>
<td>state_1_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.663</td>
</tr>
<tr>
<td>13</td>
<td>0.668</td>
<td>pixelCounter_1_s1/Q</td>
<td>pixelCounter_1_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.668</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>ADDR_4_s2/Q</td>
<td>ADDR_4_s2/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.713</td>
<td>displayCounter_4_s0/Q</td>
<td>displayCounter_4_s0/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>16</td>
<td>0.716</td>
<td>ADDR_2_s1/Q</td>
<td>ADDR_2_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>17</td>
<td>0.719</td>
<td>displayCounter_2_s0/Q</td>
<td>displayCounter_2_s0/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>18</td>
<td>0.737</td>
<td>displayCounter_0_s1/Q</td>
<td>displayCounter_1_s0/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.737</td>
</tr>
<tr>
<td>19</td>
<td>0.785</td>
<td>clk_out_s9/Q</td>
<td>clk_out_s9/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>20</td>
<td>0.785</td>
<td>pixelCounter_3_s1/Q</td>
<td>pixelCounter_3_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>21</td>
<td>0.785</td>
<td>pixelCounter_6_s1/Q</td>
<td>pixelCounter_6_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>22</td>
<td>0.785</td>
<td>clkdiv/counter_2_s0/Q</td>
<td>clkdiv/counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>23</td>
<td>0.787</td>
<td>pixelCounter_5_s1/Q</td>
<td>pixelCounter_5_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.787</td>
</tr>
<tr>
<td>24</td>
<td>0.808</td>
<td>ADDR_1_s1/Q</td>
<td>ADDR_1_s1/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.808</td>
</tr>
<tr>
<td>25</td>
<td>0.838</td>
<td>state_0_s3/Q</td>
<td>state_0_s3/D</td>
<td>clk_master:[R]</td>
<td>clk_master:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>ADDR_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>ADDR_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>ADDR_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>pixelCounter_4_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>pixelCounter_5_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>ADDR_4_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>pixelCounter_6_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>state_0_s3</td>
</tr>
<tr>
<td>9</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>LATCH_s7</td>
</tr>
<tr>
<td>10</td>
<td>8.509</td>
<td>9.435</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk_master</td>
<td>clk_out_s9</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1370.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1372.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1370.006</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv/n7_s0/I3</td>
</tr>
<tr>
<td>1370.820</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n7_s0/F</td>
</tr>
<tr>
<td>1370.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1372.457</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1372.638</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1372.608</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1372.311</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 99.260%; route: 0.000, 0.000%; tC2Q: 0.006, 0.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>state_1_s5/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">state_1_s5/F</td>
</tr>
<tr>
<td>7.194</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.311, 37.370%; route: 3.534, 57.138%; tC2Q: 0.340, 5.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.452</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">pixelCounter_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>pixelCounter_1_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>pixelCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 39.419%; route: 2.957, 54.341%; tC2Q: 0.340, 6.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.452</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 39.419%; route: 2.957, 54.341%; tC2Q: 0.340, 6.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.452</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 39.419%; route: 2.957, 54.341%; tC2Q: 0.340, 6.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.448</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 39.443%; route: 2.954, 54.312%; tC2Q: 0.340, 6.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.176</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">pixelCounter_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 41.523%; route: 2.681, 51.903%; tC2Q: 0.340, 6.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.151</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>pixelCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 41.722%; route: 2.657, 51.673%; tC2Q: 0.340, 6.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>4.992</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.306</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td>n89_s7/I3</td>
</tr>
<tr>
<td>5.901</td>
<td>0.594</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">n89_s7/F</td>
</tr>
<tr>
<td>6.151</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.145, 41.722%; route: 2.657, 51.673%; tC2Q: 0.340, 6.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td>n89_s9/I3</td>
</tr>
<tr>
<td>5.020</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">n89_s9/F</td>
</tr>
<tr>
<td>5.028</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>n91_s11/I1</td>
</tr>
<tr>
<td>5.793</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n91_s11/F</td>
</tr>
<tr>
<td>5.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>state_0_s3/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.344, 49.002%; route: 2.100, 43.897%; tC2Q: 0.340, 7.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.205</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>n83_s7/I2</td>
</tr>
<tr>
<td>5.020</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">n83_s7/F</td>
</tr>
<tr>
<td>5.024</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>n83_s6/I1</td>
</tr>
<tr>
<td>5.633</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">n83_s6/F</td>
</tr>
<tr>
<td>5.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">pixelCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 47.329%; route: 2.096, 45.325%; tC2Q: 0.340, 7.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>OE_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n65_s3/I0</td>
</tr>
<tr>
<td>2.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s3/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>3.184</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>3.784</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td>OE_s6/I0</td>
</tr>
<tr>
<td>4.378</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">OE_s6/F</td>
</tr>
<tr>
<td>5.849</td>
<td>1.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">OE_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>OE_s4/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>OE_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.173, 44.912%; route: 2.326, 48.070%; tC2Q: 0.340, 7.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.810</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>n84_s6/I1</td>
</tr>
<tr>
<td>5.419</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">n84_s6/F</td>
</tr>
<tr>
<td>5.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.374, 31.159%; route: 2.696, 61.139%; tC2Q: 0.340, 7.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td>n85_s7/I2</td>
</tr>
<tr>
<td>4.189</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">n85_s7/F</td>
</tr>
<tr>
<td>4.564</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>n85_s6/I2</td>
</tr>
<tr>
<td>5.379</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n85_s6/F</td>
</tr>
<tr>
<td>5.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.579, 36.141%; route: 2.451, 56.086%; tC2Q: 0.340, 7.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n65_s3/I0</td>
</tr>
<tr>
<td>2.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s3/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>3.184</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>4.037</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>n65_s4/I2</td>
</tr>
<tr>
<td>4.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s4/F</td>
</tr>
<tr>
<td>5.629</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">displayCounter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>displayCounter_0_s1/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>displayCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 44.207%; route: 2.238, 48.442%; tC2Q: 0.340, 7.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n65_s3/I0</td>
</tr>
<tr>
<td>2.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s3/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>3.184</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>4.037</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>n65_s4/I2</td>
</tr>
<tr>
<td>4.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s4/F</td>
</tr>
<tr>
<td>5.029</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">displayCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>displayCounter_1_s0/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>displayCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 50.812%; route: 1.637, 40.738%; tC2Q: 0.340, 8.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n65_s3/I0</td>
</tr>
<tr>
<td>2.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s3/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>3.184</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>4.037</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>n65_s4/I2</td>
</tr>
<tr>
<td>4.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s4/F</td>
</tr>
<tr>
<td>5.029</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">displayCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>displayCounter_2_s0/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>displayCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 50.812%; route: 1.637, 40.738%; tC2Q: 0.340, 8.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n65_s3/I0</td>
</tr>
<tr>
<td>2.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s3/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>3.184</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>4.037</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>n65_s4/I2</td>
</tr>
<tr>
<td>4.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s4/F</td>
</tr>
<tr>
<td>5.029</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 50.812%; route: 1.637, 40.738%; tC2Q: 0.340, 8.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n65_s3/I0</td>
</tr>
<tr>
<td>2.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s3/F</td>
</tr>
<tr>
<td>2.419</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n65_s2/I0</td>
</tr>
<tr>
<td>3.184</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n65_s2/F</td>
</tr>
<tr>
<td>4.037</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>n65_s4/I2</td>
</tr>
<tr>
<td>4.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">n65_s4/F</td>
</tr>
<tr>
<td>5.029</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">displayCounter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>displayCounter_4_s0/CLK</td>
</tr>
<tr>
<td>20.977</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>displayCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 50.812%; route: 1.637, 40.738%; tC2Q: 0.340, 8.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>3.424</td>
<td>2.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td>n86_s7/I2</td>
</tr>
<tr>
<td>3.888</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[2][B]</td>
<td style=" background: #97FFFF;">n86_s7/F</td>
</tr>
<tr>
<td>3.892</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>n86_s6/I1</td>
</tr>
<tr>
<td>4.657</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n86_s6/F</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.229, 33.683%; route: 2.079, 57.006%; tC2Q: 0.340, 9.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_0_s2/Q</td>
</tr>
<tr>
<td>3.296</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[0][A]</td>
<td>n76_s/I1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[0][B]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>3.746</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>3.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[1][A]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>3.788</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">n74_s/COUT</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[1][B]</td>
<td>n73_s/CIN</td>
</tr>
<tr>
<td>4.205</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" background: #97FFFF;">n73_s/SUM</td>
</tr>
<tr>
<td>4.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">ADDR_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>ADDR_4_s2/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>ADDR_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.909, 28.451%; route: 1.947, 60.922%; tC2Q: 0.340, 10.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_0_s2/Q</td>
</tr>
<tr>
<td>3.296</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[0][A]</td>
<td>n76_s/I1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[0][B]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>3.746</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" background: #97FFFF;">n75_s/COUT</td>
</tr>
<tr>
<td>3.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[1][A]</td>
<td>n74_s/CIN</td>
</tr>
<tr>
<td>4.163</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">n74_s/SUM</td>
</tr>
<tr>
<td>4.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" font-weight:bold;">ADDR_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>ADDR_3_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>ADDR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.867, 27.492%; route: 1.947, 61.738%; tC2Q: 0.340, 10.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_0_s2/Q</td>
</tr>
<tr>
<td>3.296</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[0][A]</td>
<td>n76_s/I1</td>
</tr>
<tr>
<td>3.704</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">n76_s/COUT</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[0][B]</td>
<td>n75_s/CIN</td>
</tr>
<tr>
<td>4.121</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" background: #97FFFF;">n75_s/SUM</td>
</tr>
<tr>
<td>4.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" font-weight:bold;">ADDR_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td>ADDR_2_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[0][B]</td>
<td>ADDR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.825, 26.508%; route: 1.947, 62.576%; tC2Q: 0.340, 10.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>99</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_0_s2/Q</td>
</tr>
<tr>
<td>3.296</td>
<td>1.947</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[0][A]</td>
<td>n76_s/I1</td>
</tr>
<tr>
<td>3.816</td>
<td>0.519</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">n76_s/SUM</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>ADDR_1_s1/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>ADDR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.519, 18.512%; route: 1.947, 69.384%; tC2Q: 0.340, 12.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>LATCH_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">state_1_s1/Q</td>
</tr>
<tr>
<td>2.593</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>n98_s6/I0</td>
</tr>
<tr>
<td>3.407</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">n98_s6/F</td>
</tr>
<tr>
<td>3.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">LATCH_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>21.010</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>LATCH_s7/CLK</td>
</tr>
<tr>
<td>20.713</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>LATCH_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 33.962%; route: 1.244, 51.874%; tC2Q: 0.340, 14.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.010, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv/n7_s0/I3</td>
</tr>
<tr>
<td>1000.538</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" background: #97FFFF;">clkdiv/n7_s0/F</td>
</tr>
<tr>
<td>1000.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1001.391</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.528</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/CLK</td>
</tr>
<tr>
<td>1001.558</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1001.558</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 99.675%; route: 0.000, 0.000%; tC2Q: 0.002, 0.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv/n10_s2/I0</td>
</tr>
<tr>
<td>2.053</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">clkdiv/n10_s2/F</td>
</tr>
<tr>
<td>2.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>clkdiv/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>clkdiv/n9_s0/I1</td>
</tr>
<tr>
<td>2.054</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">clkdiv/n9_s0/F</td>
</tr>
<tr>
<td>2.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">clkdiv/counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>clkdiv/counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>clkdiv/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>LATCH_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>LATCH_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>LATCH_s7/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">LATCH_s7/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>n98_s6/I2</td>
</tr>
<tr>
<td>1.242</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">n98_s6/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">LATCH_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>LATCH_s7/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>LATCH_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>displayCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">displayCounter_0_s1/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>n57_s3/I2</td>
</tr>
<tr>
<td>1.242</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">n57_s3/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">displayCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>displayCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>displayCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>99</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_0_s2/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>n77_s3/I2</td>
</tr>
<tr>
<td>1.242</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n77_s3/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>ADDR_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>773</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_0_s1/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>n89_s8/I0</td>
</tr>
<tr>
<td>1.242</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">n89_s8/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>pixelCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>771</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>n87_s6/I3</td>
</tr>
<tr>
<td>1.242</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">n87_s6/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>pixelCounter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>388</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_4_s1/Q</td>
</tr>
<tr>
<td>0.966</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>n85_s6/I1</td>
</tr>
<tr>
<td>1.242</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n85_s6/F</td>
</tr>
<tr>
<td>1.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">pixelCounter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>pixelCounter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[1][A]</td>
<td>n54_s/I1</td>
</tr>
<tr>
<td>1.257</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">n54_s/SUM</td>
</tr>
<tr>
<td>1.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">displayCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>displayCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>ADDR_3_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R18C23[1][A]</td>
<td style=" font-weight:bold;">ADDR_3_s1/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[1][A]</td>
<td>n74_s/I1</td>
</tr>
<tr>
<td>1.257</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" background: #97FFFF;">n74_s/SUM</td>
</tr>
<tr>
<td>1.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td style=" font-weight:bold;">ADDR_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>ADDR_3_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[1][A]</td>
<td>ADDR_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">state_1_s1/Q</td>
</tr>
<tr>
<td>0.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>n90_s10/I1</td>
</tr>
<tr>
<td>1.380</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">n90_s10/F</td>
</tr>
<tr>
<td>1.380</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" font-weight:bold;">state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>state_1_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.107%; route: 0.004, 0.659%; tC2Q: 0.247, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>pixelCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>772</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">pixelCounter_1_s1/Q</td>
</tr>
<tr>
<td>0.972</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>n88_s6/I2</td>
</tr>
<tr>
<td>1.384</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" background: #97FFFF;">n88_s6/F</td>
</tr>
<tr>
<td>1.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td style=" font-weight:bold;">pixelCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>pixelCounter_1_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[2][A]</td>
<td>pixelCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 61.700%; route: 0.009, 1.310%; tC2Q: 0.247, 36.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>ADDR_4_s2/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">ADDR_4_s2/Q</td>
</tr>
<tr>
<td>1.135</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[1][B]</td>
<td>n73_s/I1</td>
</tr>
<tr>
<td>1.427</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" background: #97FFFF;">n73_s/SUM</td>
</tr>
<tr>
<td>1.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td style=" font-weight:bold;">ADDR_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>ADDR_4_s2/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[1][B]</td>
<td>ADDR_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 41.102%; route: 0.171, 24.124%; tC2Q: 0.247, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>displayCounter_4_s0/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">displayCounter_4_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C23[1][B]</td>
<td>n53_s/I1</td>
</tr>
<tr>
<td>1.429</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">n53_s/SUM</td>
</tr>
<tr>
<td>1.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" font-weight:bold;">displayCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>displayCounter_4_s0/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>displayCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td>ADDR_2_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R18C23[0][B]</td>
<td style=" font-weight:bold;">ADDR_2_s1/Q</td>
</tr>
<tr>
<td>1.140</td>
<td>0.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[0][B]</td>
<td>n75_s/I1</td>
</tr>
<tr>
<td>1.432</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" background: #97FFFF;">n75_s/SUM</td>
</tr>
<tr>
<td>1.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td style=" font-weight:bold;">ADDR_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][B]</td>
<td>ADDR_2_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[0][B]</td>
<td>ADDR_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.803%; route: 0.177, 24.676%; tC2Q: 0.247, 34.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>displayCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">displayCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.143</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td>n55_s/I1</td>
</tr>
<tr>
<td>1.435</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">n55_s/SUM</td>
</tr>
<tr>
<td>1.435</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">displayCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>displayCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>displayCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>displayCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>displayCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>displayCounter_0_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">displayCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.162</td>
<td>0.198</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][A]</td>
<td>n56_s/I1</td>
</tr>
<tr>
<td>1.454</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">n56_s/SUM</td>
</tr>
<tr>
<td>1.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">displayCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>displayCounter_1_s0/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>displayCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 39.613%; route: 0.198, 26.874%; tC2Q: 0.247, 33.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_out_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_out_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>clk_out_s9/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">clk_out_s9/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>n99_s6/I2</td>
</tr>
<tr>
<td>1.502</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">n99_s6/F</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" font-weight:bold;">clk_out_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>clk_out_s9/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>clk_out_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>770</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_3_s1/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>n86_s6/I2</td>
</tr>
<tr>
<td>1.502</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">n86_s6/F</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>pixelCounter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">pixelCounter_6_s1/Q</td>
</tr>
<tr>
<td>0.965</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>n83_s6/I2</td>
</tr>
<tr>
<td>1.502</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">n83_s6/F</td>
</tr>
<tr>
<td>1.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">pixelCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>pixelCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>clkdiv/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.776</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.778</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>clkdiv/n8_s0/I2</td>
</tr>
<tr>
<td>2.314</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">clkdiv/n8_s0/F</td>
</tr>
<tr>
<td>2.314</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" font-weight:bold;">clkdiv/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>clkdiv/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>clkdiv/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>pixelCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>pixelCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>195</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_5_s1/Q</td>
</tr>
<tr>
<td>0.967</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>n84_s6/I3</td>
</tr>
<tr>
<td>1.504</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">n84_s6/F</td>
</tr>
<tr>
<td>1.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" font-weight:bold;">pixelCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C23[1][B]</td>
<td>pixelCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.170%; route: 0.003, 0.445%; tC2Q: 0.247, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>ADDR_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ADDR_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>ADDR_1_s1/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_1_s1/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C23[0][A]</td>
<td>n76_s/I0</td>
</tr>
<tr>
<td>1.525</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" background: #97FFFF;">n76_s/SUM</td>
</tr>
<tr>
<td>1.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td style=" font-weight:bold;">ADDR_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>ADDR_1_s1/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C23[0][A]</td>
<td>ADDR_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 47.420%; route: 0.178, 22.007%; tC2Q: 0.247, 30.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_master:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_master:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>state_0_s3/CLK</td>
</tr>
<tr>
<td>0.964</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">state_0_s3/Q</td>
</tr>
<tr>
<td>1.142</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>n91_s11/I2</td>
</tr>
<tr>
<td>1.554</td>
<td>0.412</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n91_s11/F</td>
</tr>
<tr>
<td>1.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>23</td>
<td>R12C11[0][B]</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>0.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>state_0_s3/CLK</td>
</tr>
<tr>
<td>0.717</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 49.192%; route: 0.179, 21.317%; tC2Q: 0.247, 29.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ADDR_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>ADDR_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>ADDR_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ADDR_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>ADDR_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>ADDR_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ADDR_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>ADDR_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>ADDR_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pixelCounter_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>pixelCounter_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>pixelCounter_4_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pixelCounter_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>pixelCounter_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>pixelCounter_5_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ADDR_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>ADDR_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>ADDR_4_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>pixelCounter_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>pixelCounter_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>pixelCounter_6_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>LATCH_s7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>LATCH_s7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>LATCH_s7/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.435</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_master</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clk_out_s9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>11.282</td>
<td>1.282</td>
<td>tNET</td>
<td>FF</td>
<td>clk_out_s9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_master</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clkdiv/counter_3_s0/Q</td>
</tr>
<tr>
<td>20.717</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>clk_out_s9/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>773</td>
<td>pixelCounter[0]</td>
<td>14.813</td>
<td>2.963</td>
</tr>
<tr>
<td>772</td>
<td>pixelCounter[1]</td>
<td>15.621</td>
<td>3.712</td>
</tr>
<tr>
<td>771</td>
<td>pixelCounter[2]</td>
<td>13.783</td>
<td>4.288</td>
</tr>
<tr>
<td>770</td>
<td>pixelCounter[3]</td>
<td>15.491</td>
<td>4.746</td>
</tr>
<tr>
<td>388</td>
<td>pixelCounter[4]</td>
<td>16.053</td>
<td>6.400</td>
</tr>
<tr>
<td>195</td>
<td>pixelCounter[5]</td>
<td>16.044</td>
<td>6.051</td>
</tr>
<tr>
<td>99</td>
<td>ADDR_d[0]</td>
<td>16.508</td>
<td>5.218</td>
</tr>
<tr>
<td>50</td>
<td>ADDR_d[1]</td>
<td>17.831</td>
<td>4.104</td>
</tr>
<tr>
<td>26</td>
<td>ADDR_d[2]</td>
<td>18.184</td>
<td>4.810</td>
</tr>
<tr>
<td>23</td>
<td>clk_master</td>
<td>1.491</td>
<td>1.282</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C28</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C9</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
