##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_REG_CLOCK
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_DAC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_REG_CLOCK:R)
		5.3::Critical Path Report for (SPI_DAC_IntClock:R vs. SPI_DAC_IntClock:R)
		5.4::Critical Path Report for (ADC_REG_CLOCK:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_REG_CLOCK:R vs. ADC_REG_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: ADC_REG_CLOCK                  | Frequency: 21.84 MHz  | Target: 1.60 MHz   | 
Clock: ADC_REG_CLOCK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_REG_CLOCK(routed)          | N/A                   | Target: 1.60 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 92.67 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 48.00 MHz  | 
Clock: SPI_DAC_IntClock               | Frequency: 56.28 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_REG_CLOCK     ADC_REG_CLOCK     625000           579208      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_REG_CLOCK     CyBUS_CLK         20833.3          12679       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_REG_CLOCK     20833.3          13496       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         20833.3          10042       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_DAC_IntClock  SPI_DAC_IntClock  41666.7          23898       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase    
--------------  ------------  ------------------  
MISO_IN(0)_PAD  19004         SPI_DAC_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
MOSI_OUT(0)_PAD  26442         SPI_DAC_IntClock:R  
SCLK_OUT(0)_PAD  24606         SPI_DAC_IntClock:R  
SS_OUT(0)_PAD    24389         SPI_DAC_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_REG_CLOCK
*******************************************
Clock: ADC_REG_CLOCK
Frequency: 21.84 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 579208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42282
-------------------------------------   ----- 
End-of-path arrival time (ps)           42282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell46  15568  42282  579208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 92.67 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell       1020   1020  10042  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell109   6261   7281  10042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_DAC_IntClock
**********************************************
Clock: SPI_DAC_IntClock
Frequency: 56.28 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 23898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14919
-------------------------------------   ----- 
End-of-path arrival time (ps)           14919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2      4644   6584  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9934  23898  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   4985  14919  23898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell       1020   1020  10042  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell109   6261   7281  10042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_REG_CLOCK:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_12630/main_0
Capture Clock  : Net_12630/clock_0
Path slack     : 13496p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#30 vs. ADC_REG_CLOCK:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell109   1250   1250  13496  RISE       1
Net_12630/main_0                          macrocell108   2577   3827  13496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1


5.3::Critical Path Report for (SPI_DAC_IntClock:R vs. SPI_DAC_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 23898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14919
-------------------------------------   ----- 
End-of-path arrival time (ps)           14919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2      4644   6584  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9934  23898  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   4985  14919  23898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (ADC_REG_CLOCK:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell108   1250   1250  12679  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell109   3394   4644  12679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1


5.5::Critical Path Report for (ADC_REG_CLOCK:R vs. ADC_REG_CLOCK:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 579208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42282
-------------------------------------   ----- 
End-of-path arrival time (ps)           42282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell46  15568  42282  579208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 10042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell       1020   1020  10042  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell109   6261   7281  10042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12679p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell108   1250   1250  12679  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell109   3394   4644  12679  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_12630/main_0
Capture Clock  : Net_12630/clock_0
Path slack     : 13496p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#30 vs. ADC_REG_CLOCK:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell109   1250   1250  13496  RISE       1
Net_12630/main_0                          macrocell108   2577   3827  13496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 13496p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#30 vs. ADC_REG_CLOCK:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell109   1250   1250  13496  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0     macrocell110   2577   3827  13496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell109   1250   1250  13497  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell109   2576   3826  13497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 23898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14919
-------------------------------------   ----- 
End-of-path arrival time (ps)           14919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2      4644   6584  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9934  23898  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   4985  14919  23898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 23898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14918
-------------------------------------   ----- 
End-of-path arrival time (ps)           14918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell      1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2      4644   6584  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9934  23898  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   4985  14918  23898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_DAC:BSPIM:TxStsReg\/clock
Path slack     : 25311p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15856
-------------------------------------   ----- 
End-of-path arrival time (ps)           15856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0   count7cell     1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_4  macrocell2     4644   6584  23898  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2     3350   9934  23898  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/status_3    statusicell1   5922  15856  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_DAC:BSPIM:RxStsReg\/clock
Path slack     : 27244p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13923
-------------------------------------   ----- 
End-of-path arrival time (ps)           13923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   3580   3580  27244  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/main_5           macrocell5      4106   7686  27244  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/q                macrocell5      3350  11036  27244  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/status_6            statusicell2    2887  13923  27244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 29142p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q             macrocell32     1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   5264   6514  29142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 29144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q             macrocell32     1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   5263   6513  29144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 29312p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q             macrocell31     1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   5095   6345  29312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 29313p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q             macrocell30     1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   5093   6343  29313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_0\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 29384p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8773
-------------------------------------   ---- 
End-of-path arrival time (ps)           8773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  29384  RISE       1
\SPI_DAC:BSPIM:state_0\/main_3               macrocell32     5193   8773  29384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_2\/main_8
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 29394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  29384  RISE       1
\SPI_DAC:BSPIM:state_2\/main_8               macrocell30     5183   8763  29394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_1\/main_8
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 29394p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8763
-------------------------------------   ---- 
End-of-path arrival time (ps)           8763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  29384  RISE       1
\SPI_DAC:BSPIM:state_1\/main_8               macrocell31     5183   8763  29394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 29586p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q             macrocell30     1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   4820   6070  29586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 29591p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q             macrocell31     1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   4815   6065  29591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6027/main_3
Capture Clock  : Net_6027/clock_0
Path slack     : 29650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell32   1250   1250  29142  RISE       1
Net_6027/main_3            macrocell29   7257   8507  29650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_6027/main_4
Capture Clock  : Net_6027/clock_0
Path slack     : 29863p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   5360   5360  29863  RISE       1
Net_6027/main_4                     macrocell29     2934   8294  29863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_DAC:BSPIM:TxStsReg\/clock
Path slack     : 30268p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q           macrocell30    1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:tx_status_0\/main_0  macrocell3     3389   4639  30268  RISE       1
\SPI_DAC:BSPIM:tx_status_0\/q       macrocell3     3350   7989  30268  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/status_0   statusicell1   2909  10898  30268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6027/main_1
Capture Clock  : Net_6027/clock_0
Path slack     : 30473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell30   1250   1250  29313  RISE       1
Net_6027/main_1            macrocell29   6434   7684  30473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6027/main_2
Capture Clock  : Net_6027/clock_0
Path slack     : 30478p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell31   1250   1250  29312  RISE       1
Net_6027/main_2            macrocell29   6429   7679  30478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : Net_6027/main_9
Capture Clock  : Net_6027/clock_0
Path slack     : 31573p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23898  RISE       1
Net_6027/main_9                     macrocell29   4644   6584  31573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : Net_6027/main_7
Capture Clock  : Net_6027/clock_0
Path slack     : 31751p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6406
-------------------------------------   ---- 
End-of-path arrival time (ps)           6406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24076  RISE       1
Net_6027/main_7                     macrocell29   4466   6406  31751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : Net_6027/main_8
Capture Clock  : Net_6027/clock_0
Path slack     : 31761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24085  RISE       1
Net_6027/main_8                     macrocell29   4456   6396  31761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : Net_6027/main_5
Capture Clock  : Net_6027/clock_0
Path slack     : 31882p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24206  RISE       1
Net_6027/main_5                     macrocell29   4335   6275  31882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : Net_6027/main_6
Capture Clock  : Net_6027/clock_0
Path slack     : 31922p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24247  RISE       1
Net_6027/main_6                     macrocell29   4295   6235  31922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : Net_6027/main_10
Capture Clock  : Net_6027/clock_0
Path slack     : 32948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q  macrocell35   1250   1250  32948  RISE       1
Net_6027/main_10            macrocell29   3959   5209  32948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_7    macrocell34   3155   5095  33061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:state_2\/main_7
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:state_2\/main_7      macrocell30   3118   5058  33099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:state_1\/main_7
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:state_1\/main_7      macrocell31   3118   5058  33099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33099p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  23898  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_7     macrocell35   3118   5058  33099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6026/q
Path End       : Net_6026/main_3
Capture Clock  : Net_6026/clock_0
Path slack     : 33133p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6026/q       macrocell37   1250   1250  33133  RISE       1
Net_6026/main_3  macrocell37   3773   5023  33133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6027/q
Path End       : Net_6027/main_0
Capture Clock  : Net_6027/clock_0
Path slack     : 33158p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6027/q       macrocell29   1250   1250  33158  RISE       1
Net_6027/main_0  macrocell29   3748   4998  33158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33258p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24206  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_3    macrocell34   2958   4898  33258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:state_2\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24206  RISE       1
\SPI_DAC:BSPIM:state_2\/main_3      macrocell30   2947   4887  33270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:state_1\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24206  RISE       1
\SPI_DAC:BSPIM:state_1\/main_3      macrocell31   2947   4887  33270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33270p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24206  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_3     macrocell35   2947   4887  33270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:state_2\/main_5
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33416p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24076  RISE       1
\SPI_DAC:BSPIM:state_2\/main_5      macrocell30   2801   4741  33416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:state_1\/main_5
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33416p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24076  RISE       1
\SPI_DAC:BSPIM:state_1\/main_5      macrocell31   2801   4741  33416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33416p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24076  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_5     macrocell35   2801   4741  33416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33421p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24085  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_6    macrocell34   2795   4735  33421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  24076  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_5    macrocell34   2792   4732  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6025/q
Path End       : Net_6025/main_3
Capture Clock  : Net_6025/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6025/q       macrocell33   1250   1250  33425  RISE       1
Net_6025/main_3  macrocell33   3482   4732  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:state_2\/main_6
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24085  RISE       1
\SPI_DAC:BSPIM:state_2\/main_6      macrocell30   2791   4731  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:state_1\/main_6
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24085  RISE       1
\SPI_DAC:BSPIM:state_1\/main_6      macrocell31   2791   4731  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33425p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  24085  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_6     macrocell35   2791   4731  33425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q         macrocell30   1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_0  macrocell34   3395   4645  33511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 33512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q          macrocell30   1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_0  macrocell36   3394   4644  33512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6026/main_0
Capture Clock  : Net_6026/clock_0
Path slack     : 33512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell30   1250   1250  29313  RISE       1
Net_6026/main_0            macrocell37   3394   4644  33512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell30   1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:state_0\/main_0  macrocell32   3389   4639  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6025/main_0
Capture Clock  : Net_6025/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell30   1250   1250  29313  RISE       1
Net_6025/main_0            macrocell33   3389   4639  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q         macrocell31   1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_1  macrocell34   3389   4639  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q          macrocell31   1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_1  macrocell36   3388   4638  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6026/main_1
Capture Clock  : Net_6026/clock_0
Path slack     : 33518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell31   1250   1250  29312  RISE       1
Net_6026/main_1            macrocell37   3388   4638  33518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell31   1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:state_0\/main_1  macrocell32   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6025/main_1
Capture Clock  : Net_6025/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell31   1250   1250  29312  RISE       1
Net_6025/main_1            macrocell33   3385   4635  33522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24247  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_4    macrocell34   2636   4576  33581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:state_2\/main_4
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24247  RISE       1
\SPI_DAC:BSPIM:state_2\/main_4      macrocell30   2628   4568  33589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:state_1\/main_4
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24247  RISE       1
\SPI_DAC:BSPIM:state_1\/main_4      macrocell31   2628   4568  33589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33589p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4568
-------------------------------------   ---- 
End-of-path arrival time (ps)           4568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  24247  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_4     macrocell35   2628   4568  33589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 33674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q          macrocell32   1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_2  macrocell36   3233   4483  33674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6026/main_2
Capture Clock  : Net_6026/clock_0
Path slack     : 33674p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell32   1250   1250  29142  RISE       1
Net_6026/main_2            macrocell37   3233   4483  33674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 33676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell32   1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:state_0\/main_2  macrocell32   3231   4481  33676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6025/main_2
Capture Clock  : Net_6025/clock_0
Path slack     : 33676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell32   1250   1250  29142  RISE       1
Net_6025/main_2            macrocell33   3231   4481  33676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33676p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q         macrocell32   1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_2  macrocell34   3230   4480  33676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell32   1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:state_2\/main_2  macrocell30   3230   4480  33677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell32   1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:state_1\/main_2  macrocell31   3230   4480  33677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q        macrocell32   1250   1250  29142  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_2  macrocell35   3230   4480  33677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:cnt_enable\/q
Path End       : \SPI_DAC:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_DAC:BSPIM:BitCounter\/clock
Path slack     : 33744p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:cnt_enable\/q       macrocell36   1250   1250  33744  RISE       1
\SPI_DAC:BSPIM:BitCounter\/enable  count7cell    2612   3862  33744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell30   1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:state_2\/main_0  macrocell30   3107   4357  33800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell30   1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:state_1\/main_0  macrocell31   3107   4357  33800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q        macrocell30   1250   1250  29313  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_0  macrocell35   3107   4357  33800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33805p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell31   1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:state_2\/main_1  macrocell30   3102   4352  33805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33805p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell31   1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:state_1\/main_1  macrocell31   3102   4352  33805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33805p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q        macrocell31   1250   1250  29312  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_1  macrocell35   3102   4352  33805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:cnt_enable\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:cnt_enable\/q       macrocell36   1250   1250  33744  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_3  macrocell36   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:load_cond\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 34592p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:load_cond\/q       macrocell34   1250   1250  34592  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_8  macrocell34   2315   3565  34592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_9
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q      macrocell35   1250   1250  32948  RISE       1
\SPI_DAC:BSPIM:state_2\/main_9  macrocell30   2301   3551  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_9
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q      macrocell35   1250   1250  32948  RISE       1
\SPI_DAC:BSPIM:state_1\/main_9  macrocell31   2301   3551  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q       macrocell35   1250   1250  32948  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_8  macrocell35   2301   3551  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3020
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1    720    720  37927  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 579208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42282
-------------------------------------   ----- 
End-of-path arrival time (ps)           42282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell46  15568  42282  579208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 579208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42282
-------------------------------------   ----- 
End-of-path arrival time (ps)           42282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell58  15568  42282  579208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 579208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42282
-------------------------------------   ----- 
End-of-path arrival time (ps)           42282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell86  15568  42282  579208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 579208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42282
-------------------------------------   ----- 
End-of-path arrival time (ps)           42282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell95  15568  42282  579208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 579219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42271
-------------------------------------   ----- 
End-of-path arrival time (ps)           42271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell56  15557  42271  579219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 579219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42271
-------------------------------------   ----- 
End-of-path arrival time (ps)           42271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell59  15557  42271  579219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 579219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42271
-------------------------------------   ----- 
End-of-path arrival time (ps)           42271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell73  15557  42271  579219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 579342p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42148
-------------------------------------   ----- 
End-of-path arrival time (ps)           42148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell44  15433  42148  579342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 579342p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       42148
-------------------------------------   ----- 
End-of-path arrival time (ps)           42148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell90  15433  42148  579342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 580254p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41236
-------------------------------------   ----- 
End-of-path arrival time (ps)           41236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell52  14521  41236  580254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 580254p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41236
-------------------------------------   ----- 
End-of-path arrival time (ps)           41236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell64  14521  41236  580254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 580254p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       41236
-------------------------------------   ----- 
End-of-path arrival time (ps)           41236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell101  14521  41236  580254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 580770p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40720
-------------------------------------   ----- 
End-of-path arrival time (ps)           40720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell92  14005  40720  580770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 581142p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40348
-------------------------------------   ----- 
End-of-path arrival time (ps)           40348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell76  13633  40348  581142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 581142p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       40348
-------------------------------------   ----- 
End-of-path arrival time (ps)           40348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell98  13633  40348  581142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 581819p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39671
-------------------------------------   ----- 
End-of-path arrival time (ps)           39671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell62  12956  39671  581819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 581819p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39671
-------------------------------------   ----- 
End-of-path arrival time (ps)           39671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell66  12956  39671  581819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 581819p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39671
-------------------------------------   ----- 
End-of-path arrival time (ps)           39671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell67  12956  39671  581819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 581819p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39671
-------------------------------------   ----- 
End-of-path arrival time (ps)           39671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell91  12956  39671  581819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 581828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39662
-------------------------------------   ----- 
End-of-path arrival time (ps)           39662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell80  12948  39662  581828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 581828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39662
-------------------------------------   ----- 
End-of-path arrival time (ps)           39662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell83  12948  39662  581828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 581828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39662
-------------------------------------   ----- 
End-of-path arrival time (ps)           39662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell107  12948  39662  581828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 582920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38570
-------------------------------------   ----- 
End-of-path arrival time (ps)           38570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell71  11855  38570  582920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 582920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38570
-------------------------------------   ----- 
End-of-path arrival time (ps)           38570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell77  11855  38570  582920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 582920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38570
-------------------------------------   ----- 
End-of-path arrival time (ps)           38570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell85  11855  38570  582920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 582920p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38570
-------------------------------------   ----- 
End-of-path arrival time (ps)           38570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell88  11855  38570  582920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 582929p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38561
-------------------------------------   ----- 
End-of-path arrival time (ps)           38561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell61  11847  38561  582929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 582929p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38561
-------------------------------------   ----- 
End-of-path arrival time (ps)           38561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell78  11847  38561  582929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 582929p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38561
-------------------------------------   ----- 
End-of-path arrival time (ps)           38561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell99  11847  38561  582929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 584526p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36964
-------------------------------------   ----- 
End-of-path arrival time (ps)           36964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell60  10249  36964  584526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 584526p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36964
-------------------------------------   ----- 
End-of-path arrival time (ps)           36964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell72  10249  36964  584526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 584526p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36964
-------------------------------------   ----- 
End-of-path arrival time (ps)           36964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell79  10249  36964  584526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 584526p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36964
-------------------------------------   ----- 
End-of-path arrival time (ps)           36964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell97  10249  36964  584526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 584544p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36946
-------------------------------------   ----- 
End-of-path arrival time (ps)           36946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell48  10232  36946  584544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 584544p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36946
-------------------------------------   ----- 
End-of-path arrival time (ps)           36946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell51  10232  36946  584544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 584544p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36946
-------------------------------------   ----- 
End-of-path arrival time (ps)           36946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell57  10232  36946  584544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 585239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36251
-------------------------------------   ----- 
End-of-path arrival time (ps)           36251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell50   9536  36251  585239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 585239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36251
-------------------------------------   ----- 
End-of-path arrival time (ps)           36251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell75   9536  36251  585239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 585239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36251
-------------------------------------   ----- 
End-of-path arrival time (ps)           36251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell81   9536  36251  585239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 585239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36251
-------------------------------------   ----- 
End-of-path arrival time (ps)           36251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell94   9536  36251  585239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 585764p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35726
-------------------------------------   ----- 
End-of-path arrival time (ps)           35726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell54   9011  35726  585764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 585764p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35726
-------------------------------------   ----- 
End-of-path arrival time (ps)           35726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell96   9011  35726  585764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 585764p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35726
-------------------------------------   ----- 
End-of-path arrival time (ps)           35726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell106   9011  35726  585764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 587262p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34228
-------------------------------------   ----- 
End-of-path arrival time (ps)           34228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell70   7514  34228  587262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 587262p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34228
-------------------------------------   ----- 
End-of-path arrival time (ps)           34228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell74   7514  34228  587262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 587262p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34228
-------------------------------------   ----- 
End-of-path arrival time (ps)           34228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell84   7514  34228  587262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 587828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33662
-------------------------------------   ----- 
End-of-path arrival time (ps)           33662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell63   6948  33662  587828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 587828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33662
-------------------------------------   ----- 
End-of-path arrival time (ps)           33662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell65   6948  33662  587828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 587828p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33662
-------------------------------------   ----- 
End-of-path arrival time (ps)           33662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell104   6948  33662  587828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 588295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33195
-------------------------------------   ----- 
End-of-path arrival time (ps)           33195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell49   6480  33195  588295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 588295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33195
-------------------------------------   ----- 
End-of-path arrival time (ps)           33195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell53   6480  33195  588295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 588295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33195
-------------------------------------   ----- 
End-of-path arrival time (ps)           33195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell55   6480  33195  588295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 588295p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33195
-------------------------------------   ----- 
End-of-path arrival time (ps)           33195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell93   6480  33195  588295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 588858p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32632
-------------------------------------   ----- 
End-of-path arrival time (ps)           32632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell89   5918  32632  588858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 588858p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32632
-------------------------------------   ----- 
End-of-path arrival time (ps)           32632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell100   5918  32632  588858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 588858p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32632
-------------------------------------   ----- 
End-of-path arrival time (ps)           32632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell103   5918  32632  588858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell68   4092  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell82   4092  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 590683p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30807
-------------------------------------   ----- 
End-of-path arrival time (ps)           30807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell87   4092  30807  590683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 590685p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30805
-------------------------------------   ----- 
End-of-path arrival time (ps)           30805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell47   4090  30805  590685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 590685p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30805
-------------------------------------   ----- 
End-of-path arrival time (ps)           30805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell105   4090  30805  590685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 590830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30660
-------------------------------------   ----- 
End-of-path arrival time (ps)           30660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell45   3945  30660  590830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 590830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30660
-------------------------------------   ----- 
End-of-path arrival time (ps)           30660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell69   3945  30660  590830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 590830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30660
-------------------------------------   ----- 
End-of-path arrival time (ps)           30660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    11842  13092  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  16442  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     6923  23365  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  26715  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell102   3945  30660  590830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 602669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18821
-------------------------------------   ----- 
End-of-path arrival time (ps)           18821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell52  17571  18821  602669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 602669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18821
-------------------------------------   ----- 
End-of-path arrival time (ps)           18821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell64  17571  18821  602669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 602669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18821
-------------------------------------   ----- 
End-of-path arrival time (ps)           18821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell101  17571  18821  602669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 602671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18819
-------------------------------------   ----- 
End-of-path arrival time (ps)           18819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell92  17569  18819  602671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 603199p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18291
-------------------------------------   ----- 
End-of-path arrival time (ps)           18291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell76  17041  18291  603199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603199p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18291
-------------------------------------   ----- 
End-of-path arrival time (ps)           18291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell98  17041  18291  603199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604829p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16661
-------------------------------------   ----- 
End-of-path arrival time (ps)           16661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell56  15411  16661  604829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604829p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16661
-------------------------------------   ----- 
End-of-path arrival time (ps)           16661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell59  15411  16661  604829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 604829p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16661
-------------------------------------   ----- 
End-of-path arrival time (ps)           16661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell73  15411  16661  604829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 604882p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16608
-------------------------------------   ----- 
End-of-path arrival time (ps)           16608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell89  15358  16608  604882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604882p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16608
-------------------------------------   ----- 
End-of-path arrival time (ps)           16608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell100  15358  16608  604882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604882p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16608
-------------------------------------   ----- 
End-of-path arrival time (ps)           16608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell103  15358  16608  604882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 604926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell44  15314  16564  604926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 604926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell90  15314  16564  604926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605409p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16081
-------------------------------------   ----- 
End-of-path arrival time (ps)           16081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell46  14831  16081  605409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 605409p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16081
-------------------------------------   ----- 
End-of-path arrival time (ps)           16081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell58  14831  16081  605409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605409p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16081
-------------------------------------   ----- 
End-of-path arrival time (ps)           16081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell86  14831  16081  605409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605409p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16081
-------------------------------------   ----- 
End-of-path arrival time (ps)           16081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell95  14831  16081  605409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_10:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_10:PWMUDB:genblk8:stsreg\/clock
Path slack     : 605430p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19070
-------------------------------------   ----- 
End-of-path arrival time (ps)           19070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  605430  RISE       1
\PWM_10:PWMUDB:status_2\/main_1          macrocell21     7197   9487  605430  RISE       1
\PWM_10:PWMUDB:status_2\/q               macrocell21     3350  12837  605430  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/status_2  statusicell6    6233  19070  605430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clock                       statusicell6        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell80  14764  16014  605476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 605476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell83  14764  16014  605476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell107  14764  16014  605476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 605668p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15272
-------------------------------------   ----- 
End-of-path arrival time (ps)           15272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  605668  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/main_1      macrocell7     8395   9605  605668  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/q           macrocell7     3350  12955  605668  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable  count7cell     2317  15272  605668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell47  14445  15695  605795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15695
-------------------------------------   ----- 
End-of-path arrival time (ps)           15695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell105  14445  15695  605795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15616
-------------------------------------   ----- 
End-of-path arrival time (ps)           15616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell62  14366  15616  605874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 605874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15616
-------------------------------------   ----- 
End-of-path arrival time (ps)           15616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell66  14366  15616  605874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 605874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15616
-------------------------------------   ----- 
End-of-path arrival time (ps)           15616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell67  14366  15616  605874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 605874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15616
-------------------------------------   ----- 
End-of-path arrival time (ps)           15616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell91  14366  15616  605874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 605879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell71  14361  15611  605879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 605879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell77  14361  15611  605879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell85  14361  15611  605879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15611
-------------------------------------   ----- 
End-of-path arrival time (ps)           15611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell88  14361  15611  605879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606355p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15135
-------------------------------------   ----- 
End-of-path arrival time (ps)           15135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell68  13885  15135  606355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606355p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15135
-------------------------------------   ----- 
End-of-path arrival time (ps)           15135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell82  13885  15135  606355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606355p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15135
-------------------------------------   ----- 
End-of-path arrival time (ps)           15135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell87  13885  15135  606355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell45  13456  14706  606784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell69  13456  14706  606784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell102  13456  14706  606784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14701
-------------------------------------   ----- 
End-of-path arrival time (ps)           14701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell62  13451  14701  606789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14701
-------------------------------------   ----- 
End-of-path arrival time (ps)           14701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell66  13451  14701  606789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 606789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14701
-------------------------------------   ----- 
End-of-path arrival time (ps)           14701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell67  13451  14701  606789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 606789p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14701
-------------------------------------   ----- 
End-of-path arrival time (ps)           14701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell91  13451  14701  606789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14357
-------------------------------------   ----- 
End-of-path arrival time (ps)           14357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell76  13107  14357  607133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14357
-------------------------------------   ----- 
End-of-path arrival time (ps)           14357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell98  13107  14357  607133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607146p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14344
-------------------------------------   ----- 
End-of-path arrival time (ps)           14344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell92  13094  14344  607146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14267
-------------------------------------   ----- 
End-of-path arrival time (ps)           14267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell60  13017  14267  607223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14267
-------------------------------------   ----- 
End-of-path arrival time (ps)           14267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell72  13017  14267  607223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14267
-------------------------------------   ----- 
End-of-path arrival time (ps)           14267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell79  13017  14267  607223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607223p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14267
-------------------------------------   ----- 
End-of-path arrival time (ps)           14267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell97  13017  14267  607223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607232p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell48  13008  14258  607232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607232p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell51  13008  14258  607232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607232p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14258
-------------------------------------   ----- 
End-of-path arrival time (ps)           14258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell57  13008  14258  607232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607236p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell50  13004  14254  607236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607236p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell75  13004  14254  607236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607236p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell81  13004  14254  607236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607236p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14254
-------------------------------------   ----- 
End-of-path arrival time (ps)           14254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell94  13004  14254  607236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607495p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell71  12745  13995  607495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607495p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell77  12745  13995  607495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607495p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell85  12745  13995  607495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607495p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13995
-------------------------------------   ----- 
End-of-path arrival time (ps)           13995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell88  12745  13995  607495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 607506p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell61  12734  13984  607506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607506p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell78  12734  13984  607506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607506p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13984
-------------------------------------   ----- 
End-of-path arrival time (ps)           13984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell99  12734  13984  607506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607540p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell76  12700  13950  607540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607540p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13950
-------------------------------------   ----- 
End-of-path arrival time (ps)           13950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell98  12700  13950  607540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607543p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13947
-------------------------------------   ----- 
End-of-path arrival time (ps)           13947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell92  12697  13947  607543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607552p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell71  12688  13938  607552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607552p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell77  12688  13938  607552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607552p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell85  12688  13938  607552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 607552p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13938
-------------------------------------   ----- 
End-of-path arrival time (ps)           13938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell88  12688  13938  607552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607553p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13937
-------------------------------------   ----- 
End-of-path arrival time (ps)           13937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell52  12687  13937  607553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607553p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13937
-------------------------------------   ----- 
End-of-path arrival time (ps)           13937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell64  12687  13937  607553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607553p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13937
-------------------------------------   ----- 
End-of-path arrival time (ps)           13937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell101  12687  13937  607553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell52  12547  13797  607693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell64  12547  13797  607693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607693p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13797
-------------------------------------   ----- 
End-of-path arrival time (ps)           13797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell101  12547  13797  607693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607694p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell92  12546  13796  607694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607704p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13786
-------------------------------------   ----- 
End-of-path arrival time (ps)           13786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell92  12536  13786  607704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell52  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell64  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607815p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13675
-------------------------------------   ----- 
End-of-path arrival time (ps)           13675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell101  12425  13675  607815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell76  12018  13268  608222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608222p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13268
-------------------------------------   ----- 
End-of-path arrival time (ps)           13268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell98  12018  13268  608222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608360p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell49  11880  13130  608360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608360p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell53  11880  13130  608360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608360p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell55  11880  13130  608360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608360p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13130
-------------------------------------   ----- 
End-of-path arrival time (ps)           13130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell93  11880  13130  608360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608397p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell62  11843  13093  608397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608397p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell66  11843  13093  608397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608397p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell67  11843  13093  608397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608397p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13093
-------------------------------------   ----- 
End-of-path arrival time (ps)           13093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell91  11843  13093  608397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13085
-------------------------------------   ----- 
End-of-path arrival time (ps)           13085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell54  11835  13085  608405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13085
-------------------------------------   ----- 
End-of-path arrival time (ps)           13085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell96  11835  13085  608405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608405p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13085
-------------------------------------   ----- 
End-of-path arrival time (ps)           13085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell106  11835  13085  608405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608489p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13001
-------------------------------------   ----- 
End-of-path arrival time (ps)           13001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell46  11751  13001  608489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608489p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13001
-------------------------------------   ----- 
End-of-path arrival time (ps)           13001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell58  11751  13001  608489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608489p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13001
-------------------------------------   ----- 
End-of-path arrival time (ps)           13001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell86  11751  13001  608489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608489p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13001
-------------------------------------   ----- 
End-of-path arrival time (ps)           13001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell95  11751  13001  608489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608509p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell56  11731  12981  608509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608509p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell59  11731  12981  608509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608509p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12981
-------------------------------------   ----- 
End-of-path arrival time (ps)           12981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell73  11731  12981  608509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608757p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell76  11483  12733  608757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608757p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12733
-------------------------------------   ----- 
End-of-path arrival time (ps)           12733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell98  11483  12733  608757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608767p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell52  11473  12723  608767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608767p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell64  11473  12723  608767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608767p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12723
-------------------------------------   ----- 
End-of-path arrival time (ps)           12723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell101  11473  12723  608767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12712
-------------------------------------   ----- 
End-of-path arrival time (ps)           12712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell62  11462  12712  608778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12712
-------------------------------------   ----- 
End-of-path arrival time (ps)           12712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell66  11462  12712  608778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12712
-------------------------------------   ----- 
End-of-path arrival time (ps)           12712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell67  11462  12712  608778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608778p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12712
-------------------------------------   ----- 
End-of-path arrival time (ps)           12712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell91  11462  12712  608778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608782p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell44  11458  12708  608782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608782p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell90  11458  12708  608782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608786p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12704
-------------------------------------   ----- 
End-of-path arrival time (ps)           12704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell80  11454  12704  608786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608786p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12704
-------------------------------------   ----- 
End-of-path arrival time (ps)           12704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell83  11454  12704  608786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608786p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12704
-------------------------------------   ----- 
End-of-path arrival time (ps)           12704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell107  11454  12704  608786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608907p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12583
-------------------------------------   ----- 
End-of-path arrival time (ps)           12583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell44  11333  12583  608907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608907p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12583
-------------------------------------   ----- 
End-of-path arrival time (ps)           12583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell90  11333  12583  608907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell70  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell74  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608978p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell84  11262  12512  608978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 608992p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12498
-------------------------------------   ----- 
End-of-path arrival time (ps)           12498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell63  11248  12498  608992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608992p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12498
-------------------------------------   ----- 
End-of-path arrival time (ps)           12498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell65  11248  12498  608992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608992p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12498
-------------------------------------   ----- 
End-of-path arrival time (ps)           12498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell104  11248  12498  608992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 609069p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -5360
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             619640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10571
-------------------------------------   ----- 
End-of-path arrival time (ps)           10571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  605668  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load  count7cell     9361  10571  609069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609156p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12334
-------------------------------------   ----- 
End-of-path arrival time (ps)           12334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell56  11084  12334  609156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609156p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12334
-------------------------------------   ----- 
End-of-path arrival time (ps)           12334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell59  11084  12334  609156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609156p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12334
-------------------------------------   ----- 
End-of-path arrival time (ps)           12334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell73  11084  12334  609156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell46  11072  12322  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell58  11072  12322  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell86  11072  12322  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609168p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12322
-------------------------------------   ----- 
End-of-path arrival time (ps)           12322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell95  11072  12322  609168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609464p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell80  10776  12026  609464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609464p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell83  10776  12026  609464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609464p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12026
-------------------------------------   ----- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell107  10776  12026  609464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11811
-------------------------------------   ----- 
End-of-path arrival time (ps)           11811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell63  10561  11811  609679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11811
-------------------------------------   ----- 
End-of-path arrival time (ps)           11811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell65  10561  11811  609679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11811
-------------------------------------   ----- 
End-of-path arrival time (ps)           11811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell104  10561  11811  609679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609691p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11799
-------------------------------------   ----- 
End-of-path arrival time (ps)           11799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell70  10549  11799  609691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609691p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11799
-------------------------------------   ----- 
End-of-path arrival time (ps)           11799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell74  10549  11799  609691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609691p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11799
-------------------------------------   ----- 
End-of-path arrival time (ps)           11799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell84  10549  11799  609691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609717p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11773
-------------------------------------   ----- 
End-of-path arrival time (ps)           11773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell56  10523  11773  609717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609717p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11773
-------------------------------------   ----- 
End-of-path arrival time (ps)           11773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell59  10523  11773  609717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609717p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11773
-------------------------------------   ----- 
End-of-path arrival time (ps)           11773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell73  10523  11773  609717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609726p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell46  10514  11764  609726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609726p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell58  10514  11764  609726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609726p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell86  10514  11764  609726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609726p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11764
-------------------------------------   ----- 
End-of-path arrival time (ps)           11764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell95  10514  11764  609726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell62  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell66  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell67  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell91  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609907p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell44  10333  11583  609907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609907p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell90  10333  11583  609907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell80  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell83  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609909p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11581
-------------------------------------   ----- 
End-of-path arrival time (ps)           11581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell107  10331  11581  609909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell60  10317  11567  609923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell72  10317  11567  609923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell79  10317  11567  609923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11567
-------------------------------------   ----- 
End-of-path arrival time (ps)           11567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell97  10317  11567  609923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11564
-------------------------------------   ----- 
End-of-path arrival time (ps)           11564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell48  10314  11564  609926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11564
-------------------------------------   ----- 
End-of-path arrival time (ps)           11564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell51  10314  11564  609926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11564
-------------------------------------   ----- 
End-of-path arrival time (ps)           11564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell57  10314  11564  609926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell50  10301  11551  609939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell75  10301  11551  609939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell81  10301  11551  609939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell94  10301  11551  609939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell71  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell77  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell85  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610055p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11435
-------------------------------------   ----- 
End-of-path arrival time (ps)           11435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell88  10185  11435  610055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610063p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell61  10177  11427  610063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610063p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell78  10177  11427  610063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610063p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11427
-------------------------------------   ----- 
End-of-path arrival time (ps)           11427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell99  10177  11427  610063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610731p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10759
-------------------------------------   ----- 
End-of-path arrival time (ps)           10759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell80   9509  10759  610731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610731p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10759
-------------------------------------   ----- 
End-of-path arrival time (ps)           10759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell83   9509  10759  610731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610731p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10759
-------------------------------------   ----- 
End-of-path arrival time (ps)           10759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell107   9509  10759  610731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610737p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell44   9503  10753  610737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610737p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10753
-------------------------------------   ----- 
End-of-path arrival time (ps)           10753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell90   9503  10753  610737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell49   9461  10711  610779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell53   9461  10711  610779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell55   9461  10711  610779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610779p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell93   9461  10711  610779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610792p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10698
-------------------------------------   ----- 
End-of-path arrival time (ps)           10698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell89   9448  10698  610792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610792p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10698
-------------------------------------   ----- 
End-of-path arrival time (ps)           10698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell100   9448  10698  610792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610792p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10698
-------------------------------------   ----- 
End-of-path arrival time (ps)           10698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell103   9448  10698  610792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell63   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell65   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell104   9396  10646  610844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611065p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell60   9175  10425  611065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611065p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell72   9175  10425  611065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611065p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell79   9175  10425  611065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611065p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10425
-------------------------------------   ----- 
End-of-path arrival time (ps)           10425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell97   9175  10425  611065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell50   9155  10405  611085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell75   9155  10405  611085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell81   9155  10405  611085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell94   9155  10405  611085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611088p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           10402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell48   9152  10402  611088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611088p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           10402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell51   9152  10402  611088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611088p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10402
-------------------------------------   ----- 
End-of-path arrival time (ps)           10402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell57   9152  10402  611088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611099p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell47   9141  10391  611099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611099p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10391
-------------------------------------   ----- 
End-of-path arrival time (ps)           10391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell105   9141  10391  611099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell68   9140  10390  611100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell82   9140  10390  611100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell87   9140  10390  611100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell45   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell69   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611118p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell102   9122  10372  611118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell54   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell96   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell106   9082  10332  611158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611291p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell49   8949  10199  611291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611291p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell53   8949  10199  611291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611291p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell55   8949  10199  611291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611291p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell93   8949  10199  611291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell89   8936  10186  611304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell100   8936  10186  611304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611304p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell103   8936  10186  611304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611561p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell63   8679   9929  611561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611561p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell65   8679   9929  611561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611561p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9929
-------------------------------------   ---- 
End-of-path arrival time (ps)           9929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell104   8679   9929  611561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 611566p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9924
-------------------------------------   ---- 
End-of-path arrival time (ps)           9924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  586571  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell38   7984   9924  611566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611570p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell70   8670   9920  611570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611570p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell74   8670   9920  611570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611570p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell84   8670   9920  611570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell47   8573   9823  611667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell105   8573   9823  611667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell68   8570   9820  611670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell82   8570   9820  611670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9820
-------------------------------------   ---- 
End-of-path arrival time (ps)           9820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell87   8570   9820  611670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell45   8553   9803  611687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell69   8553   9803  611687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell102   8553   9803  611687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 611844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell63   8396   9646  611844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell65   8396   9646  611844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9646
-------------------------------------   ---- 
End-of-path arrival time (ps)           9646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell104   8396   9646  611844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell70   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell74   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611852p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell84   8388   9638  611852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 611879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell45   8361   9611  611879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell69   8361   9611  611879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell102   8361   9611  611879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell68   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell82   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell87   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell47   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell105   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell68   8145   9395  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell82   8145   9395  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9395
-------------------------------------   ---- 
End-of-path arrival time (ps)           9395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell87   8145   9395  612095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612097p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9393
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell47   8143   9393  612097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612097p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9393
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell105   8143   9393  612097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell46   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell58   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell86   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9247
-------------------------------------   ---- 
End-of-path arrival time (ps)           9247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell95   7997   9247  612243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612253p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell56   7987   9237  612253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612253p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell59   7987   9237  612253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612253p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell73   7987   9237  612253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell54   7926   9176  612314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell96   7926   9176  612314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9176
-------------------------------------   ---- 
End-of-path arrival time (ps)           9176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell106   7926   9176  612314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612344p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell89   7896   9146  612344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612344p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell100   7896   9146  612344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612344p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell103   7896   9146  612344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell49   7883   9133  612357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell53   7883   9133  612357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell55   7883   9133  612357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9133
-------------------------------------   ---- 
End-of-path arrival time (ps)           9133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell93   7883   9133  612357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell71   7854   9104  612386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell77   7854   9104  612386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell85   7854   9104  612386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612386p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell88   7854   9104  612386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612394p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell61   7846   9096  612394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612394p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell78   7846   9096  612394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612394p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9096
-------------------------------------   ---- 
End-of-path arrival time (ps)           9096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell99   7846   9096  612394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell61   7644   8894  612596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell78   7644   8894  612596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612596p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell99   7644   8894  612596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell45   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell69   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612611p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell102   7629   8879  612611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell70   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell74   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612642p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8848
-------------------------------------   ---- 
End-of-path arrival time (ps)           8848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell84   7598   8848  612642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 612784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11716
-------------------------------------   ----- 
End-of-path arrival time (ps)           11716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  612784  RISE       1
\PWM_5:PWMUDB:status_2\/main_1          macrocell19     3177   5467  612784  RISE       1
\PWM_5:PWMUDB:status_2\/q               macrocell19     3350   8817  612784  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2899  11716  612784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 612834p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  605430  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   3816   6106  612834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell89   7326   8576  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell100   7326   8576  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612914p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell103   7326   8576  612914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell49   7314   8564  612926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell53   7314   8564  612926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell55   7314   8564  612926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 612926p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell93   7314   8564  612926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:runmode_enable\/q
Path End       : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 613003p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:runmode_enable\/q        macrocell127    1250   1250  607058  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   4687   5937  613003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 613171p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8319
-------------------------------------   ---- 
End-of-path arrival time (ps)           8319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  586849  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell41   6379   8319  613171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613172p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell68   7068   8318  613172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 613172p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell82   7068   8318  613172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613172p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell87   7068   8318  613172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_0
Path End       : ADC_DIV_Q_0/clk_en
Capture Clock  : ADC_DIV_Q_0/clock_0
Path slack     : 613271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_0  controlcell13   1210   1210  613271  RISE       1
ADC_DIV_Q_0/clk_en                       macrocell122    8419   9629  613271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_0/clock_0                                        macrocell122        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_11:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_11:PWMUDB:genblk8:stsreg\/clock
Path slack     : 613342p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11158
-------------------------------------   ----- 
End-of-path arrival time (ps)           11158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  613342  RISE       1
\PWM_11:PWMUDB:status_2\/main_1          macrocell20     3192   5482  613342  RISE       1
\PWM_11:PWMUDB:status_2\/q               macrocell20     3350   8832  613342  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2326  11158  613342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 613359p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11141
-------------------------------------   ----- 
End-of-path arrival time (ps)           11141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  613359  RISE       1
\PWM_4:PWMUDB:status_2\/main_1          macrocell18     3181   5471  613359  RISE       1
\PWM_4:PWMUDB:status_2\/q               macrocell18     3350   8821  613359  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  11141  613359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613487p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell54   6753   8003  613487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613487p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell96   6753   8003  613487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613487p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell106   6753   8003  613487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613581p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell47   6659   7909  613581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 613581p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell105   6659   7909  613581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 613614p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9286
-------------------------------------   ---- 
End-of-path arrival time (ps)           9286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613614  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en      statuscell1    8076   9286  613614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 613616p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  613614  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     8074   9284  613616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_6:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13   1210   1210  613637  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell11   8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13   1210   1210  613637  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clk_en     statusicell10   8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13    1210   1210  613637  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell10   8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13   1210   1210  613637  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clk_en     macrocell143    8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell143        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13   1210   1210  613637  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clk_en       macrocell144    8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell144        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13   1210   1210  613637  RISE       1
\PWM_6:PWMUDB:status_0\/clk_en           macrocell145    8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : ADC_DIV_Q_6/clk_en
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 613637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9263
-------------------------------------   ---- 
End-of-path arrival time (ps)           9263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell13   1210   1210  613637  RISE       1
ADC_DIV_Q_6/clk_en                       macrocell146    8053   9263  613637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                        macrocell146        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 613856p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell111        0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q        macrocell111    1250   1250  613856  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3834   5084  613856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 613857p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  586112  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell39   5693   7633  613857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_9:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_9:PWMUDB:genblk8:stsreg\/clock
Path slack     : 613908p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10592
-------------------------------------   ----- 
End-of-path arrival time (ps)           10592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  613908  RISE       1
\PWM_9:PWMUDB:status_2\/main_1          macrocell23     2697   4987  613908  RISE       1
\PWM_9:PWMUDB:status_2\/q               macrocell23     3350   8337  613908  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/status_2  statusicell8    2255  10592  613908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 613925p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10575
-------------------------------------   ----- 
End-of-path arrival time (ps)           10575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell9   2290   2290  613925  RISE       1
\PWM_8:PWMUDB:status_2\/main_1          macrocell24     2677   4967  613925  RISE       1
\PWM_8:PWMUDB:status_2\/q               macrocell24     3350   8317  613925  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_2  statusicell9    2258  10575  613925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 613941p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8959
-------------------------------------   ---- 
End-of-path arrival time (ps)           8959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clk_en     macrocell111    7749   8959  613941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell111        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 613951p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  613908  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2699   4989  613951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 613966p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  613966  RISE       1
\PWM_7:PWMUDB:status_2\/main_1          macrocell22     2582   4872  613966  RISE       1
\PWM_7:PWMUDB:status_2\/q               macrocell22     3350   8222  613966  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_2  statusicell7    2312  10534  613966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 613977p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   2290   2290  613925  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   2673   4963  613977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 614068p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT   slack  edge  Fanout
--------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  614068  RISE       1
\PWM_6:PWMUDB:status_2\/main_1          macrocell25      2522   4812  614068  RISE       1
\PWM_6:PWMUDB:status_2\/q               macrocell25      3350   8162  614068  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_2  statusicell10    2270  10432  614068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614074p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290  613966  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2576   4866  614074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614133p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  614068  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2517   4807  614133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell61   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell78   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614158p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell99   6082   7332  614158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell71   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell77   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell85   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell88   6061   7311  614179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:runmode_enable\/q
Path End       : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614200p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                     macrocell123        0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:runmode_enable\/q        macrocell123    1250   1250  614200  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   3490   4740  614200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell54   6039   7289  614201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell96   6039   7289  614201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell106   6039   7289  614201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell45   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell69   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614211p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  579208  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell102   6029   7279  614211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614355p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  613359  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2295   4585  614355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614359p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  612784  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2291   4581  614359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614364p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  613342  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2286   4576  614364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_5:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell5    7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clk_en     statusicell4    7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell4   7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clk_en     macrocell115    7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell115        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clk_en       macrocell116    7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
\PWM_5:PWMUDB:status_0\/clk_en           macrocell117    7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : ADC_DIV_Q_5/clk_en
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 614390p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell13   1210   1210  614390  RISE       1
ADC_DIV_Q_5/clk_en                       macrocell118    7300   8510  614390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                        macrocell118        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell139        0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q        macrocell139    1250   1250  614428  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   3208   4458  614482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell56   5603   6853  614637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell59   5603   6853  614637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6853
-------------------------------------   ---- 
End-of-path arrival time (ps)           6853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell73   5603   6853  614637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell46   5590   6840  614650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell58   5590   6840  614650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell86   5590   6840  614650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell95   5590   6840  614650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614686p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell54   5554   6804  614686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614686p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell96   5554   6804  614686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 614686p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell106   5554   6804  614686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:runmode_enable\/q
Path End       : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                      macrocell135        0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:runmode_enable\/q        macrocell135    1250   1250  614654  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   3003   4253  614687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614687p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell143        0      0  RISE       1

Data path
pin name                               model name      delay     AT   slack  edge  Fanout
-------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q        macrocell143     1250   1250  614687  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   3003   4253  614687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell61   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell78   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614744p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell99   5496   6746  614744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_7:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell8    6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clk_en     statusicell7    6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell7   6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clk_en     macrocell131    6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clk_en       macrocell132    6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
\PWM_7:PWMUDB:status_0\/clk_en           macrocell133    6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell133        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : ADC_DIV_Q_7/clk_en
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 614747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell13   1210   1210  614747  RISE       1
ADC_DIV_Q_7/clk_en                       macrocell134    6943   8153  614747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                        macrocell134        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q        macrocell131    1250   1250  614717  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   2877   4127  614813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 614869p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clk_en     statusicell3    6821   8031  614869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 614869p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clk_en       macrocell112    6821   8031  614869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 614869p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
\PWM_4:PWMUDB:status_0\/clk_en           macrocell113    6821   8031  614869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : ADC_DIV_Q_4/clk_en
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 614869p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
ADC_DIV_Q_4/clk_en                       macrocell114    6821   8031  614869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                        macrocell114        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 614885p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell115        0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q        macrocell115    1250   1250  613307  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2805   4055  614885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 615117p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  586825  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell40   4433   6373  615117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell89   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell100   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615179p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell103   5061   6311  615179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell80   5006   6256  615234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell83   5006   6256  615234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell107   5006   6256  615234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell44   5003   6253  615237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell90   5003   6253  615237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell62   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell66   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell67   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell91   4977   6227  615263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615586p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell49   4654   5904  615586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615586p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell53   4654   5904  615586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615586p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell55   4654   5904  615586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615586p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell93   4654   5904  615586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_11:PWMUDB:genblk8:stsreg\/clock
Path slack     : 615674p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clk_en    statusicell5    6016   7226  615674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell50   4545   5795  615695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell75   4545   5795  615695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell81   4545   5795  615695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell94   4545   5795  615695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615700p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell48   4540   5790  615700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 615700p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell51   4540   5790  615700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615700p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell57   4540   5790  615700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 615797p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7103
-------------------------------------   ---- 
End-of-path arrival time (ps)           7103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell3   5893   7103  615797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 615839p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_12630/q                             macrocell108   1250   1250  615839  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0  statuscell1    7411   8661  615839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 615883p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5607
-------------------------------------   ---- 
End-of-path arrival time (ps)           5607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  615883  RISE       1
\PWM_4:PWMUDB:runmode_enable\/main_0      macrocell111   4397   5607  615883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell111        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_11:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 616079p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  616079  RISE       1
\PWM_11:PWMUDB:prevCompare1\/main_1    macrocell124    2901   5411  616079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_11:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 616079p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  616079  RISE       1
\PWM_11:PWMUDB:status_0\/main_2        macrocell125    2901   5411  616079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_11/main_2
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 616079p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  616079  RISE       1
ADC_DIV_Q_11/main_2                    macrocell126    2901   5411  616079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                       macrocell126        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 616080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  616080  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_1    macrocell112    2900   5410  616080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_4:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 616080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  616080  RISE       1
\PWM_4:PWMUDB:status_0\/main_2        macrocell113    2900   5410  616080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_4/main_2
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 616080p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  616080  RISE       1
ADC_DIV_Q_4/main_2                    macrocell114    2900   5410  616080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                        macrocell114        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_10:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 616095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  616095  RISE       1
\PWM_10:PWMUDB:prevCompare1\/main_1    macrocell128    2885   5395  616095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_10:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 616095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  616095  RISE       1
\PWM_10:PWMUDB:status_0\/main_2        macrocell129    2885   5395  616095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_10/main_2
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 616095p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  616095  RISE       1
ADC_DIV_Q_10/main_2                    macrocell130    2885   5395  616095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                       macrocell130        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_12630/clk_en
Capture Clock  : Net_12630/clock_0
Path slack     : 616150p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613614  RISE       1
Net_12630/clk_en                          macrocell108   5540   6750  616150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 616150p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  613614  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en     macrocell110   5540   6750  616150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 616176p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5314
-------------------------------------   ---- 
End-of-path arrival time (ps)           5314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  587724  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell42   3374   5314  616176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 616220p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clk_en    macrocell123    5470   6680  616220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 616220p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clk_en      macrocell124    5470   6680  616220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 616220p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
\PWM_11:PWMUDB:status_0\/clk_en          macrocell125    5470   6680  616220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : ADC_DIV_Q_11/clk_en
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 616220p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
ADC_DIV_Q_11/clk_en                      macrocell126    5470   6680  616220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                       macrocell126        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell50   4003   5253  616237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell75   4003   5253  616237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell81   4003   5253  616237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 616237p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell94   4003   5253  616237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616240p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell60   4000   5250  616240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616240p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell72   4000   5250  616240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616240p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell79   4000   5250  616240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616240p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell97   4000   5250  616240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell48   3997   5247  616243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell51   3997   5247  616243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 616243p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  584857  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell57   3997   5247  616243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_11:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 616287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  616287  RISE       1
\PWM_11:PWMUDB:prevCompare1\/main_0    macrocell124    2903   5203  616287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                       macrocell124        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_11:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 616287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  616287  RISE       1
\PWM_11:PWMUDB:status_0\/main_1        macrocell125    2903   5203  616287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_11/main_1
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 616287p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  616287  RISE       1
ADC_DIV_Q_11/main_1                    macrocell126    2903   5203  616287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                       macrocell126        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 616292p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  616292  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_0    macrocell112    2898   5198  616292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 616292p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  616292  RISE       1
\PWM_4:PWMUDB:status_0\/main_1        macrocell113    2898   5198  616292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_4/main_1
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 616292p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  616292  RISE       1
ADC_DIV_Q_4/main_1                    macrocell114    2898   5198  616292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                        macrocell114        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_10:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 616296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  616296  RISE       1
\PWM_10:PWMUDB:prevCompare1\/main_0    macrocell128    2894   5194  616296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_10:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 616296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  616296  RISE       1
\PWM_10:PWMUDB:status_0\/main_1        macrocell129    2894   5194  616296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_10/main_1
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 616296p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  616296  RISE       1
ADC_DIV_Q_10/main_1                    macrocell130    2894   5194  616296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                       macrocell130        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616334p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  588016  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell43   3216   5156  616334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_9:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 616433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  616433  RISE       1
\PWM_9:PWMUDB:prevCompare1\/main_0    macrocell136    2547   5057  616433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clock_0                        macrocell136        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_9:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 616433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  616433  RISE       1
\PWM_9:PWMUDB:status_0\/main_1        macrocell137    2547   5057  616433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_9/main_1
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 616443p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  616433  RISE       1
ADC_DIV_Q_9/main_1                    macrocell138    2537   5047  616443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                        macrocell138        0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_10/main_0
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 616460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:runmode_enable\/q  macrocell127   1250   1250  607058  RISE       1
ADC_DIV_Q_10/main_0               macrocell130   3780   5030  616460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                       macrocell130        0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell63   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell65   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell104   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell70   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell74   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  582982  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell84   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell60   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell72   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell79   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  584741  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell97   3742   4992  616498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_4:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 616579p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell13   1210   1210  613941  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell4    5111   6321  616579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_11:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 616648p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk1:ctrlreg\/clock                      controlcell6        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  616648  RISE       1
\PWM_11:PWMUDB:runmode_enable\/main_0      macrocell123   3632   4842  616648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                     macrocell123        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 616671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  616671  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_1    macrocell116    2309   4819  616671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 616671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  616671  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_1    macrocell132    2309   4819  616671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_5:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 616671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  616671  RISE       1
\PWM_5:PWMUDB:status_0\/main_2        macrocell117    2309   4819  616671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_5/main_2
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 616671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  616671  RISE       1
ADC_DIV_Q_5/main_2                    macrocell118    2309   4819  616671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                        macrocell118        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_7:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 616671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  616671  RISE       1
\PWM_7:PWMUDB:status_0\/main_2        macrocell133    2309   4819  616671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell133        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_7/main_2
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 616671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  616671  RISE       1
ADC_DIV_Q_7/main_2                    macrocell134    2309   4819  616671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                        macrocell134        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 616734p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  616734  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_1    macrocell144     2246   4756  616734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell144        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_6:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 616734p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  616734  RISE       1
\PWM_6:PWMUDB:status_0\/main_2        macrocell145     2246   4756  616734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_6/main_2
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 616734p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  616734  RISE       1
ADC_DIV_Q_6/main_2                    macrocell146     2246   4756  616734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                        macrocell146        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_8:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 616740p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  616740  RISE       1
\PWM_8:PWMUDB:prevCompare1\/main_0    macrocell140    2240   4750  616740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_8:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 616740p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  616740  RISE       1
\PWM_8:PWMUDB:status_0\/main_1        macrocell141    2240   4750  616740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell141        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_8/main_1
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 616740p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  616740  RISE       1
ADC_DIV_Q_8/main_1                    macrocell142    2240   4750  616740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                        macrocell142        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  616879  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_0    macrocell116    2311   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  616879  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_0    macrocell132    2311   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell132        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  616879  RISE       1
\PWM_5:PWMUDB:status_0\/main_1        macrocell117    2311   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_5/main_1
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  616879  RISE       1
ADC_DIV_Q_5/main_1                    macrocell118    2311   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                        macrocell118        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_7:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  616879  RISE       1
\PWM_7:PWMUDB:status_0\/main_1        macrocell133    2311   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell133        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_7/main_1
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 616879p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  616879  RISE       1
ADC_DIV_Q_7/main_1                    macrocell134    2311   4611  616879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                        macrocell134        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 616938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  616938  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_0    macrocell144     2252   4552  616938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell144        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_6:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 616938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  616938  RISE       1
\PWM_6:PWMUDB:status_0\/main_1        macrocell145     2252   4552  616938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_6/main_1
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 616938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT   slack  edge  Fanout
------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  616938  RISE       1
ADC_DIV_Q_6/main_1                    macrocell146     2252   4552  616938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                        macrocell146        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_8:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 616990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell10   4700   5910  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 616990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clk_en     statusicell9    4700   5910  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 616990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell9   4700   5910  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 616990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clk_en       macrocell140    4700   5910  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell140        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 616990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
\PWM_8:PWMUDB:status_0\/clk_en           macrocell141    4700   5910  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell141        0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : ADC_DIV_Q_8/clk_en
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 616990p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
ADC_DIV_Q_8/clk_en                       macrocell142    4700   5910  616990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                        macrocell142        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_8/main_0
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 617014p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell139        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q  macrocell139   1250   1250  614428  RISE       1
ADC_DIV_Q_8/main_0               macrocell142   3226   4476  617014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                        macrocell142        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_9:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
\PWM_9:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell9    4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_9:PWMUDB:genblk8:stsreg\/clock
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clk_en     statusicell8    4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell8   4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell8       0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_9:PWMUDB:runmode_enable\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clk_en     macrocell135    4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                      macrocell135        0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clk_en       macrocell136    4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clock_0                        macrocell136        0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
\PWM_9:PWMUDB:status_0\/clk_en           macrocell137    4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : ADC_DIV_Q_9/clk_en
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 617034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell12   1210   1210  617034  RISE       1
ADC_DIV_Q_9/clk_en                       macrocell138    4656   5866  617034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                        macrocell138        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617130p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell48   3110   4360  617130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617130p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell51   3110   4360  617130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 617130p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell57   3110   4360  617130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell60   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell72   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell79   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell97   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_6/main_0
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 617249p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell143        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q  macrocell143   1250   1250  614687  RISE       1
ADC_DIV_Q_6/main_0               macrocell146   2991   4241  617249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                        macrocell146        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 617265p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell76   2975   4225  617265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617265p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell98   2975   4225  617265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 617268p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell52   2972   4222  617268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 617268p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell64   2972   4222  617268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617268p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell101   2972   4222  617268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell50   2969   4219  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell75   2969   4219  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell81   2969   4219  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 617271p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  586042  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell94   2969   4219  617271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_4/main_0
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 617316p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                      macrocell111        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q  macrocell111   1250   1250  613856  RISE       1
ADC_DIV_Q_4/main_0               macrocell114   2924   4174  617316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                        macrocell114        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_10:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 617357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
\PWM_10:PWMUDB:genblk1:ctrlreg\/clk_en   controlcell7    4333   5543  617357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk1:ctrlreg\/clock                      controlcell7        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_10:PWMUDB:genblk8:stsreg\/clock
Path slack     : 617357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clk_en    statusicell6    4333   5543  617357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clock                       statusicell6        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_10:PWMUDB:runmode_enable\/clock_0
Path slack     : 617357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clk_en    macrocell127    4333   5543  617357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 617357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clk_en      macrocell128    4333   5543  617357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 617357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
\PWM_10:PWMUDB:status_0\/clk_en          macrocell129    4333   5543  617357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : ADC_DIV_Q_10/clk_en
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 617357p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
ADC_DIV_Q_10/clk_en                      macrocell130    4333   5543  617357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                       macrocell130        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_7/main_0
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 617370p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q  macrocell131   1250   1250  614717  RISE       1
ADC_DIV_Q_7/main_0               macrocell134   2870   4120  617370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                        macrocell134        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 617395p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4095
-------------------------------------   ---- 
End-of-path arrival time (ps)           4095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  583126  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell92   2845   4095  617395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_9/main_0
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 617402p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                      macrocell135        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:runmode_enable\/q  macrocell135   1250   1250  614654  RISE       1
ADC_DIV_Q_9/main_0               macrocell138   2838   4088  617402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                        macrocell138        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_8:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 617433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                       controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  617433  RISE       1
\PWM_8:PWMUDB:runmode_enable\/main_0      macrocell139    2847   4057  617433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell139        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_5/main_0
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 617442p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q  macrocell115   1250   1250  613307  RISE       1
ADC_DIV_Q_5/main_0               macrocell118   2798   4048  617442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                        macrocell118        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_11/main_0
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 617661p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                     macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:runmode_enable\/q  macrocell123   1250   1250  614200  RISE       1
ADC_DIV_Q_11/main_0               macrocell126   2579   3829  617661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                       macrocell126        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_2
Path End       : cy_tff_3/clk_en
Capture Clock  : cy_tff_3/clock_0
Path slack     : 617803p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_2  controlcell13   1210   1210  617803  RISE       1
cy_tff_3/clk_en                          macrocell120    3887   5097  617803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_tff_3/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 617865p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell12   1210   1210  616990  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clk_en     macrocell139    3825   5035  617865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                      macrocell139        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_10:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_10:PWMUDB:runmode_enable\/clock_0
Path slack     : 617933p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk1:ctrlreg\/clock                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  617933  RISE       1
\PWM_10:PWMUDB:runmode_enable\/main_0      macrocell127   2347   3557  617933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:prevCompare1\/q
Path End       : \PWM_11:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 617935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                       macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:prevCompare1\/q   macrocell124   1250   1250  617935  RISE       1
\PWM_11:PWMUDB:status_0\/main_0  macrocell125   2305   3555  617935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 617936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  617936  RISE       1
\PWM_5:PWMUDB:runmode_enable\/main_0      macrocell115   2344   3554  617936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                      macrocell115        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:prevCompare1\/q
Path End       : \PWM_10:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                       macrocell128        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:prevCompare1\/q   macrocell128   1250   1250  617939  RISE       1
\PWM_10:PWMUDB:status_0\/main_0  macrocell129   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 617944p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  617944  RISE       1
\PWM_7:PWMUDB:runmode_enable\/main_0      macrocell131   2336   3546  617944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:prevCompare1\/q
Path End       : \PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:prevCompare1\/q   macrocell116   1250   1250  617945  RISE       1
\PWM_5:PWMUDB:status_0\/main_0  macrocell117   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:prevCompare1\/q
Path End       : \PWM_7:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                        macrocell132        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:prevCompare1\/q   macrocell132   1250   1250  617945  RISE       1
\PWM_7:PWMUDB:status_0\/main_0  macrocell133   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell133        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q
Path End       : Net_12630/main_1
Capture Clock  : Net_12630/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q  macrocell110   1250   1250  617947  RISE       1
Net_12630/main_1                  macrocell108   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:prevCompare1\/q
Path End       : \PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 617951p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:prevCompare1\/q   macrocell112   1250   1250  617951  RISE       1
\PWM_4:PWMUDB:status_0\/main_0  macrocell113   2289   3539  617951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell113        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:prevCompare1\/q
Path End       : \PWM_6:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 617995p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                        macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:prevCompare1\/q   macrocell144   1250   1250  617995  RISE       1
\PWM_6:PWMUDB:status_0\/main_0  macrocell145   2245   3495  617995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell145        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:prevCompare1\/q
Path End       : \PWM_9:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 617997p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clock_0                        macrocell136        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:prevCompare1\/q   macrocell136   1250   1250  617997  RISE       1
\PWM_9:PWMUDB:status_0\/main_0  macrocell137   2243   3493  617997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:prevCompare1\/q
Path End       : \PWM_8:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 618013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                        macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:prevCompare1\/q   macrocell140   1250   1250  618013  RISE       1
\PWM_8:PWMUDB:status_0\/main_0  macrocell141   2227   3477  618013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell141        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_9:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_9:PWMUDB:runmode_enable\/clock_0
Path slack     : 618029p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk1:ctrlreg\/clock                       controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  618029  RISE       1
\PWM_9:PWMUDB:runmode_enable\/main_0      macrocell135   2251   3461  618029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                      macrocell135        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_6:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 618029p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                       controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   1210   1210  618029  RISE       1
\PWM_6:PWMUDB:runmode_enable\/main_0      macrocell143    2251   3461  618029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                      macrocell143        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_1
Path End       : cy_tff_2/clk_en
Capture Clock  : cy_tff_2/clock_0
Path slack     : 618076p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_1  controlcell13   1210   1210  618076  RISE       1
cy_tff_2/clk_en                          macrocell121    3614   4824  618076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_tff_2/clock_0                                           macrocell121        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 618285p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell12   1210   1210  617357  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clk_en      datapathcell6   3405   4615  618285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_11:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 618292p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
\PWM_11:PWMUDB:genblk1:ctrlreg\/clk_en   controlcell6    3398   4608  618292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk1:ctrlreg\/clock                      controlcell6        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_3
Path End       : ADC_DIV_Q_3/clk_en
Capture Clock  : ADC_DIV_Q_3/clock_0
Path slack     : 618344p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                        controlcell13       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_3  controlcell13   1210   1210  618344  RISE       1
ADC_DIV_Q_3/clk_en                       macrocell119    3346   4556  618344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_3/clock_0                                        macrocell119        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 619065p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                        controlcell12       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell12   1210   1210  615674  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clk_en      datapathcell5   2625   3835  619065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:status_0\/q
Path End       : \PWM_10:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_10:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620924p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_10:PWMUDB:status_0\/q               macrocell129   1250   1250  620924  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2326   3576  620924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clock                       statusicell6        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:status_0\/q
Path End       : \PWM_11:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_11:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_11:PWMUDB:status_0\/q               macrocell125   1250   1250  620934  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2316   3566  620934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:status_0\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                            macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_4:PWMUDB:status_0\/q               macrocell113   1250   1250  620936  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2314   3564  620936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:status_0\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_5:PWMUDB:status_0\/q               macrocell117   1250   1250  620938  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2312   3562  620938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:status_0\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620938p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                            macrocell133        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_7:PWMUDB:status_0\/q               macrocell133   1250   1250  620938  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2312   3562  620938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                        statusicell7        0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:status_0\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620985p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                            macrocell141        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_8:PWMUDB:status_0\/q               macrocell141   1250   1250  620985  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2265   3515  620985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                        statusicell9        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:status_0\/q
Path End       : \PWM_9:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_9:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620999p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                            macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_9:PWMUDB:status_0\/q               macrocell137   1250   1250  620999  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2251   3501  620999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clock                        statusicell8        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:status_0\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 620999p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                            macrocell145        0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_6:PWMUDB:status_0\/q               macrocell145    1250   1250  620999  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_0  statusicell10   2251   3501  620999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                        statusicell10       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

