// Seed: 58193084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1._id_2 = 0;
  inout wire id_6;
  inout wand id_5;
  inout wire id_4;
  output wire id_3;
  inout uwire id_2;
  output wire id_1;
  assign id_5 = 1 == id_4;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_2 = 32'd28,
    parameter id_4 = 32'd35,
    parameter id_8 = 32'd8
) (
    input  wand  _id_0,
    input  wire  id_1,
    input  wor   _id_2,
    output uwire id_3,
    input  tri   _id_4,
    output wand  id_5,
    output tri0  id_6,
    input  tri0  id_7,
    output wor   _id_8
);
  logic [id_4 : id_2  &&  id_8  *  1  -  {  -1  ,  1  }] id_10[id_0 : -1  ==  id_2];
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
