# Name:     
# Cmdline:  
# Exe:      
# SimulatorVersion:
# Repro:    
# Start:    Sunday Sun Aug 11 18:42:53 2024
# Elapsed:  0.988173s
#
---
top:
  mavis:
    params:
      isa_file_path: mavis_isa_files  # 	default (std::string) tags:[SPARTA_Parameter]
      uarch_file_path: arches/isa_json  # 	default (std::string) tags:[SPARTA_Parameter]
      pseudo_file_path: ""  # 	default (std::string) tags:[SPARTA_Parameter]
      uarch_overrides_json: ""  # 	default (std::string) tags:[SPARTA_Parameter]
      uarch_overrides: []  # 	default (std::vector<std::string>) tags:[SPARTA_Parameter]
  frontend:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      input_file: ./traces/602_gcc_full.zstf  # 	NON-DEFAULT:  (std::string) tags:[SPARTA_Parameter]
      insn_gen_type: trace  # 	default (std::string) tags:[SPARTA_Parameter]
      is_speculation: false  # 	default (bool) tags:[SPARTA_Parameter]
  renaming_stage:
    params:
      issue_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
      isa_reg_num: 32  # 	default (uint32_t) tags:[SPARTA_Parameter]
      renaming_stage_queue_depth: 401  # 	default (uint32_t) tags:[SPARTA_Parameter]
      free_list_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
      is_perfect_lsu: true  # 	default (bool) tags:[SPARTA_Parameter]
  rob:
    params:
      issue_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
      rob_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
      num_insts_to_retire: 0  # 	default (uint32_t) tags:[SPARTA_Parameter]
  dispatch_stage:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      phy_reg_num: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
      issue_queue_depth: 401  # 	default (uint32_t) tags:[SPARTA_Parameter]
      is_perfect_mode: true  # 	default (bool) tags:[SPARTA_Parameter]
  physical_regfile:
    params:
      phy_reg_num: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  write_back_stage:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      wb_latency: 1  # 	default (uint64_t) tags:[SPARTA_Parameter]
      is_wb_perfect: true  # 	default (bool) tags:[SPARTA_Parameter]
  lsu_rs:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      rs_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  lsu2_rs:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      rs_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu1_rs:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      rs_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu2_rs:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      rs_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu3_rs:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      rs_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu4_rs:
    params:
      issue_num: 151  # 	default (uint64_t) tags:[SPARTA_Parameter]
      rs_depth: 8192  # 	default (uint32_t) tags:[SPARTA_Parameter]
  lsu:
    params:
      lsu_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
      load_to_use_latency: 1  # 	default (uint32_t) tags:[SPARTA_Parameter]
      ld_queue_size: 8192  # 	default (uint64_t) tags:[SPARTA_Parameter]
      st_queue_size: 8192  # 	default (uint64_t) tags:[SPARTA_Parameter]
  alu1:
    params:
      alu_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu2:
    params:
      alu_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu3:
    params:
      alu_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
  alu4:
    params:
      alu_width: 151  # 	default (uint32_t) tags:[SPARTA_Parameter]
meta:
  params:
    architecture: simple  # 	NON-DEFAULT: NONE (std::string) tags:[SPARTA_Parameter]
    is_final_config: false  # 	NON-DEFAULT: false (bool) tags:[SPARTA_Parameter]
---
top:
  extension.topo_extensions:
    dispatch_map: "[[\"lsu_rs\", \"FuncType::STU\", \"FuncType::LDU\"], [\"lsu2_rs\", \"FuncType::STU\", \"FuncType::LDU\"], [\"alu1_rs\", \"FuncType::ALU\", \"FuncType::MUL\", \"FuncType::DIV\", \"FuncType::BRU\", \"FuncType::FPU\", \"FuncType::CSR\"], [\"alu2_rs\", \"FuncType::ALU\", \"FuncType::MUL\", \"FuncType::DIV\", \"FuncType::BRU\", \"FuncType::FPU\", \"FuncType::CSR\"], [\"alu3_rs\", \"FuncType::ALU\", \"FuncType::MUL\", \"FuncType::DIV\", \"FuncType::BRU\", \"FuncType::FPU\", \"FuncType::CSR\"], [\"alu4_rs\", \"FuncType::ALU\", \"FuncType::MUL\", \"FuncType::DIV\", \"FuncType::BRU\", \"FuncType::FPU\", \"FuncType::CSR\"]]"  #  tags:[SPARTA_Parameter]
    abstract_lsu: "[[\"lsu\", \"LSUShell\"], [\"lsq\", \"LSQ\"], [\"agu\", \"AGU\"]]"  #  tags:[SPARTA_Parameter]
    binding_topology: "[\"frontend.ports.fetch_backend_inst_out\", \"renaming_stage.ports.preceding_renaming_inst_in\", \"renaming_stage.ports.renaming_following_inst_out\", \"rob.ports.preceding_rob_inst_in\", \"renaming_stage.ports.renaming_following_inst_out\", \"dispatch_stage.ports.preceding_dispatch_inst_in\", \"rob.ports.Rob_cmt_inst_out\", \"renaming_stage.ports.Rob_cmt_inst_in\", \"renaming_stage.ports.renaming_preceding_credit_out\", \"frontend.ports.backend_fetch_credit_in\", \"rob.ports.rob_preceding_credit_out\", \"renaming_stage.ports.rob_renaming_credit_in\", \"dispatch_stage.ports.dispatch_preceding_credit_out\", \"renaming_stage.ports.following_renaming_credit_in\", \"dispatch_stage.ports.dispatch_physical_reg_read_out\", \"physical_regfile.ports.preceding_physical_regfile_read_in\", \"physical_regfile.ports.physical_regfile_following_read_out\", \"dispatch_stage.ports.dispatch_physical_reg_read_in\", \"write_back_stage.ports.write_back_following_port_out\", \"physical_regfile.ports.preceding_physical_regfile_write_in\", \"write_back_stage.ports.write_back_following_port_out\", \"rob.ports.write_back_rob_finish_in\", \"write_back_stage.ports.write_back_following_port_out\", \"dispatch_stage.ports.write_back_dispatch_port_in\", \"rob.ports.Rob_lsu_wakeup_out\", \"lsu.ports.Rob_lsu_wakeup_in\", \"rob.ports.rob_bpu_inst_out\", \"frontend.ports.backend_bpu_inst_in\", \"rob.ports.rob_redirect_pc_inst_out\", \"frontend.ports.backend_redirect_pc_inst_in\", \"rob.ports.rob_flush_out\", \"flush_manager.ports.rob_flush_manager_in\", \"renaming_stage.ports.renaming_lsu_allocate_out\", \"lsu.ports.renaming_lsu_allocate_in\", \"lsu.ports.lsu_renaming_ldq_credit_out\", \"renaming_stage.ports.lsu_renaming_ldq_credit_in\", \"lsu.ports.lsu_renaming_stq_credit_out\", \"renaming_stage.ports.lsu_renaming_stq_credit_in\", \"lsu.ports.lsu_renaming_allocate_out\", \"renaming_stage.ports.lsu_renaming_allocate_in\", \"dispatch_stage.ports.dispatch_lsu_rs_out\", \"lsu_rs.ports.preceding_reservation_inst_in\", \"dispatch_stage.ports.dispatch_alu1_rs_out\", \"alu1_rs.ports.preceding_reservation_inst_in\", \"dispatch_stage.ports.dispatch_alu2_rs_out\", \"alu2_rs.ports.preceding_reservation_inst_in\", \"dispatch_stage.ports.dispatch_alu3_rs_out\", \"alu3_rs.ports.preceding_reservation_inst_in\", \"dispatch_stage.ports.dispatch_alu4_rs_out\", \"alu4_rs.ports.preceding_reservation_inst_in\", \"dispatch_stage.ports.dispatch_lsu_rs_insts_out\", \"lsu_rs.ports.preceding_reservation_insts_in\", \"dispatch_stage.ports.dispatch_alu1_rs_insts_out\", \"alu1_rs.ports.preceding_reservation_insts_in\", \"dispatch_stage.ports.dispatch_alu2_rs_insts_out\", \"alu2_rs.ports.preceding_reservation_insts_in\", \"dispatch_stage.ports.dispatch_alu3_rs_insts_out\", \"alu3_rs.ports.preceding_reservation_insts_in\", \"dispatch_stage.ports.dispatch_alu4_rs_insts_out\", \"alu4_rs.ports.preceding_reservation_insts_in\", \"lsu_rs.ports.reservation_following_inst_out\", \"lsu.ports.preceding_func_inst_in\", \"alu1_rs.ports.reservation_following_inst_out\", \"alu1.ports.preceding_func_inst_in\", \"alu2_rs.ports.reservation_following_inst_out\", \"alu2.ports.preceding_func_inst_in\", \"alu3_rs.ports.reservation_following_inst_out\", \"alu3.ports.preceding_func_inst_in\", \"alu4_rs.ports.reservation_following_inst_out\", \"alu4.ports.preceding_func_inst_in\", \"lsu_rs.ports.reservation_following_insts_out\", \"lsu.ports.preceding_func_insts_in\", \"alu1_rs.ports.reservation_following_insts_out\", \"alu1.ports.preceding_func_insts_in\", \"alu2_rs.ports.reservation_following_insts_out\", \"alu2.ports.preceding_func_insts_in\", \"alu3_rs.ports.reservation_following_insts_out\", \"alu3.ports.preceding_func_insts_in\", \"alu4_rs.ports.reservation_following_insts_out\", \"alu4.ports.preceding_func_insts_in\", \"lsu.ports.func_following_finish_out\", \"write_back_stage.ports.lsu_write_back_port_in\", \"alu1.ports.func_following_finish_out\", \"write_back_stage.ports.alu1_write_back_port_in\", \"alu2.ports.func_following_finish_out\", \"write_back_stage.ports.alu2_write_back_port_in\", \"alu3.ports.func_following_finish_out\", \"write_back_stage.ports.alu3_write_back_port_in\", \"alu4.ports.func_following_finish_out\", \"write_back_stage.ports.alu4_write_back_port_in\", \"write_back_stage.ports.write_back_following_port_out\", \"lsu_rs.ports.forwarding_reservation_inst_in\", \"write_back_stage.ports.write_back_following_port_out\", \"alu1_rs.ports.forwarding_reservation_inst_in\", \"write_back_stage.ports.write_back_following_port_out\", \"alu2_rs.ports.forwarding_reservation_inst_in\", \"write_back_stage.ports.write_back_following_port_out\", \"alu3_rs.ports.forwarding_reservation_inst_in\", \"write_back_stage.ports.write_back_following_port_out\", \"alu4_rs.ports.forwarding_reservation_inst_in\", \"lsu_rs.ports.reservation_preceding_credit_out\", \"dispatch_stage.ports.lsu_rs_dispatch_credit_in\", \"alu1_rs.ports.reservation_preceding_credit_out\", \"dispatch_stage.ports.alu1_rs_dispatch_credit_in\", \"alu2_rs.ports.reservation_preceding_credit_out\", \"dispatch_stage.ports.alu2_rs_dispatch_credit_in\", \"alu3_rs.ports.reservation_preceding_credit_out\", \"dispatch_stage.ports.alu3_rs_dispatch_credit_in\", \"alu4_rs.ports.reservation_preceding_credit_out\", \"dispatch_stage.ports.alu4_rs_dispatch_credit_in\", \"write_back_stage.ports.lsu_rs_credit_out\", \"lsu.ports.write_back_func_credit_in\", \"write_back_stage.ports.alu1_rs_credit_out\", \"alu1.ports.write_back_func_credit_in\", \"write_back_stage.ports.alu2_rs_credit_out\", \"alu2.ports.write_back_func_credit_in\", \"write_back_stage.ports.alu3_rs_credit_out\", \"alu3.ports.write_back_func_credit_in\", \"write_back_stage.ports.alu4_rs_credit_out\", \"alu4.ports.write_back_func_credit_in\", \"lsu.ports.func_rs_credit_out\", \"lsu_rs.ports.following_reservation_credit_in\", \"alu1.ports.func_rs_credit_out\", \"alu1_rs.ports.following_reservation_credit_in\", \"alu2.ports.func_rs_credit_out\", \"alu2_rs.ports.following_reservation_credit_in\", \"alu3.ports.func_rs_credit_out\", \"alu3_rs.ports.following_reservation_credit_in\", \"alu4.ports.func_rs_credit_out\", \"alu4_rs.ports.following_reservation_credit_in\", \"alu1.ports.func_branch_resolve_out\", \"frontend.ports.backend_branch_resolve_inst_in\", \"alu2.ports.func_branch_resolve_out\", \"frontend.ports.backend_branch_resolve_inst_in\", \"alu3.ports.func_branch_resolve_out\", \"frontend.ports.backend_branch_resolve_inst_in\", \"alu4.ports.func_branch_resolve_out\", \"frontend.ports.backend_branch_resolve_inst_in\", \"dispatch_stage.ports.dispatch_lsu2_rs_out\", \"lsu2_rs.ports.preceding_reservation_inst_in\", \"dispatch_stage.ports.dispatch_lsu2_rs_insts_out\", \"lsu2_rs.ports.preceding_reservation_insts_in\", \"lsu2_rs.ports.reservation_following_inst_out\", \"lsu.ports.preceding_func_inst_in\", \"lsu2_rs.ports.reservation_following_insts_out\", \"lsu.ports.preceding_func_insts_in\", \"write_back_stage.ports.write_back_following_port_out\", \"lsu2_rs.ports.forwarding_reservation_inst_in\", \"lsu2_rs.ports.reservation_preceding_credit_out\", \"dispatch_stage.ports.lsu_rs_dispatch_credit_in\", \"lsu.ports.func_rs_credit_out\", \"lsu2_rs.ports.following_reservation_credit_in\", \"alu1.ports.func_following_finishs_out\", \"write_back_stage.ports.write_back_insts_in\", \"lsu.ports.func_following_finishs_out\", \"write_back_stage.ports.write_back_insts_in\", \"alu2.ports.func_following_finishs_out\", \"write_back_stage.ports.write_back_insts_in\", \"alu3.ports.func_following_finishs_out\", \"write_back_stage.ports.write_back_insts_in\", \"alu4.ports.func_following_finishs_out\", \"write_back_stage.ports.write_back_insts_in\", \"flush_manager.ports.global_flush_signal_out\", \"dispatch_stage.ports.dispatch_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"renaming_stage.ports.renaming_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"lsu_rs.ports.reservation_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"lsu2_rs.ports.reservation_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu1_rs.ports.reservation_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu2_rs.ports.reservation_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu3_rs.ports.reservation_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu4_rs.ports.reservation_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu1.ports.func_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu2.ports.func_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu3.ports.func_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"alu4.ports.func_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"lsu.ports.lsu_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"rob.ports.rob_flush_in\", \"flush_manager.ports.global_flush_signal_out\", \"write_back_stage.ports.writeback_flush_in\"]"  #  tags:[SPARTA_Parameter]
    all_component: "[]"  #  tags:[SPARTA_Parameter]
    fu_group: "[[\"lsu\", \"perfect_lsu\"], [\"alu1\", \"perfect_alu\"], [\"alu2\", \"perfect_alu\"], [\"alu3\", \"perfect_alu\"], [\"alu4\", \"perfect_alu\"]]"  #  tags:[SPARTA_Parameter]
    rs_group: "[[\"lsu_rs\", \"reservation_station\"], [\"lsu2_rs\", \"reservation_station\"], [\"alu1_rs\", \"reservation_station\"], [\"alu2_rs\", \"reservation_station\"], [\"alu3_rs\", \"reservation_station\"], [\"alu4_rs\", \"reservation_station\"]]"  #  tags:[SPARTA_Parameter]
    abstract_backend: "[[\"renaming_stage\", \"renaming_stage\"], [\"rob\", \"rob\"], [\"dispatch_stage\", \"dispatch_stage\"], [\"physical_regfile\", \"physical_regfile\"], [\"flush_manager\", \"flush_manager\"], [\"write_back_stage\", \"write_back_stage\"], [\"reservation_stations\", \"rs_group\"], [\"function_units\", \"fu_group\"]]"  #  tags:[SPARTA_Parameter]
    env: "[[\"mavis\", \"mavis\"]]"  #  tags:[SPARTA_Parameter]
    basic_core: "[[\"env\", \"env\"], [\"frontend\", \"perfect_frontend\"], [\"backend\", \"abstract_backend\"], [\"cache\", \"\"], [\"memory\", \"\"]]"  #  tags:[SPARTA_Parameter]
    processor: "[[\"core0\", \"basic_core\"]]"  #  tags:[SPARTA_Parameter]
...