
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: HAMAS

Implementation : synthesis

# Written on Sun Jul 14 19:20:52 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\Logic_Analyzer\AXI_Handshaking_Tut\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start     Requested     Requested     Clock        Clock                Clock
Level     Clock     Frequency     Period        Type         Group                Load 
---------------------------------------------------------------------------------------
0 -       clk       100.0 MHz     10.000        declared     default_clkgroup     4    
=======================================================================================


Clock Load Summary
******************

          Clock     Source        Clock Pin         Non-clock Pin     Non-clock Pin
Clock     Load      Pin           Seq Example       Seq Example       Comb Example 
-----------------------------------------------------------------------------------
clk       4         clk(port)     slave.ready.C     -                 I_1.A(CLKINT)
===================================================================================
