<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>siopreg.h source code [netbsd/sys/dev/ic/siopreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="nvram_symbios,nvram_symbios_host,nvram_symbios_scam,nvram_symbios_target,nvram_tekram,nvram_tekram_target,scf_period "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/siopreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='siopreg.h.html'>siopreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: siopreg.h,v 1.22 2009/10/19 18:41:13 bouyer Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Devices definitions for Symbios/NCR M53c8xx PCI-SCSI I/O Processors</i></td></tr>
<tr><th id="30">30</th><td><i> * Docs available from <a href="http://www.symbios.com/">http://www.symbios.com/</a></i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCNTL0" data-ref="_M/SIOP_SCNTL0">SIOP_SCNTL0</dfn> 	0x00 /* SCSI control 0, R/W */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_ARB_MASK" data-ref="_M/SCNTL0_ARB_MASK">SCNTL0_ARB_MASK</dfn>	0xc0</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_SARB" data-ref="_M/SCNTL0_SARB">SCNTL0_SARB</dfn>	0x00</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_FARB" data-ref="_M/SCNTL0_FARB">SCNTL0_FARB</dfn>	0xc0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_START" data-ref="_M/SCNTL0_START">SCNTL0_START</dfn>	0x20</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_WATM" data-ref="_M/SCNTL0_WATM">SCNTL0_WATM</dfn>	0x10</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_EPC" data-ref="_M/SCNTL0_EPC">SCNTL0_EPC</dfn>	0x08</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_AAP" data-ref="_M/SCNTL0_AAP">SCNTL0_AAP</dfn>	0x02</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SCNTL0_TRG" data-ref="_M/SCNTL0_TRG">SCNTL0_TRG</dfn>	0x01</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCNTL1" data-ref="_M/SIOP_SCNTL1">SIOP_SCNTL1</dfn> 	0x01 /* SCSI control 1, R/W */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_EXC" data-ref="_M/SCNTL1_EXC">SCNTL1_EXC</dfn>	0x80</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_ADB" data-ref="_M/SCNTL1_ADB">SCNTL1_ADB</dfn>	0x40</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_DHP" data-ref="_M/SCNTL1_DHP">SCNTL1_DHP</dfn>	0x20</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_CON" data-ref="_M/SCNTL1_CON">SCNTL1_CON</dfn>	0x10</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_RST" data-ref="_M/SCNTL1_RST">SCNTL1_RST</dfn>	0x08</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_AESP" data-ref="_M/SCNTL1_AESP">SCNTL1_AESP</dfn>	0x04</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_IARB" data-ref="_M/SCNTL1_IARB">SCNTL1_IARB</dfn>	0x02</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SCNTL1_SST" data-ref="_M/SCNTL1_SST">SCNTL1_SST</dfn>	0x01</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCNTL2" data-ref="_M/SIOP_SCNTL2">SIOP_SCNTL2</dfn> 	0x02 /* SCSI control 2, R/W */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_SDU" data-ref="_M/SCNTL2_SDU">SCNTL2_SDU</dfn>	0x80</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_CHM" data-ref="_M/SCNTL2_CHM">SCNTL2_CHM</dfn>	0x40	/* 875 only */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_SLPMD" data-ref="_M/SCNTL2_SLPMD">SCNTL2_SLPMD</dfn>	0x20	/* 875 only */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_SLPHBEN" data-ref="_M/SCNTL2_SLPHBEN">SCNTL2_SLPHBEN</dfn>	0x10	/* 875 only */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_WSS" data-ref="_M/SCNTL2_WSS">SCNTL2_WSS</dfn>	0x08	/* 875 only */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_VUE0" data-ref="_M/SCNTL2_VUE0">SCNTL2_VUE0</dfn>	0x04	/* 875 only */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_VUE1" data-ref="_M/SCNTL2_VUE1">SCNTL2_VUE1</dfn>	0x02	/* 875 only */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SCNTL2_WSR" data-ref="_M/SCNTL2_WSR">SCNTL2_WSR</dfn>	0x01	/* 875 only */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCNTL3" data-ref="_M/SIOP_SCNTL3">SIOP_SCNTL3</dfn> 	0x03 /* SCSI control 3, R/W */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/SCNTL3_ULTRA" data-ref="_M/SCNTL3_ULTRA">SCNTL3_ULTRA</dfn>	0x80	/* 875 only */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/SCNTL3_SCF_SHIFT" data-ref="_M/SCNTL3_SCF_SHIFT">SCNTL3_SCF_SHIFT</dfn> 4</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SCNTL3_SCF_MASK" data-ref="_M/SCNTL3_SCF_MASK">SCNTL3_SCF_MASK</dfn>	0x70</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/SCNTL3_EWS" data-ref="_M/SCNTL3_EWS">SCNTL3_EWS</dfn>	0x08	/* 875 only */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SCNTL3_CCF_SHIFT" data-ref="_M/SCNTL3_CCF_SHIFT">SCNTL3_CCF_SHIFT</dfn> 0</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SCNTL3_CCF_MASK" data-ref="_M/SCNTL3_CCF_MASK">SCNTL3_CCF_MASK</dfn>	0x07</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* periods for various SCF values, assume transfer period of 4 */</i></td></tr>
<tr><th id="72">72</th><td><b>struct</b> <dfn class="type def" id="scf_period" title='scf_period' data-ref="scf_period" data-ref-filename="scf_period">scf_period</dfn> {</td></tr>
<tr><th id="73">73</th><td>	<em>int</em> <dfn class="decl field" id="scf_period::clock" title='scf_period::clock' data-ref="scf_period::clock" data-ref-filename="scf_period..clock">clock</dfn>; <i>/* clock period (ns * 10) */</i></td></tr>
<tr><th id="74">74</th><td>	<em>int</em> <dfn class="decl field" id="scf_period::period" title='scf_period::period' data-ref="scf_period::period" data-ref-filename="scf_period..period">period</dfn>; <i>/* scsi period, as set in the SDTR message */</i></td></tr>
<tr><th id="75">75</th><td>	<em>int</em> <dfn class="decl field" id="scf_period::scf" title='scf_period::scf' data-ref="scf_period::scf" data-ref-filename="scf_period..scf">scf</dfn>; <i>/* scf value to use */</i></td></tr>
<tr><th id="76">76</th><td>};</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#scf_period" title='scf_period' data-ref="scf_period" data-ref-filename="scf_period">scf_period</a> <dfn class="decl def" id="scf_period" title='scf_period' data-ref="scf_period" data-ref-filename="scf_period">scf_period</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="79">79</th><td>	{<var>250</var>, <var>25</var>, <var>1</var>}, <i>/* 10.0 MHz */</i></td></tr>
<tr><th id="80">80</th><td>	{<var>250</var>, <var>37</var>, <var>2</var>}, <i>/* 6.67 MHz */</i></td></tr>
<tr><th id="81">81</th><td>	{<var>250</var>, <var>50</var>, <var>3</var>},  <i>/* 5.00 MHz */</i></td></tr>
<tr><th id="82">82</th><td>	{<var>250</var>, <var>75</var>, <var>4</var>},  <i>/* 3.33 MHz */</i></td></tr>
<tr><th id="83">83</th><td>	{<var>125</var>, <var>12</var>, <var>1</var>},  <i>/* 20.0 MHz */</i></td></tr>
<tr><th id="84">84</th><td>	{<var>125</var>, <var>18</var>, <var>2</var>},  <i>/* 13.3 MHz */</i></td></tr>
<tr><th id="85">85</th><td>	{<var>125</var>, <var>25</var>, <var>3</var>},  <i>/* 10.0 MHz */</i></td></tr>
<tr><th id="86">86</th><td>	{<var>125</var>, <var>37</var>, <var>4</var>},  <i>/* 6.67 MHz */</i></td></tr>
<tr><th id="87">87</th><td>	{<var>125</var>, <var>50</var>, <var>5</var>},  <i>/* 5.0 MHz */</i></td></tr>
<tr><th id="88">88</th><td>	{ <var>62</var>, <var>10</var>, <var>1</var>},  <i>/* 40.0 MHz */</i></td></tr>
<tr><th id="89">89</th><td>	{ <var>62</var>, <var>12</var>, <var>3</var>},  <i>/* 20.0 MHz */</i></td></tr>
<tr><th id="90">90</th><td>	{ <var>62</var>, <var>18</var>, <var>4</var>},  <i>/* 13.3 MHz */</i></td></tr>
<tr><th id="91">91</th><td>	{ <var>62</var>, <var>25</var>, <var>5</var>},  <i>/* 10.0 MHz */</i></td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>static</em> <em>const</em> <b>struct</b> <a class="type" href="#scf_period" title='scf_period' data-ref="scf_period" data-ref-filename="scf_period">scf_period</a> <dfn class="decl def" id="dt_scf_period" title='dt_scf_period' data-ref="dt_scf_period" data-ref-filename="dt_scf_period">dt_scf_period</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="95">95</th><td>	{ <var>62</var>,  <var>9</var>, <var>1</var>},  <i>/* 80.0 MHz */</i></td></tr>
<tr><th id="96">96</th><td>	{ <var>62</var>, <var>10</var>, <var>3</var>},  <i>/* 40.0 MHz */</i></td></tr>
<tr><th id="97">97</th><td>	{ <var>62</var>, <var>12</var>, <var>5</var>},  <i>/* 20.0 MHz */</i></td></tr>
<tr><th id="98">98</th><td>	{ <var>62</var>, <var>18</var>, <var>6</var>},  <i>/* 13.3 MHz */</i></td></tr>
<tr><th id="99">99</th><td>	{ <var>62</var>, <var>25</var>, <var>7</var>},  <i>/* 10.0 MHz */</i></td></tr>
<tr><th id="100">100</th><td>};</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCID" data-ref="_M/SIOP_SCID">SIOP_SCID</dfn>	0x04 /* SCSI chip ID R/W */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/SCID_RRE" data-ref="_M/SCID_RRE">SCID_RRE</dfn>	0x40</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/SCID_SRE" data-ref="_M/SCID_SRE">SCID_SRE</dfn>	0x20</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/SCID_ENCID_SHIFT" data-ref="_M/SCID_ENCID_SHIFT">SCID_ENCID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SCID_ENCID_MASK" data-ref="_M/SCID_ENCID_MASK">SCID_ENCID_MASK</dfn>	0x07</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SIOP_SXFER" data-ref="_M/SIOP_SXFER">SIOP_SXFER</dfn>	0x05 /* SCSI transfer, R/W */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/SXFER_TP_SHIFT" data-ref="_M/SXFER_TP_SHIFT">SXFER_TP_SHIFT</dfn>	 5</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/SXFER_TP_MASK" data-ref="_M/SXFER_TP_MASK">SXFER_TP_MASK</dfn>	0xe0</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/SXFER_MO_SHIFT" data-ref="_M/SXFER_MO_SHIFT">SXFER_MO_SHIFT</dfn>  0</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/SXFER_MO_MASK" data-ref="_M/SXFER_MO_MASK">SXFER_MO_MASK</dfn>  0x3f</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/SIOP_SDID" data-ref="_M/SIOP_SDID">SIOP_SDID</dfn>	0x06 /* SCSI destination ID, R/W */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/SDID_ENCID_SHIFT" data-ref="_M/SDID_ENCID_SHIFT">SDID_ENCID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/SDID_ENCID_MASK" data-ref="_M/SDID_ENCID_MASK">SDID_ENCID_MASK</dfn>	0x07</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/SIOP_GPREG" data-ref="_M/SIOP_GPREG">SIOP_GPREG</dfn>	0x07 /* General purpose, R/W */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/GPREG_GPIO4" data-ref="_M/GPREG_GPIO4">GPREG_GPIO4</dfn>	0x10	/* 875 only */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GPREG_GPIO3" data-ref="_M/GPREG_GPIO3">GPREG_GPIO3</dfn>	0x08	/* 875 only */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/GPREG_GPIO2" data-ref="_M/GPREG_GPIO2">GPREG_GPIO2</dfn>	0x04	/* 875 only */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/GPREG_GPIO1" data-ref="_M/GPREG_GPIO1">GPREG_GPIO1</dfn>	0x02</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/GPREG_GPIO0" data-ref="_M/GPREG_GPIO0">GPREG_GPIO0</dfn>	0x01</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/SIOP_SFBR" data-ref="_M/SIOP_SFBR">SIOP_SFBR</dfn>	0x08 /* SCSI first byte received, R/W */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/SIOP_SOCL" data-ref="_M/SIOP_SOCL">SIOP_SOCL</dfn>	0x09 /* SCSI output control latch, RW */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/SIOP_SSID" data-ref="_M/SIOP_SSID">SIOP_SSID</dfn>	0x0A /* SCSI selector ID, RO */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/SSID_VAL" data-ref="_M/SSID_VAL">SSID_VAL</dfn>	0x80</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/SSID_ENCID_SHIFT" data-ref="_M/SSID_ENCID_SHIFT">SSID_ENCID_SHIFT</dfn> 0</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/SSID_ENCID_MASK" data-ref="_M/SSID_ENCID_MASK">SSID_ENCID_MASK</dfn> 0x0f</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/SIOP_SBCL" data-ref="_M/SIOP_SBCL">SIOP_SBCL</dfn>	0x0B /* SCSI control line, RO */</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/SIOP_DSTAT" data-ref="_M/SIOP_DSTAT">SIOP_DSTAT</dfn>	0x0C /* DMA status, RO */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/DSTAT_DFE" data-ref="_M/DSTAT_DFE">DSTAT_DFE</dfn>	0x80</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/DSTAT_MDPE" data-ref="_M/DSTAT_MDPE">DSTAT_MDPE</dfn>	0x40</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/DSTAT_BF" data-ref="_M/DSTAT_BF">DSTAT_BF</dfn>	0x20</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/DSTAT_ABRT" data-ref="_M/DSTAT_ABRT">DSTAT_ABRT</dfn>	0x10</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/DSTAT_SSI" data-ref="_M/DSTAT_SSI">DSTAT_SSI</dfn>	0x08</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/DSTAT_SIR" data-ref="_M/DSTAT_SIR">DSTAT_SIR</dfn>	0x04</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/DSTAT_IID" data-ref="_M/DSTAT_IID">DSTAT_IID</dfn>	0x01</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SIOP_SSTAT0" data-ref="_M/SIOP_SSTAT0">SIOP_SSTAT0</dfn>	0x0D /* STSI status 0, RO */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_ILF" data-ref="_M/SSTAT0_ILF">SSTAT0_ILF</dfn>	0x80</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_ORF" data-ref="_M/SSTAT0_ORF">SSTAT0_ORF</dfn>	0x40</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_OLF" data-ref="_M/SSTAT0_OLF">SSTAT0_OLF</dfn>	0x20</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_AIP" data-ref="_M/SSTAT0_AIP">SSTAT0_AIP</dfn>	0x10</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_LOA" data-ref="_M/SSTAT0_LOA">SSTAT0_LOA</dfn>	0x08</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_WOA" data-ref="_M/SSTAT0_WOA">SSTAT0_WOA</dfn>	0x04</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_RST" data-ref="_M/SSTAT0_RST">SSTAT0_RST</dfn>	0x02</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SSTAT0_SDP" data-ref="_M/SSTAT0_SDP">SSTAT0_SDP</dfn>	0x01</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SIOP_SSTAT1" data-ref="_M/SIOP_SSTAT1">SIOP_SSTAT1</dfn>	0x0E /* STSI status 1, RO */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_FFO_SHIFT" data-ref="_M/SSTAT1_FFO_SHIFT">SSTAT1_FFO_SHIFT</dfn> 4</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_FFO_MASK" data-ref="_M/SSTAT1_FFO_MASK">SSTAT1_FFO_MASK</dfn> 0x80</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_SDPL" data-ref="_M/SSTAT1_SDPL">SSTAT1_SDPL</dfn>	0x08</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_MSG" data-ref="_M/SSTAT1_MSG">SSTAT1_MSG</dfn>	0x04</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_CD" data-ref="_M/SSTAT1_CD">SSTAT1_CD</dfn>	0x02</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_IO" data-ref="_M/SSTAT1_IO">SSTAT1_IO</dfn>	0x01</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_MASK" data-ref="_M/SSTAT1_PHASE_MASK">SSTAT1_PHASE_MASK</dfn> (SSTAT1_IO | SSTAT1_CD | SSTAT1_MSG)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_DATAOUT" data-ref="_M/SSTAT1_PHASE_DATAOUT">SSTAT1_PHASE_DATAOUT</dfn>	0</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_DATAIN" data-ref="_M/SSTAT1_PHASE_DATAIN">SSTAT1_PHASE_DATAIN</dfn>	SSTAT1_IO</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_CMD" data-ref="_M/SSTAT1_PHASE_CMD">SSTAT1_PHASE_CMD</dfn>	SSTAT1_CD</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_STATUS" data-ref="_M/SSTAT1_PHASE_STATUS">SSTAT1_PHASE_STATUS</dfn>	(SSTAT1_CD | SSTAT1_IO)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_MSGOUT" data-ref="_M/SSTAT1_PHASE_MSGOUT">SSTAT1_PHASE_MSGOUT</dfn>	(SSTAT1_MSG | SSTAT1_CD)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/SSTAT1_PHASE_MSGIN" data-ref="_M/SSTAT1_PHASE_MSGIN">SSTAT1_PHASE_MSGIN</dfn>	(SSTAT1_MSG | SSTAT1_CD | SSTAT1_IO)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/SIOP_SSTAT2" data-ref="_M/SIOP_SSTAT2">SIOP_SSTAT2</dfn>	0x0F /* STSI status 2, RO */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_ILF1" data-ref="_M/SSTAT2_ILF1">SSTAT2_ILF1</dfn>	0x80	/* 875 only */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_ORF1" data-ref="_M/SSTAT2_ORF1">SSTAT2_ORF1</dfn>	0x40	/* 875 only */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_OLF1" data-ref="_M/SSTAT2_OLF1">SSTAT2_OLF1</dfn>	0x20	/* 875 only */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_FF4" data-ref="_M/SSTAT2_FF4">SSTAT2_FF4</dfn>	0x10	/* 875 only */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_SPL1" data-ref="_M/SSTAT2_SPL1">SSTAT2_SPL1</dfn>	0x08	/* 875 only */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_DF" data-ref="_M/SSTAT2_DF">SSTAT2_DF</dfn>	0x04	/* 875 only */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_LDSC" data-ref="_M/SSTAT2_LDSC">SSTAT2_LDSC</dfn>	0x02</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/SSTAT2_SDP1" data-ref="_M/SSTAT2_SDP1">SSTAT2_SDP1</dfn>	0x01	/* 875 only */</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/SIOP_DSA" data-ref="_M/SIOP_DSA">SIOP_DSA</dfn>	0x10 /* data struct addr, R/W */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/SIOP_ISTAT" data-ref="_M/SIOP_ISTAT">SIOP_ISTAT</dfn>	0x14 /* IRQ status, R/W */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ISTAT_ABRT" data-ref="_M/ISTAT_ABRT">ISTAT_ABRT</dfn>	0x80</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ISTAT_SRST" data-ref="_M/ISTAT_SRST">ISTAT_SRST</dfn>	0x40</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/ISTAT_SIGP" data-ref="_M/ISTAT_SIGP">ISTAT_SIGP</dfn>	0x20</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ISTAT_SEM" data-ref="_M/ISTAT_SEM">ISTAT_SEM</dfn>	0x10</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ISTAT_CON" data-ref="_M/ISTAT_CON">ISTAT_CON</dfn>	0x08</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/ISTAT_INTF" data-ref="_M/ISTAT_INTF">ISTAT_INTF</dfn>	0x04</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/ISTAT_SIP" data-ref="_M/ISTAT_SIP">ISTAT_SIP</dfn>	0x02</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/ISTAT_DIP" data-ref="_M/ISTAT_DIP">ISTAT_DIP</dfn>	0x01</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST0" data-ref="_M/SIOP_CTEST0">SIOP_CTEST0</dfn>	0x18 /* Chip test 0, R/W */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/CTEST0_EHP" data-ref="_M/CTEST0_EHP">CTEST0_EHP</dfn>	0x04    /* 720/770 */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST1" data-ref="_M/SIOP_CTEST1">SIOP_CTEST1</dfn>	0x19 /* Chip test 1, R/W */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST2" data-ref="_M/SIOP_CTEST2">SIOP_CTEST2</dfn>	0x1A /* Chip test 2, R/W */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/CTEST2_SRTCH" data-ref="_M/CTEST2_SRTCH">CTEST2_SRTCH</dfn>	0x04	/* 875 only */</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST3" data-ref="_M/SIOP_CTEST3">SIOP_CTEST3</dfn>	0x1B /* Chip test 3, R/W */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CTEST3_FLF" data-ref="_M/CTEST3_FLF">CTEST3_FLF</dfn>	0x08</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CTEST3_CLF" data-ref="_M/CTEST3_CLF">CTEST3_CLF</dfn>	0x04</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/CTEST3_FM" data-ref="_M/CTEST3_FM">CTEST3_FM</dfn>	0x02</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/CTEST3_WRIE" data-ref="_M/CTEST3_WRIE">CTEST3_WRIE</dfn>	0x01</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SIOP_TEMP" data-ref="_M/SIOP_TEMP">SIOP_TEMP</dfn>	0x1C /* Temp register (used by CALL/RET), R/W */</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SIOP_DFIFO" data-ref="_M/SIOP_DFIFO">SIOP_DFIFO</dfn>	0x20 /* DMA FIFO */</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST4" data-ref="_M/SIOP_CTEST4">SIOP_CTEST4</dfn>	0x21 /* Chip test 4, R/W */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CTEST4_MUX" data-ref="_M/CTEST4_MUX">CTEST4_MUX</dfn>	0x80    /* 720/770 */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/CTEST4_BDIS" data-ref="_M/CTEST4_BDIS">CTEST4_BDIS</dfn>	0x80</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/CTEST_ZMOD" data-ref="_M/CTEST_ZMOD">CTEST_ZMOD</dfn>	0x40</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CTEST_ZSD" data-ref="_M/CTEST_ZSD">CTEST_ZSD</dfn>	0x20</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/CTEST_SRTM" data-ref="_M/CTEST_SRTM">CTEST_SRTM</dfn>	0x10</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CTEST_MPEE" data-ref="_M/CTEST_MPEE">CTEST_MPEE</dfn>	0x08</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST5" data-ref="_M/SIOP_CTEST5">SIOP_CTEST5</dfn>	0x22 /* Chip test 5, R/W */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/CTEST5_ADCK" data-ref="_M/CTEST5_ADCK">CTEST5_ADCK</dfn>	0x80</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/CTEST5_BBCK" data-ref="_M/CTEST5_BBCK">CTEST5_BBCK</dfn>	0x40</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/CTEST5_DFS" data-ref="_M/CTEST5_DFS">CTEST5_DFS</dfn>	0x20</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/CTEST5_MASR" data-ref="_M/CTEST5_MASR">CTEST5_MASR</dfn>	0x10</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/CTEST5_DDIR" data-ref="_M/CTEST5_DDIR">CTEST5_DDIR</dfn>	0x08</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/CTEST5_BOMASK" data-ref="_M/CTEST5_BOMASK">CTEST5_BOMASK</dfn>	0x03</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/SIOP_CTEST6" data-ref="_M/SIOP_CTEST6">SIOP_CTEST6</dfn>	0x23 /* Chip test 6, R/W */</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SIOP_DBC" data-ref="_M/SIOP_DBC">SIOP_DBC</dfn>	0x24 /* DMA byte counter, R/W */</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SIOP_DCMD" data-ref="_M/SIOP_DCMD">SIOP_DCMD</dfn>	0x27 /* DMA command, R/W */</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SIOP_DNAD" data-ref="_M/SIOP_DNAD">SIOP_DNAD</dfn>	0x28 /* DMA next addr, R/W */</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/SIOP_DSP" data-ref="_M/SIOP_DSP">SIOP_DSP</dfn>	0x2C /* DMA scripts pointer, R/W */</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/SIOP_DSPS" data-ref="_M/SIOP_DSPS">SIOP_DSPS</dfn>	0x30 /* DMA scripts pointer save, R/W */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHA" data-ref="_M/SIOP_SCRATCHA">SIOP_SCRATCHA</dfn>	0x34 /* scratch register A. R/W */</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/SIOP_DMODE" data-ref="_M/SIOP_DMODE">SIOP_DMODE</dfn>	0x38 /* DMA mode, R/W */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/DMODE_BL_SHIFT" data-ref="_M/DMODE_BL_SHIFT">DMODE_BL_SHIFT</dfn>   6</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DMODE_BL_MASK" data-ref="_M/DMODE_BL_MASK">DMODE_BL_MASK</dfn>	0xC0</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/DMODE_SIOM" data-ref="_M/DMODE_SIOM">DMODE_SIOM</dfn>	0x20</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/DMODE_DIOM" data-ref="_M/DMODE_DIOM">DMODE_DIOM</dfn>	0x10</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DMODE_ERL" data-ref="_M/DMODE_ERL">DMODE_ERL</dfn>	0x08</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/DMODE_ERMP" data-ref="_M/DMODE_ERMP">DMODE_ERMP</dfn>	0x04</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/DMODE_BOF" data-ref="_M/DMODE_BOF">DMODE_BOF</dfn>	0x02</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/DMODE_MAN" data-ref="_M/DMODE_MAN">DMODE_MAN</dfn>	0x01</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/SIOP_DIEN" data-ref="_M/SIOP_DIEN">SIOP_DIEN</dfn>	0x39 /* DMA interrupt enable, R/W */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/DIEN_MDPE" data-ref="_M/DIEN_MDPE">DIEN_MDPE</dfn>	0x40</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/DIEN_BF" data-ref="_M/DIEN_BF">DIEN_BF</dfn>		0x20</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/DIEN_AVRT" data-ref="_M/DIEN_AVRT">DIEN_AVRT</dfn>	0x10</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/DIEN_SSI" data-ref="_M/DIEN_SSI">DIEN_SSI</dfn>	0x08</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/DIEN_SIR" data-ref="_M/DIEN_SIR">DIEN_SIR</dfn>	0x04</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/DIEN_IID" data-ref="_M/DIEN_IID">DIEN_IID</dfn>	0x01</u></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/SIOP_SBR" data-ref="_M/SIOP_SBR">SIOP_SBR</dfn>	0x3A /* scratch byte register, R/W */</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/SIOP_DCNTL" data-ref="_M/SIOP_DCNTL">SIOP_DCNTL</dfn>	0x3B /* DMA control, R/W */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/DCNTL_CLSE" data-ref="_M/DCNTL_CLSE">DCNTL_CLSE</dfn>	0x80</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/DCNTL_PFF" data-ref="_M/DCNTL_PFF">DCNTL_PFF</dfn>	0x40</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/DCNTL_EA" data-ref="_M/DCNTL_EA">DCNTL_EA</dfn>	0x20    /* 720/770 */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/DCNTL_PFEN" data-ref="_M/DCNTL_PFEN">DCNTL_PFEN</dfn>	0x20    /* 8xx */</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/DCNTL_SSM" data-ref="_M/DCNTL_SSM">DCNTL_SSM</dfn>	0x10</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/DCNTL_IRQM" data-ref="_M/DCNTL_IRQM">DCNTL_IRQM</dfn>	0x08</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/DCNTL_STD" data-ref="_M/DCNTL_STD">DCNTL_STD</dfn>	0x04</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/DCNTL_IRQD" data-ref="_M/DCNTL_IRQD">DCNTL_IRQD</dfn>	0x02</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/DCNTL_COM" data-ref="_M/DCNTL_COM">DCNTL_COM</dfn>	0x01</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/SIOP_ADDER" data-ref="_M/SIOP_ADDER">SIOP_ADDER</dfn>	0x3C /* adder output sum, RO */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/SIOP_SIEN0" data-ref="_M/SIOP_SIEN0">SIOP_SIEN0</dfn>	0x40 /* SCSI interrupt enable 0, R/W */</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/SIEN0_MA" data-ref="_M/SIEN0_MA">SIEN0_MA</dfn>	0x80</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SIEN0_CMP" data-ref="_M/SIEN0_CMP">SIEN0_CMP</dfn>	0x40</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SIEN0_SEL" data-ref="_M/SIEN0_SEL">SIEN0_SEL</dfn>	0x20</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SIEN0_RSL" data-ref="_M/SIEN0_RSL">SIEN0_RSL</dfn>	0x10</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SIEN0_SGE" data-ref="_M/SIEN0_SGE">SIEN0_SGE</dfn>	0x08</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SIEN0_UDC" data-ref="_M/SIEN0_UDC">SIEN0_UDC</dfn>	0x04</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/SIEN0_SRT" data-ref="_M/SIEN0_SRT">SIEN0_SRT</dfn>	0x02</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/SIEN0_PAR" data-ref="_M/SIEN0_PAR">SIEN0_PAR</dfn>	0x01</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/SIOP_SIEN1" data-ref="_M/SIOP_SIEN1">SIOP_SIEN1</dfn>	0x41 /* SCSI interrupt enable 1, R/W */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/SIEN1_SBMC" data-ref="_M/SIEN1_SBMC">SIEN1_SBMC</dfn>	0x10 /* 895 only */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/SIEN1_STO" data-ref="_M/SIEN1_STO">SIEN1_STO</dfn>	0x04</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/SIEN1_GEN" data-ref="_M/SIEN1_GEN">SIEN1_GEN</dfn>	0x02</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/SIEN1_HTH" data-ref="_M/SIEN1_HTH">SIEN1_HTH</dfn>	0x01</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/SIOP_SIST0" data-ref="_M/SIOP_SIST0">SIOP_SIST0</dfn>	0x42 /* SCSI interrupt status 0, RO */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/SIST0_MA" data-ref="_M/SIST0_MA">SIST0_MA</dfn>	0x80</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/SIST0_CMP" data-ref="_M/SIST0_CMP">SIST0_CMP</dfn>	0x40</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/SIST0_SEL" data-ref="_M/SIST0_SEL">SIST0_SEL</dfn>	0x20</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/SIST0_RSL" data-ref="_M/SIST0_RSL">SIST0_RSL</dfn>	0x10</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/SIST0_SGE" data-ref="_M/SIST0_SGE">SIST0_SGE</dfn>	0x08</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/SIST0_UDC" data-ref="_M/SIST0_UDC">SIST0_UDC</dfn>	0x04</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/SIST0_RST" data-ref="_M/SIST0_RST">SIST0_RST</dfn>	0x02</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/SIST0_PAR" data-ref="_M/SIST0_PAR">SIST0_PAR</dfn>	0x01</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/SIOP_SIST1" data-ref="_M/SIOP_SIST1">SIOP_SIST1</dfn>	0x43 /* SCSI interrupt status 1, RO */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/SIST1_SBMC" data-ref="_M/SIST1_SBMC">SIST1_SBMC</dfn>	0x10 /* 895 only */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/SIST1_STO" data-ref="_M/SIST1_STO">SIST1_STO</dfn>	0x04</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/SIST1_GEN" data-ref="_M/SIST1_GEN">SIST1_GEN</dfn>	0x02</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/SIST1_HTH" data-ref="_M/SIST1_HTH">SIST1_HTH</dfn>	0x01</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/SIOP_SLPAR" data-ref="_M/SIOP_SLPAR">SIOP_SLPAR</dfn>	0x44 /* scsi longitudinal parity, R/W */</u></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/SIOP_SWIDE" data-ref="_M/SIOP_SWIDE">SIOP_SWIDE</dfn>	0x45 /* scsi wide residue, RW, 875 only */</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/SIOP_MACNTL" data-ref="_M/SIOP_MACNTL">SIOP_MACNTL</dfn>	0x46 /* memory access control, R/W */</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/SIOP_GPCNTL" data-ref="_M/SIOP_GPCNTL">SIOP_GPCNTL</dfn>	0x47 /* General Purpose Pin control, R/W */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_ME" data-ref="_M/GPCNTL_ME">GPCNTL_ME</dfn>	0x80	/* 875 only */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_FE" data-ref="_M/GPCNTL_FE">GPCNTL_FE</dfn>	0x40	/* 875 only */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_IN4" data-ref="_M/GPCNTL_IN4">GPCNTL_IN4</dfn>	0x10	/* 875 only */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_IN3" data-ref="_M/GPCNTL_IN3">GPCNTL_IN3</dfn>	0x08	/* 875 only */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_IN2" data-ref="_M/GPCNTL_IN2">GPCNTL_IN2</dfn>	0x04	/* 875 only */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_IN1" data-ref="_M/GPCNTL_IN1">GPCNTL_IN1</dfn>	0x02</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/GPCNTL_IN0" data-ref="_M/GPCNTL_IN0">GPCNTL_IN0</dfn>	0x01</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/SIOP_STIME0" data-ref="_M/SIOP_STIME0">SIOP_STIME0</dfn>	0x48 /* SCSI timer 0, R/W */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/STIME0_HTH_SHIFT" data-ref="_M/STIME0_HTH_SHIFT">STIME0_HTH_SHIFT</dfn> 4</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/STIME0_HTH_MASK" data-ref="_M/STIME0_HTH_MASK">STIME0_HTH_MASK</dfn>	0xf0</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/STIME0_SEL_SHIFT" data-ref="_M/STIME0_SEL_SHIFT">STIME0_SEL_SHIFT</dfn> 0</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/STIME0_SEL_MASK" data-ref="_M/STIME0_SEL_MASK">STIME0_SEL_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/SIOP_STIME1" data-ref="_M/SIOP_STIME1">SIOP_STIME1</dfn>	0x49 /* SCSI timer 1, R/W */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/STIME1_HTHBA" data-ref="_M/STIME1_HTHBA">STIME1_HTHBA</dfn>	0x40	/* 875 only */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/STIME1_GENSF" data-ref="_M/STIME1_GENSF">STIME1_GENSF</dfn>	0x20	/* 875 only */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/STIME1_HTHSF" data-ref="_M/STIME1_HTHSF">STIME1_HTHSF</dfn>	0x10	/* 875 only */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/STIME1_GEN_SHIFT" data-ref="_M/STIME1_GEN_SHIFT">STIME1_GEN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/STIME1_GEN_MASK" data-ref="_M/STIME1_GEN_MASK">STIME1_GEN_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/SIOP_RESPID0" data-ref="_M/SIOP_RESPID0">SIOP_RESPID0</dfn>	0x4A /* response ID, R/W */</u></td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/SIOP_RESPID1" data-ref="_M/SIOP_RESPID1">SIOP_RESPID1</dfn>	0x4B /* response ID, R/W, 875-only */</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/SIOP_STEST0" data-ref="_M/SIOP_STEST0">SIOP_STEST0</dfn>	0x4C /* SCSI test 0, RO */</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/SIOP_STEST1" data-ref="_M/SIOP_STEST1">SIOP_STEST1</dfn>	0x4D /* SCSI test 1, RO, RW on 875 */</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/STEST1_DOGE" data-ref="_M/STEST1_DOGE">STEST1_DOGE</dfn>	0x20	/* 1010 only */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/STEST1_DIGE" data-ref="_M/STEST1_DIGE">STEST1_DIGE</dfn>	0x10	/* 1010 only */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/STEST1_DBLEN" data-ref="_M/STEST1_DBLEN">STEST1_DBLEN</dfn>	0x08	/* 875-only */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/STEST1_DBLSEL" data-ref="_M/STEST1_DBLSEL">STEST1_DBLSEL</dfn>	0x04	/* 875-only */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/STEST1_SCLK" data-ref="_M/STEST1_SCLK">STEST1_SCLK</dfn>	0x80</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/SIOP_STEST2" data-ref="_M/SIOP_STEST2">SIOP_STEST2</dfn>	0x4E /* SCSI test 2, RO, R/W on 875 */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/STEST2_DIF" data-ref="_M/STEST2_DIF">STEST2_DIF</dfn>	0x20	/* 875 only */</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/STEST2_EXT" data-ref="_M/STEST2_EXT">STEST2_EXT</dfn>	0x02</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/SIOP_STEST3" data-ref="_M/SIOP_STEST3">SIOP_STEST3</dfn>	0x4F /* SCSI test 3, RO, RW on 875 */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/STEST3_TE" data-ref="_M/STEST3_TE">STEST3_TE</dfn>	0x80</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/STEST3_HSC" data-ref="_M/STEST3_HSC">STEST3_HSC</dfn>	0x20</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/SIOP_STEST4" data-ref="_M/SIOP_STEST4">SIOP_STEST4</dfn>	0x52 /* SCSI test 4, 895 only */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/STEST4_MODE_MASK" data-ref="_M/STEST4_MODE_MASK">STEST4_MODE_MASK</dfn> 0xc0</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/STEST4_MODE_DIF" data-ref="_M/STEST4_MODE_DIF">STEST4_MODE_DIF</dfn>	0x40</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/STEST4_MODE_SE" data-ref="_M/STEST4_MODE_SE">STEST4_MODE_SE</dfn>	0x80</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/STEST4_MODE_LVD" data-ref="_M/STEST4_MODE_LVD">STEST4_MODE_LVD</dfn>	0xc0</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/STEST4_LOCK" data-ref="_M/STEST4_LOCK">STEST4_LOCK</dfn>	0x20</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/STEST4_" data-ref="_M/STEST4_">STEST4_</dfn></u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/SIOP_SIDL" data-ref="_M/SIOP_SIDL">SIOP_SIDL</dfn>	0x50 /* SCSI input data latch, RO */</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/SIOP_SODL" data-ref="_M/SIOP_SODL">SIOP_SODL</dfn>	0x54 /* SCSI output data latch, R/W */</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/SIOP_SBDL" data-ref="_M/SIOP_SBDL">SIOP_SBDL</dfn>	0x58 /* SCSI bus data lines, RO */</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHB" data-ref="_M/SIOP_SCRATCHB">SIOP_SCRATCHB</dfn>	0x5C /* Scratch register B, R/W */</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHC" data-ref="_M/SIOP_SCRATCHC">SIOP_SCRATCHC</dfn>	0x60 /* Scratch register C, R/W, 875 only */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHD" data-ref="_M/SIOP_SCRATCHD">SIOP_SCRATCHD</dfn>	0x64 /* Scratch register D, R/W, 875-only */</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHE" data-ref="_M/SIOP_SCRATCHE">SIOP_SCRATCHE</dfn>	0x68 /* Scratch register E, R/W, 875-only */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHF" data-ref="_M/SIOP_SCRATCHF">SIOP_SCRATCHF</dfn>	0x6c /* Scratch register F, R/W, 875-only */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHG" data-ref="_M/SIOP_SCRATCHG">SIOP_SCRATCHG</dfn>	0x70 /* Scratch register G, R/W, 875-only */</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHH" data-ref="_M/SIOP_SCRATCHH">SIOP_SCRATCHH</dfn>	0x74 /* Scratch register H, R/W, 875-only */</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHI" data-ref="_M/SIOP_SCRATCHI">SIOP_SCRATCHI</dfn>	0x78 /* Scratch register I, R/W, 875-only */</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCRATCHJ" data-ref="_M/SIOP_SCRATCHJ">SIOP_SCRATCHJ</dfn>	0x7c /* Scratch register J, R/W, 875-only */</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/SIOP_SCNTL4" data-ref="_M/SIOP_SCNTL4">SIOP_SCNTL4</dfn>	0xBC /* SCSI control 4, R/W, 1010-only */</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/SCNTL4_XCLKS_ST" data-ref="_M/SCNTL4_XCLKS_ST">SCNTL4_XCLKS_ST</dfn>	0x01</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/SCNTL4_XCLKS_DT" data-ref="_M/SCNTL4_XCLKS_DT">SCNTL4_XCLKS_DT</dfn>	0x02</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/SCNTL4_XCLKH_ST" data-ref="_M/SCNTL4_XCLKH_ST">SCNTL4_XCLKH_ST</dfn>	0x04</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/SCNTL4_XCLKH_DT" data-ref="_M/SCNTL4_XCLKH_DT">SCNTL4_XCLKH_DT</dfn>	0x08</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/SCNTL4_AIPEN" data-ref="_M/SCNTL4_AIPEN">SCNTL4_AIPEN</dfn>	0x40</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/SCNTL4_U3EN" data-ref="_M/SCNTL4_U3EN">SCNTL4_U3EN</dfn>	0x80</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/SIOP_DFBC" data-ref="_M/SIOP_DFBC">SIOP_DFBC</dfn>	0xf0 /* DMA fifo byte count, RO */</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/SIOP_AIPCNTL0" data-ref="_M/SIOP_AIPCNTL0">SIOP_AIPCNTL0</dfn>	0xbe	/* AIP Control 0, 1010-only */</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL0_ERRLIVE" data-ref="_M/AIPCNTL0_ERRLIVE">AIPCNTL0_ERRLIVE</dfn> 0x04	/* AIP error status, live */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL0_ERR" data-ref="_M/AIPCNTL0_ERR">AIPCNTL0_ERR</dfn>	0x02	/* AIP error status, latched */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL0_PARITYERRs" data-ref="_M/AIPCNTL0_PARITYERRs">AIPCNTL0_PARITYERRs</dfn> 0x01 /* Parity error */</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/SIOP_AIPCNTL1" data-ref="_M/SIOP_AIPCNTL1">SIOP_AIPCNTL1</dfn>	0xbf	/* AIP Control 1, 1010-only */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL1_DIS" data-ref="_M/AIPCNTL1_DIS">AIPCNTL1_DIS</dfn>	0x08	/* disable AIP generation, 1010-66 only */</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL1_RSETERR" data-ref="_M/AIPCNTL1_RSETERR">AIPCNTL1_RSETERR</dfn> 0x04	/* reset AIP error 1010-66 only */</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL1_FB" data-ref="_M/AIPCNTL1_FB">AIPCNTL1_FB</dfn>	0x02	/* force bad AIP value 1010-66 only */</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/AIPCNTL1_RSET" data-ref="_M/AIPCNTL1_RSET">AIPCNTL1_RSET</dfn>	0x01	/* reset AIP sequence value 1010-66 only */</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><i>/*</i></td></tr>
<tr><th id="408">408</th><td><i> * Non-volatile configuration settings stored in the EEPROM.  There</i></td></tr>
<tr><th id="409">409</th><td><i> * are at least two known formats: Symbios Logic format and Tekram format.</i></td></tr>
<tr><th id="410">410</th><td><i> */</i></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/SIOP_NVRAM_SYM_SIZE" data-ref="_M/SIOP_NVRAM_SYM_SIZE">SIOP_NVRAM_SYM_SIZE</dfn>		368</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/SIOP_NVRAM_SYM_ADDRESS" data-ref="_M/SIOP_NVRAM_SYM_ADDRESS">SIOP_NVRAM_SYM_ADDRESS</dfn>		0x100</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><b>struct</b> <dfn class="type def" id="nvram_symbios" title='nvram_symbios' data-ref="nvram_symbios" data-ref-filename="nvram_symbios">nvram_symbios</dfn> {</td></tr>
<tr><th id="416">416</th><td>	<i>/* Header (6 bytes) */</i></td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::type" title='nvram_symbios::type' data-ref="nvram_symbios::type" data-ref-filename="nvram_symbios..type">type</dfn>;		<i>/* 0x0000 */</i></td></tr>
<tr><th id="418">418</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::byte_count" title='nvram_symbios::byte_count' data-ref="nvram_symbios::byte_count" data-ref-filename="nvram_symbios..byte_count">byte_count</dfn>;	<i>/* excluding header/trailer */</i></td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::checksum" title='nvram_symbios::checksum' data-ref="nvram_symbios::checksum" data-ref-filename="nvram_symbios..checksum">checksum</dfn>;</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>	<i>/* Adapter configuration (20 bytes) */</i></td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::v_major" title='nvram_symbios::v_major' data-ref="nvram_symbios::v_major" data-ref-filename="nvram_symbios..v_major">v_major</dfn>;</td></tr>
<tr><th id="423">423</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::v_minor" title='nvram_symbios::v_minor' data-ref="nvram_symbios::v_minor" data-ref-filename="nvram_symbios..v_minor">v_minor</dfn>;</td></tr>
<tr><th id="424">424</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvram_symbios::boot_crc" title='nvram_symbios::boot_crc' data-ref="nvram_symbios::boot_crc" data-ref-filename="nvram_symbios..boot_crc">boot_crc</dfn>;</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::flags" title='nvram_symbios::flags' data-ref="nvram_symbios::flags" data-ref-filename="nvram_symbios..flags">flags</dfn>;</td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_F_SCAM_ENABLE" data-ref="_M/NVRAM_SYM_F_SCAM_ENABLE">NVRAM_SYM_F_SCAM_ENABLE</dfn>		0x0001</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_F_PARITY_ENABLE" data-ref="_M/NVRAM_SYM_F_PARITY_ENABLE">NVRAM_SYM_F_PARITY_ENABLE</dfn>	0x0002</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_F_VERBOSE_MESSAGES" data-ref="_M/NVRAM_SYM_F_VERBOSE_MESSAGES">NVRAM_SYM_F_VERBOSE_MESSAGES</dfn>	0x0004</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_F_CHS_MAPPING" data-ref="_M/NVRAM_SYM_F_CHS_MAPPING">NVRAM_SYM_F_CHS_MAPPING</dfn>		0x0008</u></td></tr>
<tr><th id="430">430</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::flags1" title='nvram_symbios::flags1' data-ref="nvram_symbios::flags1" data-ref-filename="nvram_symbios..flags1">flags1</dfn>;</td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_F1_SCAN_HI_LO" data-ref="_M/NVRAM_SYM_F1_SCAN_HI_LO">NVRAM_SYM_F1_SCAN_HI_LO</dfn>		0x0001</u></td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::term_state" title='nvram_symbios::term_state' data-ref="nvram_symbios::term_state" data-ref-filename="nvram_symbios..term_state">term_state</dfn>;</td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TERM_CANT_PROGRAM" data-ref="_M/NVRAM_SYM_TERM_CANT_PROGRAM">NVRAM_SYM_TERM_CANT_PROGRAM</dfn>	0</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TERM_ENABLED" data-ref="_M/NVRAM_SYM_TERM_ENABLED">NVRAM_SYM_TERM_ENABLED</dfn>		1</u></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TERM_DISABLED" data-ref="_M/NVRAM_SYM_TERM_DISABLED">NVRAM_SYM_TERM_DISABLED</dfn>		2</u></td></tr>
<tr><th id="436">436</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios::rmvbl_flags" title='nvram_symbios::rmvbl_flags' data-ref="nvram_symbios::rmvbl_flags" data-ref-filename="nvram_symbios..rmvbl_flags">rmvbl_flags</dfn>;</td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_RMVBL_NO_SUPPORT" data-ref="_M/NVRAM_SYM_RMVBL_NO_SUPPORT">NVRAM_SYM_RMVBL_NO_SUPPORT</dfn>	0</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_RMVBL_BOOT_DEVICE" data-ref="_M/NVRAM_SYM_RMVBL_BOOT_DEVICE">NVRAM_SYM_RMVBL_BOOT_DEVICE</dfn>	1</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_RMVBL_MEDIA_INSTALLED" data-ref="_M/NVRAM_SYM_RMVBL_MEDIA_INSTALLED">NVRAM_SYM_RMVBL_MEDIA_INSTALLED</dfn>	2</u></td></tr>
<tr><th id="440">440</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::host_id" title='nvram_symbios::host_id' data-ref="nvram_symbios::host_id" data-ref-filename="nvram_symbios..host_id">host_id</dfn>;</td></tr>
<tr><th id="441">441</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::num_hba" title='nvram_symbios::num_hba' data-ref="nvram_symbios::num_hba" data-ref-filename="nvram_symbios..num_hba">num_hba</dfn>;</td></tr>
<tr><th id="442">442</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::num_devices" title='nvram_symbios::num_devices' data-ref="nvram_symbios::num_devices" data-ref-filename="nvram_symbios..num_devices">num_devices</dfn>;</td></tr>
<tr><th id="443">443</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::max_scam_devices" title='nvram_symbios::max_scam_devices' data-ref="nvram_symbios::max_scam_devices" data-ref-filename="nvram_symbios..max_scam_devices">max_scam_devices</dfn>;</td></tr>
<tr><th id="444">444</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::num_valid_scam_devices" title='nvram_symbios::num_valid_scam_devices' data-ref="nvram_symbios::num_valid_scam_devices" data-ref-filename="nvram_symbios..num_valid_scam_devices">num_valid_scam_devices</dfn>;</td></tr>
<tr><th id="445">445</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::rsvd" title='nvram_symbios::rsvd' data-ref="nvram_symbios::rsvd" data-ref-filename="nvram_symbios..rsvd">rsvd</dfn>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>	<i>/* Boot order (14 bytes x 4) */</i></td></tr>
<tr><th id="448">448</th><td>	<b>struct</b> <dfn class="type def" id="nvram_symbios_host" title='nvram_symbios_host' data-ref="nvram_symbios_host" data-ref-filename="nvram_symbios_host"><a class="type" href="#nvram_symbios_host" title='nvram_symbios_host' data-ref="nvram_symbios_host" data-ref-filename="nvram_symbios_host">nvram_symbios_host</a></dfn> {</td></tr>
<tr><th id="449">449</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_host::type" title='nvram_symbios_host::type' data-ref="nvram_symbios_host::type" data-ref-filename="nvram_symbios_host..type">type</dfn>;		<i>/* 4 - 8xx */</i></td></tr>
<tr><th id="450">450</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_host::device_id" title='nvram_symbios_host::device_id' data-ref="nvram_symbios_host::device_id" data-ref-filename="nvram_symbios_host..device_id">device_id</dfn>;	<i>/* PCI device ID */</i></td></tr>
<tr><th id="451">451</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_host::vendor_id" title='nvram_symbios_host::vendor_id' data-ref="nvram_symbios_host::vendor_id" data-ref-filename="nvram_symbios_host..vendor_id">vendor_id</dfn>;	<i>/* PCI vendor ID */</i></td></tr>
<tr><th id="452">452</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_host::bus_nr" title='nvram_symbios_host::bus_nr' data-ref="nvram_symbios_host::bus_nr" data-ref-filename="nvram_symbios_host..bus_nr">bus_nr</dfn>;		<i>/* PCI bus number */</i></td></tr>
<tr><th id="453">453</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_host::device_fn" title='nvram_symbios_host::device_fn' data-ref="nvram_symbios_host::device_fn" data-ref-filename="nvram_symbios_host..device_fn">device_fn</dfn>;	<i>/* PCI device/func # &lt;&lt; 3 */</i></td></tr>
<tr><th id="454">454</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_host::word8" title='nvram_symbios_host::word8' data-ref="nvram_symbios_host::word8" data-ref-filename="nvram_symbios_host..word8">word8</dfn>;</td></tr>
<tr><th id="455">455</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_host::flags" title='nvram_symbios_host::flags' data-ref="nvram_symbios_host::flags" data-ref-filename="nvram_symbios_host..flags">flags</dfn>;</td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_HOST_F_SCAN_AT_BOOT" data-ref="_M/NVRAM_SYM_HOST_F_SCAN_AT_BOOT">NVRAM_SYM_HOST_F_SCAN_AT_BOOT</dfn>	0x0001</u></td></tr>
<tr><th id="457">457</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_host::io_port" title='nvram_symbios_host::io_port' data-ref="nvram_symbios_host::io_port" data-ref-filename="nvram_symbios_host..io_port">io_port</dfn>;	<i>/* PCI I/O address */</i></td></tr>
<tr><th id="458">458</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="decl field" id="nvram_symbios::host" title='nvram_symbios::host' data-ref="nvram_symbios::host" data-ref-filename="nvram_symbios..host">host</dfn>[<var>4</var>];</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>	<i>/* Targets (8 bytes x 16) */</i></td></tr>
<tr><th id="461">461</th><td>	<b>struct</b> <dfn class="type def" id="nvram_symbios_target" title='nvram_symbios_target' data-ref="nvram_symbios_target" data-ref-filename="nvram_symbios_target"><a class="type" href="#nvram_symbios_target" title='nvram_symbios_target' data-ref="nvram_symbios_target" data-ref-filename="nvram_symbios_target">nvram_symbios_target</a></dfn> {</td></tr>
<tr><th id="462">462</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_target::flags" title='nvram_symbios_target::flags' data-ref="nvram_symbios_target::flags" data-ref-filename="nvram_symbios_target..flags">flags</dfn>;</td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TARG_F_DISCONNECT_EN" data-ref="_M/NVRAM_SYM_TARG_F_DISCONNECT_EN">NVRAM_SYM_TARG_F_DISCONNECT_EN</dfn>	0x0001</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TARG_F_SCAN_AT_BOOT" data-ref="_M/NVRAM_SYM_TARG_F_SCAN_AT_BOOT">NVRAM_SYM_TARG_F_SCAN_AT_BOOT</dfn>	0x0002</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TARG_F_SCAN_LUNS" data-ref="_M/NVRAM_SYM_TARG_F_SCAN_LUNS">NVRAM_SYM_TARG_F_SCAN_LUNS</dfn>	0x0004</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_TARG_F_TQ_EN" data-ref="_M/NVRAM_SYM_TARG_F_TQ_EN">NVRAM_SYM_TARG_F_TQ_EN</dfn>		0x0008</u></td></tr>
<tr><th id="467">467</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_target::rsvd" title='nvram_symbios_target::rsvd' data-ref="nvram_symbios_target::rsvd" data-ref-filename="nvram_symbios_target..rsvd">rsvd</dfn>;</td></tr>
<tr><th id="468">468</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_target::bus_width" title='nvram_symbios_target::bus_width' data-ref="nvram_symbios_target::bus_width" data-ref-filename="nvram_symbios_target..bus_width">bus_width</dfn>;</td></tr>
<tr><th id="469">469</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_target::sync_offset" title='nvram_symbios_target::sync_offset' data-ref="nvram_symbios_target::sync_offset" data-ref-filename="nvram_symbios_target..sync_offset">sync_offset</dfn>;	<i>/* 8, 16, etc. */</i></td></tr>
<tr><th id="470">470</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_target::sync_period" title='nvram_symbios_target::sync_period' data-ref="nvram_symbios_target::sync_period" data-ref-filename="nvram_symbios_target..sync_period">sync_period</dfn>;	<i>/* 4 * factor */</i></td></tr>
<tr><th id="471">471</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_target::timeout" title='nvram_symbios_target::timeout' data-ref="nvram_symbios_target::timeout" data-ref-filename="nvram_symbios_target..timeout">timeout</dfn>;</td></tr>
<tr><th id="472">472</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="decl field" id="nvram_symbios::target" title='nvram_symbios::target' data-ref="nvram_symbios::target" data-ref-filename="nvram_symbios..target">target</dfn>[<var>16</var>];</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>	<i>/* SCAM table (8 bytes x 4) */</i></td></tr>
<tr><th id="475">475</th><td>	<b>struct</b> <dfn class="type def" id="nvram_symbios_scam" title='nvram_symbios_scam' data-ref="nvram_symbios_scam" data-ref-filename="nvram_symbios_scam"><a class="type" href="#nvram_symbios_scam" title='nvram_symbios_scam' data-ref="nvram_symbios_scam" data-ref-filename="nvram_symbios_scam">nvram_symbios_scam</a></dfn> {</td></tr>
<tr><th id="476">476</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_scam::id" title='nvram_symbios_scam::id' data-ref="nvram_symbios_scam::id" data-ref-filename="nvram_symbios_scam..id">id</dfn>;</td></tr>
<tr><th id="477">477</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_scam::method" title='nvram_symbios_scam::method' data-ref="nvram_symbios_scam::method" data-ref-filename="nvram_symbios_scam..method">method</dfn>;</td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_DEFAULT_METHOD" data-ref="_M/NVRAM_SYM_SCAM_DEFAULT_METHOD">NVRAM_SYM_SCAM_DEFAULT_METHOD</dfn>	0</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_DONT_ASSIGN" data-ref="_M/NVRAM_SYM_SCAM_DONT_ASSIGN">NVRAM_SYM_SCAM_DONT_ASSIGN</dfn>	1</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_SET_SPECIFIC_ID" data-ref="_M/NVRAM_SYM_SCAM_SET_SPECIFIC_ID">NVRAM_SYM_SCAM_SET_SPECIFIC_ID</dfn>	2</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_USE_ORDER_GIVEN" data-ref="_M/NVRAM_SYM_SCAM_USE_ORDER_GIVEN">NVRAM_SYM_SCAM_USE_ORDER_GIVEN</dfn>	3</u></td></tr>
<tr><th id="482">482</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_symbios_scam::status" title='nvram_symbios_scam::status' data-ref="nvram_symbios_scam::status" data-ref-filename="nvram_symbios_scam..status">status</dfn>;</td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_UNKNOWN" data-ref="_M/NVRAM_SYM_SCAM_UNKNOWN">NVRAM_SYM_SCAM_UNKNOWN</dfn>		0</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_DEVICE_NOT_FOUND" data-ref="_M/NVRAM_SYM_SCAM_DEVICE_NOT_FOUND">NVRAM_SYM_SCAM_DEVICE_NOT_FOUND</dfn>	1</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_ID_NOT_SET" data-ref="_M/NVRAM_SYM_SCAM_ID_NOT_SET">NVRAM_SYM_SCAM_ID_NOT_SET</dfn>	2</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_SYM_SCAM_ID_VALID" data-ref="_M/NVRAM_SYM_SCAM_ID_VALID">NVRAM_SYM_SCAM_ID_VALID</dfn>		3</u></td></tr>
<tr><th id="487">487</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_scam::target_id" title='nvram_symbios_scam::target_id' data-ref="nvram_symbios_scam::target_id" data-ref-filename="nvram_symbios_scam..target_id">target_id</dfn>;</td></tr>
<tr><th id="488">488</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios_scam::rsvd" title='nvram_symbios_scam::rsvd' data-ref="nvram_symbios_scam::rsvd" data-ref-filename="nvram_symbios_scam..rsvd">rsvd</dfn>;</td></tr>
<tr><th id="489">489</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="decl field" id="nvram_symbios::scam" title='nvram_symbios::scam' data-ref="nvram_symbios::scam" data-ref-filename="nvram_symbios..scam">scam</dfn>[<var>4</var>];</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::spare_devices" title='nvram_symbios::spare_devices' data-ref="nvram_symbios::spare_devices" data-ref-filename="nvram_symbios..spare_devices">spare_devices</dfn>[<var>15</var> * <var>8</var>];</td></tr>
<tr><th id="492">492</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_symbios::trailer" title='nvram_symbios::trailer' data-ref="nvram_symbios::trailer" data-ref-filename="nvram_symbios..trailer">trailer</dfn>[<var>6</var>];	<i>/* 0xfe 0xfe 0x00 0x00 0x00 0x00 */</i></td></tr>
<tr><th id="493">493</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/SIOP_NVRAM_TEK_SIZE" data-ref="_M/SIOP_NVRAM_TEK_SIZE">SIOP_NVRAM_TEK_SIZE</dfn>		64</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/SIOP_NVRAM_TEK_93c46_ADDRESS" data-ref="_M/SIOP_NVRAM_TEK_93c46_ADDRESS">SIOP_NVRAM_TEK_93c46_ADDRESS</dfn>	0</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/SIOP_NVRAM_TEK_24c16_ADDRESS" data-ref="_M/SIOP_NVRAM_TEK_24c16_ADDRESS">SIOP_NVRAM_TEK_24c16_ADDRESS</dfn>	0x40</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl def" id="tekram_sync_table" title='tekram_sync_table' data-ref="tekram_sync_table" data-ref-filename="tekram_sync_table">tekram_sync_table</dfn>[<var>16</var>] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="500">500</th><td>	<var>25</var>, <var>31</var>, <var>37</var>,  <var>43</var>,</td></tr>
<tr><th id="501">501</th><td>	<var>50</var>, <var>62</var>, <var>75</var>, <var>125</var>,</td></tr>
<tr><th id="502">502</th><td>	<var>12</var>, <var>15</var>, <var>18</var>,  <var>21</var>,</td></tr>
<tr><th id="503">503</th><td>	 <var>6</var>,  <var>7</var>,  <var>9</var>,  <var>10</var>,</td></tr>
<tr><th id="504">504</th><td>};</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><b>struct</b> <dfn class="type def" id="nvram_tekram" title='nvram_tekram' data-ref="nvram_tekram" data-ref-filename="nvram_tekram">nvram_tekram</dfn> {</td></tr>
<tr><th id="507">507</th><td>	<b>struct</b> <dfn class="type def" id="nvram_tekram_target" title='nvram_tekram_target' data-ref="nvram_tekram_target" data-ref-filename="nvram_tekram_target"><a class="type" href="#nvram_tekram_target" title='nvram_tekram_target' data-ref="nvram_tekram_target" data-ref-filename="nvram_tekram_target">nvram_tekram_target</a></dfn> {</td></tr>
<tr><th id="508">508</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_tekram_target::flags" title='nvram_tekram_target::flags' data-ref="nvram_tekram_target::flags" data-ref-filename="nvram_tekram_target..flags">flags</dfn>;</td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_TARG_F_PARITY_CHECK" data-ref="_M/NVRAM_TEK_TARG_F_PARITY_CHECK">NVRAM_TEK_TARG_F_PARITY_CHECK</dfn>	0x01</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_TARG_F_SYNC_NEGO" data-ref="_M/NVRAM_TEK_TARG_F_SYNC_NEGO">NVRAM_TEK_TARG_F_SYNC_NEGO</dfn>	0x02</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_TARG_F_DISCONNECT_EN" data-ref="_M/NVRAM_TEK_TARG_F_DISCONNECT_EN">NVRAM_TEK_TARG_F_DISCONNECT_EN</dfn>	0x04</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_TARG_F_START_CMD" data-ref="_M/NVRAM_TEK_TARG_F_START_CMD">NVRAM_TEK_TARG_F_START_CMD</dfn>	0x08</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_TARG_F_TQ_EN" data-ref="_M/NVRAM_TEK_TARG_F_TQ_EN">NVRAM_TEK_TARG_F_TQ_EN</dfn>		0x10</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_TARG_F_WIDE_NEGO" data-ref="_M/NVRAM_TEK_TARG_F_WIDE_NEGO">NVRAM_TEK_TARG_F_WIDE_NEGO</dfn>	0x20</u></td></tr>
<tr><th id="515">515</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_tekram_target::sync_index" title='nvram_tekram_target::sync_index' data-ref="nvram_tekram_target::sync_index" data-ref-filename="nvram_tekram_target..sync_index">sync_index</dfn>;</td></tr>
<tr><th id="516">516</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_tekram_target::word2" title='nvram_tekram_target::word2' data-ref="nvram_tekram_target::word2" data-ref-filename="nvram_tekram_target..word2">word2</dfn>;</td></tr>
<tr><th id="517">517</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="decl field" id="nvram_tekram::target" title='nvram_tekram::target' data-ref="nvram_tekram::target" data-ref-filename="nvram_tekram..target">target</dfn>[<var>16</var>];</td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_tekram::host_id" title='nvram_tekram::host_id' data-ref="nvram_tekram::host_id" data-ref-filename="nvram_tekram..host_id">host_id</dfn>;</td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_tekram::flags" title='nvram_tekram::flags' data-ref="nvram_tekram::flags" data-ref-filename="nvram_tekram..flags">flags</dfn>;</td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_MORE_THAN_2_DRIVES" data-ref="_M/NVRAM_TEK_F_MORE_THAN_2_DRIVES">NVRAM_TEK_F_MORE_THAN_2_DRIVES</dfn>	0x01</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_DRIVES_SUP_1G" data-ref="_M/NVRAM_TEK_F_DRIVES_SUP_1G">NVRAM_TEK_F_DRIVES_SUP_1G</dfn>	0x02</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_RESET_ON_POWER_ON" data-ref="_M/NVRAM_TEK_F_RESET_ON_POWER_ON">NVRAM_TEK_F_RESET_ON_POWER_ON</dfn>	0x04</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_ACTIVE_NEGATION" data-ref="_M/NVRAM_TEK_F_ACTIVE_NEGATION">NVRAM_TEK_F_ACTIVE_NEGATION</dfn>	0x08</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_IMMEDIATE_SEEK" data-ref="_M/NVRAM_TEK_F_IMMEDIATE_SEEK">NVRAM_TEK_F_IMMEDIATE_SEEK</dfn>	0x10</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_SCAN_LUNS" data-ref="_M/NVRAM_TEK_F_SCAN_LUNS">NVRAM_TEK_F_SCAN_LUNS</dfn>		0x20</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_REMOVABLE_FLAGS" data-ref="_M/NVRAM_TEK_F_REMOVABLE_FLAGS">NVRAM_TEK_F_REMOVABLE_FLAGS</dfn>	0xc0	/* 0 dis, 1 boot, 2 all */</u></td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_tekram::boot_delay_index" title='nvram_tekram::boot_delay_index' data-ref="nvram_tekram::boot_delay_index" data-ref-filename="nvram_tekram..boot_delay_index">boot_delay_index</dfn>;</td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvram_tekram::max_tags_index" title='nvram_tekram::max_tags_index' data-ref="nvram_tekram::max_tags_index" data-ref-filename="nvram_tekram..max_tags_index">max_tags_index</dfn>;</td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_tekram::flags1" title='nvram_tekram::flags1' data-ref="nvram_tekram::flags1" data-ref-filename="nvram_tekram..flags1">flags1</dfn>;</td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/NVRAM_TEK_F_F2_F6_ENABLED" data-ref="_M/NVRAM_TEK_F_F2_F6_ENABLED">NVRAM_TEK_F_F2_F6_ENABLED</dfn>	0x0001</u></td></tr>
<tr><th id="531">531</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvram_tekram::spare" title='nvram_tekram::spare' data-ref="nvram_tekram::spare" data-ref-filename="nvram_tekram..spare">spare</dfn>[<var>29</var>];</td></tr>
<tr><th id="532">532</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='esiop.c.html'>netbsd/sys/dev/ic/esiop.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
