
*** Running vivado
    with args -log DMA_LED_LEDAdderIP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DMA_LED_LEDAdderIP_0_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Aug 16 19:13:55 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source DMA_LED_LEDAdderIP_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1456.199 ; gain = 46.805 ; free physical = 15469 ; free virtual = 233213
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nas/ei/home/ge43set/ip_repo/LEDAdderIP_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nas/ei/home/ge43set/ip_repo/LEDAdderDMA_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nas/ei/home/ge43set/ip_repo/LEDAccumulator_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/tools/xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: DMA_LED_LEDAdderIP_0_0
Command: synth_design -top DMA_LED_LEDAdderIP_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 2822728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.656 ; gain = 301.539 ; free physical = 10624 ; free virtual = 228462
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'LEDAdderDMA_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_master_stream_v1_0_M00_AXIS.v:59]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'LEDAdderDMA_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_master_stream_v1_0_M00_AXIS.v:61]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'LEDAdderDMA_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_master_stream_v1_0_M00_AXIS.v:64]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'LEDAdderDMA_slave_stream_v1_0_S00_AXIS' with formal parameter declaration list [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_stream_v1_0_S00_AXIS.v:53]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'LEDAdderDMA_slave_stream_v1_0_S00_AXIS' with formal parameter declaration list [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_stream_v1_0_S00_AXIS.v:55]
INFO: [Synth 8-11241] undeclared symbol 'slv_reg0', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:99]
INFO: [Synth 8-11241] undeclared symbol 'start_signal', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:114]
INFO: [Synth 8-11241] undeclared symbol 'enable_adder', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:115]
INFO: [Synth 8-11241] undeclared symbol 'data_in_adder', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:116]
INFO: [Synth 8-11241] undeclared symbol 'data_out_adder', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:133]
WARNING: [Synth 8-8895] 'start_signal' is already implicitly declared on line 114 [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:139]
INFO: [Synth 8-11241] undeclared symbol 's_axis_aclk', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:147]
INFO: [Synth 8-11241] undeclared symbol 's_axis_aresetn', assumed default net type 'wire' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:148]
INFO: [Synth 8-6157] synthesizing module 'DMA_LED_LEDAdderIP_0_0' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ip/DMA_LED_LEDAdderIP_0_0/synth/DMA_LED_LEDAdderIP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LEDAdderDMA' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:4]
INFO: [Synth 8-6157] synthesizing module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_lite_v1_0_S00_AXI.v:141]
INFO: [Synth 8-226] default block is never used [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_lite_v1_0_S00_AXI.v:215]
INFO: [Synth 8-155] case statement is not full and has no default [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_lite_v1_0_S00_AXI.v:268]
INFO: [Synth 8-6155] done synthesizing module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI' (0#1) [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_lite_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'slv_reg0_out' does not match port width (32) of module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:99]
INFO: [Synth 8-6157] synthesizing module 'LEDAdderDMA_slave_stream_v1_0_S00_AXIS' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_stream_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LEDAdderDMA_slave_stream_v1_0_S00_AXIS' (0#1) [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_slave_stream_v1_0_S00_AXIS.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'data_in_adder' does not match port width (32) of module 'LEDAdderDMA_slave_stream_v1_0_S00_AXIS' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:116]
INFO: [Synth 8-6157] synthesizing module 'LEDAdderDMA_master_stream_v1_0_M00_AXIS' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_master_stream_v1_0_M00_AXIS.v:107]
INFO: [Synth 8-6155] done synthesizing module 'LEDAdderDMA_master_stream_v1_0_M00_AXIS' (0#1) [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP_master_stream_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'data_out_adder' does not match port width (32) of module 'LEDAdderDMA_master_stream_v1_0_M00_AXIS' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:133]
INFO: [Synth 8-6157] synthesizing module 'adder_IP' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/src/adder_IP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_IP' (0#1) [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/src/adder_IP.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data_in' does not match port width (32) of module 'adder_IP' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:150]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (32) of module 'adder_IP' [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:151]
INFO: [Synth 8-6155] done synthesizing module 'LEDAdderDMA' (0#1) [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DMA_LED_LEDAdderIP_0_0' (0#1) [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ip/DMA_LED_LEDAdderIP_0_0/synth/DMA_LED_LEDAdderIP_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[0].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[1].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[2].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element FIFO_GEN[3].stream_data_fifo_reg was removed. 
WARNING: [Synth 8-3848] Net s_axis_aclk in module/entity LEDAdderDMA does not have driver. [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:147]
WARNING: [Synth 8-3848] Net s_axis_aresetn in module/entity LEDAdderDMA does not have driver. [/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.gen/sources_1/bd/DMA_LED/ipshared/d89f/hdl/LEDAdderIP.v:148]
WARNING: [Synth 8-7129] Port enable_adder in module LEDAdderDMA_master_stream_v1_0_M00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module LEDAdderDMA_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module LEDAdderDMA_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module LEDAdderDMA_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module LEDAdderDMA_slave_stream_v1_0_S00_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module LEDAdderDMA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module LEDAdderDMA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module LEDAdderDMA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module LEDAdderDMA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module LEDAdderDMA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module LEDAdderDMA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2816.625 ; gain = 382.508 ; free physical = 10405 ; free virtual = 228248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.562 ; gain = 388.445 ; free physical = 10391 ; free virtual = 228234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.562 ; gain = 388.445 ; free physical = 10391 ; free virtual = 228234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2822.562 ; gain = 0.000 ; free physical = 10387 ; free virtual = 228230
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.531 ; gain = 0.000 ; free physical = 10302 ; free virtual = 228145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.344 ; gain = 19.812 ; free physical = 10300 ; free virtual = 228143
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2952.344 ; gain = 518.227 ; free physical = 10176 ; free virtual = 228024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2960.348 ; gain = 526.230 ; free physical = 10174 ; free virtual = 228022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2960.348 ; gain = 526.230 ; free physical = 10193 ; free virtual = 228041
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'LEDAdderDMA_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'LEDAdderDMA_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'LEDAdderDMA_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2960.348 ; gain = 526.230 ; free physical = 10184 ; free virtual = 228036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design DMA_LED_LEDAdderIP_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design DMA_LED_LEDAdderIP_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design DMA_LED_LEDAdderIP_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design DMA_LED_LEDAdderIP_0_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module DMA_LED_LEDAdderIP_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2960.348 ; gain = 526.230 ; free physical = 10173 ; free virtual = 228024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3387.434 ; gain = 953.316 ; free physical = 9707 ; free virtual = 227572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3387.434 ; gain = 953.316 ; free physical = 9707 ; free virtual = 227572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3406.465 ; gain = 972.348 ; free physical = 9688 ; free virtual = 227553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9443 ; free virtual = 227307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9443 ; free virtual = 227307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9442 ; free virtual = 227306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9442 ; free virtual = 227306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9442 ; free virtual = 227306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9442 ; free virtual = 227306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     7|
|3     |LUT3 |     9|
|4     |LUT4 |     6|
|5     |LUT5 |    10|
|6     |LUT6 |    56|
|7     |FDRE |   160|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9441 ; free virtual = 227306
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3412.402 ; gain = 848.504 ; free physical = 9388 ; free virtual = 227253
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.402 ; gain = 978.285 ; free physical = 9388 ; free virtual = 227253
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.402 ; gain = 0.000 ; free physical = 9675 ; free virtual = 227539
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.402 ; gain = 0.000 ; free physical = 9479 ; free virtual = 227344
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d453d5e7
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3412.402 ; gain = 1904.844 ; free physical = 9469 ; free virtual = 227334
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2742.975; main = 2405.054; forked = 338.876
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4438.121; main = 3406.469; forked = 1031.652
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3418.738 ; gain = 0.000 ; free physical = 9460 ; free virtual = 227324
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.runs/DMA_LED_LEDAdderIP_0_0_synth_1/DMA_LED_LEDAdderIP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP DMA_LED_LEDAdderIP_0_0, cache-ID = 4360bd931b36e222
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3418.738 ; gain = 0.000 ; free physical = 9385 ; free virtual = 227251
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge43set/PS-PL-DMA-LED-URAM/PS-PL-DMA-LED-URAM.runs/DMA_LED_LEDAdderIP_0_0_synth_1/DMA_LED_LEDAdderIP_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file DMA_LED_LEDAdderIP_0_0_utilization_synth.rpt -pb DMA_LED_LEDAdderIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 16 19:14:59 2025...
