0.7
2020.2
May  7 2023
15:10:42
/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.sim/sim_1/synth/timing/xsim/SoC_tb_time_synth.v,1717454322,verilog,,/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v,,design_1;design_1_CPU_0_0;design_1_CPU_0_0_ALU;design_1_CPU_0_0_CPU;design_1_CPU_0_0_CodeMemory;design_1_CPU_0_0_ControlUnit;design_1_CPU_0_0_DecodeExecuteReg;design_1_CPU_0_0_ExecuteMemoryReg;design_1_CPU_0_0_FetchDecodeReg;design_1_CPU_0_0_HazardUnit;design_1_CPU_0_0_InstructionDecode;design_1_CPU_0_0_InstructionExecute;design_1_CPU_0_0_InstructionFetch;design_1_CPU_0_0_MemoryWriteBackReg;design_1_CPU_0_0_RegisterFile;design_1_CPU_0_0_blk_mem_gen_generic_cstr;design_1_CPU_0_0_blk_mem_gen_prim_width;design_1_CPU_0_0_blk_mem_gen_prim_width__parameterized0;design_1_CPU_0_0_blk_mem_gen_prim_width__parameterized1;design_1_CPU_0_0_blk_mem_gen_prim_width__parameterized2;design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init;design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init__parameterized0;design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init__parameterized1;design_1_CPU_0_0_blk_mem_gen_prim_wrapper_init__parameterized2;design_1_CPU_0_0_blk_mem_gen_top;design_1_CPU_0_0_blk_mem_gen_v8_4_6;design_1_CPU_0_0_blk_mem_gen_v8_4_6_synth;design_1_CPU_0_0_control_hazards;design_1_CustomInterconnect_0_0;design_1_DataMemory_0_0;design_1_DataMemory_0_0_SlaveInterface;design_1_DataMemory_0_0_VeSPA_RAM;design_1_DataMemory_0_0_blk_mem_gen_generic_cstr;design_1_DataMemory_0_0_blk_mem_gen_prim_width;design_1_DataMemory_0_0_blk_mem_gen_prim_wrapper;design_1_DataMemory_0_0_blk_mem_gen_top;design_1_DataMemory_0_0_blk_mem_gen_v8_4_6;design_1_DataMemory_0_0_blk_mem_gen_v8_4_6_synth;design_1_GPIO_Slave_0_0;design_1_GPIO_Slave_0_0_GPIO_Slave;design_1_PS2_Slave_0_0;design_1_PS2_Slave_0_0_custom_ps2_interface;design_1_PS2_Slave_0_0_ps2_new;design_1_UartSlave_0_0;design_1_UartSlave_0_0_Uart;design_1_UartSlave_0_0_UartBaudRate;design_1_UartSlave_0_0_UartRx;design_1_UartSlave_0_0_UartTx;design_1_interruptControllerS_0_0;design_1_interruptControllerS_0_0_interruptController;design_1_interruptControllerS_0_0_interruptController_wrapper;design_1_timerSlave_0_0;design_1_timerSlave_0_0_Timer;design_1_timerSlave_0_0_timerSlave;design_1_wrapper;glbl,,,../../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c9cb/src;../../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,1716383888,verilog,,,,Pipeline_tb,,,../../../../../VeSPA_Pipeline.ip_user_files/ipstatic;../../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/joseleite/Vivado_Projects/Vivado/VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v,1716889890,verilog,,,,SoC_tb,,,../../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/59b4/src;../../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
