static inline int twl6030_gpadc_write(u8 reg, u8 val)\r\n{\r\nreturn twl_i2c_write_u8(TWL6030_MODULE_GPADC, val, reg);\r\n}\r\nstatic inline int twl6030_gpadc_read(u8 reg, u8 *val)\r\n{\r\nreturn twl_i2c_read(TWL6030_MODULE_GPADC, val, reg, 2);\r\n}\r\nstatic int twl6030_gpadc_enable_irq(u8 mask)\r\n{\r\nint ret;\r\nret = twl6030_interrupt_unmask(mask, REG_INT_MSK_LINE_B);\r\nif (ret < 0)\r\nreturn ret;\r\nret = twl6030_interrupt_unmask(mask, REG_INT_MSK_STS_B);\r\nreturn ret;\r\n}\r\nstatic void twl6030_gpadc_disable_irq(u8 mask)\r\n{\r\ntwl6030_interrupt_mask(mask, REG_INT_MSK_LINE_B);\r\ntwl6030_interrupt_mask(mask, REG_INT_MSK_STS_B);\r\n}\r\nstatic irqreturn_t twl6030_gpadc_irq_handler(int irq, void *indio_dev)\r\n{\r\nstruct twl6030_gpadc_data *gpadc = iio_priv(indio_dev);\r\ncomplete(&gpadc->irq_complete);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int twl6030_start_conversion(int channel)\r\n{\r\nreturn twl6030_gpadc_write(TWL6030_GPADC_CTRL_P1,\r\nTWL6030_GPADC_CTRL_P1_SP1);\r\n}\r\nstatic int twl6032_start_conversion(int channel)\r\n{\r\nint ret;\r\nret = twl6030_gpadc_write(TWL6032_GPADC_GPSELECT_ISB, channel);\r\nif (ret)\r\nreturn ret;\r\nreturn twl6030_gpadc_write(TWL6032_GPADC_CTRL_P1,\r\nTWL6030_GPADC_CTRL_P1_SP1);\r\n}\r\nstatic u8 twl6030_channel_to_reg(int channel)\r\n{\r\nreturn TWL6030_GPADC_GPCH0_LSB + 2 * channel;\r\n}\r\nstatic u8 twl6032_channel_to_reg(int channel)\r\n{\r\nreturn TWL6032_GPADC_GPCH0_LSB;\r\n}\r\nstatic int twl6030_gpadc_lookup(const struct twl6030_ideal_code *ideal,\r\nint channel, int size)\r\n{\r\nint i;\r\nfor (i = 0; i < size; i++)\r\nif (ideal[i].channel == channel)\r\nbreak;\r\nreturn i;\r\n}\r\nstatic int twl6030_channel_calibrated(const struct twl6030_gpadc_platform_data\r\n*pdata, int channel)\r\n{\r\nconst struct twl6030_ideal_code *ideal = pdata->ideal;\r\nint i;\r\ni = twl6030_gpadc_lookup(ideal, channel, pdata->nchannels);\r\nreturn pdata->ideal[i].code2;\r\n}\r\nstatic int twl6030_gpadc_make_correction(struct twl6030_gpadc_data *gpadc,\r\nint channel, int raw_code)\r\n{\r\nconst struct twl6030_ideal_code *ideal = gpadc->pdata->ideal;\r\nint corrected_code;\r\nint i;\r\ni = twl6030_gpadc_lookup(ideal, channel, gpadc->pdata->nchannels);\r\ncorrected_code = ((raw_code * 1000) -\r\ngpadc->twl6030_cal_tbl[i].offset_error) /\r\ngpadc->twl6030_cal_tbl[i].gain_error;\r\nreturn corrected_code;\r\n}\r\nstatic int twl6030_gpadc_get_raw(struct twl6030_gpadc_data *gpadc,\r\nint channel, int *res)\r\n{\r\nu8 reg = gpadc->pdata->channel_to_reg(channel);\r\n__le16 val;\r\nint raw_code;\r\nint ret;\r\nret = twl6030_gpadc_read(reg, (u8 *)&val);\r\nif (ret) {\r\ndev_dbg(gpadc->dev, "unable to read register 0x%X\n", reg);\r\nreturn ret;\r\n}\r\nraw_code = le16_to_cpu(val);\r\ndev_dbg(gpadc->dev, "GPADC raw code: %d", raw_code);\r\nif (twl6030_channel_calibrated(gpadc->pdata, channel))\r\n*res = twl6030_gpadc_make_correction(gpadc, channel, raw_code);\r\nelse\r\n*res = raw_code;\r\nreturn ret;\r\n}\r\nstatic int twl6030_gpadc_get_processed(struct twl6030_gpadc_data *gpadc,\r\nint channel, int *val)\r\n{\r\nconst struct twl6030_ideal_code *ideal = gpadc->pdata->ideal;\r\nint corrected_code;\r\nint channel_value;\r\nint i;\r\nint ret;\r\nret = twl6030_gpadc_get_raw(gpadc, channel, &corrected_code);\r\nif (ret)\r\nreturn ret;\r\ni = twl6030_gpadc_lookup(ideal, channel, gpadc->pdata->nchannels);\r\nchannel_value = corrected_code *\r\ngpadc->twl6030_cal_tbl[i].gain;\r\nchannel_value /= 1000;\r\ndev_dbg(gpadc->dev, "GPADC corrected code: %d", corrected_code);\r\ndev_dbg(gpadc->dev, "GPADC value: %d", channel_value);\r\n*val = channel_value;\r\nreturn ret;\r\n}\r\nstatic int twl6030_gpadc_read_raw(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct twl6030_gpadc_data *gpadc = iio_priv(indio_dev);\r\nint ret;\r\nlong timeout;\r\nmutex_lock(&gpadc->lock);\r\nret = gpadc->pdata->start_conversion(chan->channel);\r\nif (ret) {\r\ndev_err(gpadc->dev, "failed to start conversion\n");\r\ngoto err;\r\n}\r\ntimeout = wait_for_completion_interruptible_timeout(\r\n&gpadc->irq_complete, msecs_to_jiffies(5000));\r\nif (timeout == 0) {\r\nret = -ETIMEDOUT;\r\ngoto err;\r\n} else if (timeout < 0) {\r\nret = -EINTR;\r\ngoto err;\r\n}\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nret = twl6030_gpadc_get_raw(gpadc, chan->channel, val);\r\nret = ret ? -EIO : IIO_VAL_INT;\r\nbreak;\r\ncase IIO_CHAN_INFO_PROCESSED:\r\nret = twl6030_gpadc_get_processed(gpadc, chan->channel, val);\r\nret = ret ? -EIO : IIO_VAL_INT;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nerr:\r\nmutex_unlock(&gpadc->lock);\r\nreturn ret;\r\n}\r\nstatic void twl6030_calibrate_channel(struct twl6030_gpadc_data *gpadc,\r\nint channel, int d1, int d2)\r\n{\r\nint b, k, gain, x1, x2, i;\r\nconst struct twl6030_ideal_code *ideal = gpadc->pdata->ideal;\r\ni = twl6030_gpadc_lookup(ideal, channel, gpadc->pdata->nchannels);\r\ngain = ((ideal[i].volt2 - ideal[i].volt1) * 1000) /\r\n(ideal[i].code2 - ideal[i].code1);\r\nx1 = ideal[i].code1;\r\nx2 = ideal[i].code2;\r\nk = 1000 + (((d2 - d1) * 1000) / (x2 - x1));\r\nb = (d1 * 1000) - (k - 1000) * x1;\r\ngpadc->twl6030_cal_tbl[i].gain = gain;\r\ngpadc->twl6030_cal_tbl[i].gain_error = k;\r\ngpadc->twl6030_cal_tbl[i].offset_error = b;\r\ndev_dbg(gpadc->dev, "GPADC d1 for Chn: %d = %d\n", channel, d1);\r\ndev_dbg(gpadc->dev, "GPADC d2 for Chn: %d = %d\n", channel, d2);\r\ndev_dbg(gpadc->dev, "GPADC x1 for Chn: %d = %d\n", channel, x1);\r\ndev_dbg(gpadc->dev, "GPADC x2 for Chn: %d = %d\n", channel, x2);\r\ndev_dbg(gpadc->dev, "GPADC Gain for Chn: %d = %d\n", channel, gain);\r\ndev_dbg(gpadc->dev, "GPADC k for Chn: %d = %d\n", channel, k);\r\ndev_dbg(gpadc->dev, "GPADC b for Chn: %d = %d\n", channel, b);\r\n}\r\nstatic inline int twl6030_gpadc_get_trim_offset(s8 d)\r\n{\r\n__u32 temp = ((d & 0x7f) >> 1) | ((d & 1) << 6);\r\nreturn sign_extend32(temp, 6);\r\n}\r\nstatic int twl6030_calibration(struct twl6030_gpadc_data *gpadc)\r\n{\r\nint ret;\r\nint chn;\r\nu8 trim_regs[TWL6030_GPADC_NUM_TRIM_REGS];\r\ns8 d1, d2;\r\nret = twl_i2c_read(TWL6030_MODULE_ID2, trim_regs,\r\nTWL6030_GPADC_TRIM1, TWL6030_GPADC_NUM_TRIM_REGS);\r\nif (ret < 0) {\r\ndev_err(gpadc->dev, "calibration failed\n");\r\nreturn ret;\r\n}\r\nfor (chn = 0; chn < TWL6030_GPADC_MAX_CHANNELS; chn++) {\r\nswitch (chn) {\r\ncase 0:\r\nd1 = trim_regs[0];\r\nd2 = trim_regs[1];\r\nbreak;\r\ncase 1:\r\ncase 3:\r\ncase 4:\r\ncase 5:\r\ncase 6:\r\nd1 = trim_regs[4];\r\nd2 = trim_regs[5];\r\nbreak;\r\ncase 2:\r\nd1 = trim_regs[12];\r\nd2 = trim_regs[13];\r\nbreak;\r\ncase 7:\r\nd1 = trim_regs[6];\r\nd2 = trim_regs[7];\r\nbreak;\r\ncase 8:\r\nd1 = trim_regs[2];\r\nd2 = trim_regs[3];\r\nbreak;\r\ncase 9:\r\nd1 = trim_regs[8];\r\nd2 = trim_regs[9];\r\nbreak;\r\ncase 10:\r\nd1 = trim_regs[10];\r\nd2 = trim_regs[11];\r\nbreak;\r\ncase 14:\r\nd1 = trim_regs[14];\r\nd2 = trim_regs[15];\r\nbreak;\r\ndefault:\r\ncontinue;\r\n}\r\nd1 = twl6030_gpadc_get_trim_offset(d1);\r\nd2 = twl6030_gpadc_get_trim_offset(d2);\r\ntwl6030_calibrate_channel(gpadc, chn, d1, d2);\r\n}\r\nreturn 0;\r\n}\r\nstatic int twl6032_get_trim_value(u8 *trim_regs, unsigned int reg0,\r\nunsigned int reg1, unsigned int mask0, unsigned int mask1,\r\nunsigned int shift0)\r\n{\r\nint val;\r\nval = (trim_regs[reg0] & mask0) << shift0;\r\nval |= (trim_regs[reg1] & mask1) >> 1;\r\nif (trim_regs[reg1] & 0x01)\r\nval = -val;\r\nreturn val;\r\n}\r\nstatic int twl6032_calibration(struct twl6030_gpadc_data *gpadc)\r\n{\r\nint chn, d1 = 0, d2 = 0, temp;\r\nu8 trim_regs[TWL6030_GPADC_NUM_TRIM_REGS];\r\nint ret;\r\nret = twl_i2c_read(TWL6030_MODULE_ID2, trim_regs,\r\nTWL6030_GPADC_TRIM1, TWL6030_GPADC_NUM_TRIM_REGS);\r\nif (ret < 0) {\r\ndev_err(gpadc->dev, "calibration failed\n");\r\nreturn ret;\r\n}\r\nfor (chn = 0; chn < TWL6032_GPADC_MAX_CHANNELS; chn++) {\r\nswitch (chn) {\r\ncase 0:\r\ncase 1:\r\ncase 2:\r\ncase 3:\r\ncase 4:\r\ncase 5:\r\ncase 6:\r\ncase 11:\r\ncase 14:\r\nd1 = twl6032_get_trim_value(trim_regs, 2, 0, 0x1f,\r\n0x06, 2);\r\nd2 = twl6032_get_trim_value(trim_regs, 3, 1, 0x3f,\r\n0x06, 2);\r\nbreak;\r\ncase 8:\r\ntemp = twl6032_get_trim_value(trim_regs, 2, 0, 0x1f,\r\n0x06, 2);\r\nd1 = temp + twl6032_get_trim_value(trim_regs, 7, 6,\r\n0x18, 0x1E, 1);\r\ntemp = twl6032_get_trim_value(trim_regs, 3, 1, 0x3F,\r\n0x06, 2);\r\nd2 = temp + twl6032_get_trim_value(trim_regs, 9, 7,\r\n0x1F, 0x06, 2);\r\nbreak;\r\ncase 9:\r\ntemp = twl6032_get_trim_value(trim_regs, 2, 0, 0x1f,\r\n0x06, 2);\r\nd1 = temp + twl6032_get_trim_value(trim_regs, 13, 11,\r\n0x18, 0x1E, 1);\r\ntemp = twl6032_get_trim_value(trim_regs, 3, 1, 0x3f,\r\n0x06, 2);\r\nd2 = temp + twl6032_get_trim_value(trim_regs, 15, 13,\r\n0x1F, 0x06, 1);\r\nbreak;\r\ncase 10:\r\nd1 = twl6032_get_trim_value(trim_regs, 10, 8, 0x0f,\r\n0x0E, 3);\r\nd2 = twl6032_get_trim_value(trim_regs, 14, 12, 0x0f,\r\n0x0E, 3);\r\nbreak;\r\ncase 7:\r\ncase 18:\r\ntemp = twl6032_get_trim_value(trim_regs, 2, 0, 0x1f,\r\n0x06, 2);\r\nd1 = (trim_regs[4] & 0x7E) >> 1;\r\nif (trim_regs[4] & 0x01)\r\nd1 = -d1;\r\nd1 += temp;\r\ntemp = twl6032_get_trim_value(trim_regs, 3, 1, 0x3f,\r\n0x06, 2);\r\nd2 = (trim_regs[5] & 0xFE) >> 1;\r\nif (trim_regs[5] & 0x01)\r\nd2 = -d2;\r\nd2 += temp;\r\nbreak;\r\ndefault:\r\ncontinue;\r\n}\r\ntwl6030_calibrate_channel(gpadc, chn, d1, d2);\r\n}\r\nreturn 0;\r\n}\r\nstatic int twl6030_gpadc_probe(struct platform_device *pdev)\r\n{\r\nstruct device *dev = &pdev->dev;\r\nstruct twl6030_gpadc_data *gpadc;\r\nconst struct twl6030_gpadc_platform_data *pdata;\r\nconst struct of_device_id *match;\r\nstruct iio_dev *indio_dev;\r\nint irq;\r\nint ret;\r\nmatch = of_match_device(of_twl6030_match_tbl, dev);\r\nif (!match)\r\nreturn -EINVAL;\r\npdata = match->data;\r\nindio_dev = devm_iio_device_alloc(dev, sizeof(*gpadc));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\ngpadc = iio_priv(indio_dev);\r\ngpadc->twl6030_cal_tbl = devm_kzalloc(dev,\r\nsizeof(*gpadc->twl6030_cal_tbl) *\r\npdata->nchannels, GFP_KERNEL);\r\nif (!gpadc->twl6030_cal_tbl)\r\nreturn -ENOMEM;\r\ngpadc->dev = dev;\r\ngpadc->pdata = pdata;\r\nplatform_set_drvdata(pdev, indio_dev);\r\nmutex_init(&gpadc->lock);\r\ninit_completion(&gpadc->irq_complete);\r\nret = pdata->calibrate(gpadc);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "failed to read calibration registers\n");\r\nreturn ret;\r\n}\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq < 0) {\r\ndev_err(&pdev->dev, "failed to get irq\n");\r\nreturn irq;\r\n}\r\nret = devm_request_threaded_irq(dev, irq, NULL,\r\ntwl6030_gpadc_irq_handler,\r\nIRQF_ONESHOT, "twl6030_gpadc", indio_dev);\r\nret = twl6030_gpadc_enable_irq(TWL6030_GPADC_RT_SW1_EOC_MASK);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "failed to enable GPADC interrupt\n");\r\nreturn ret;\r\n}\r\nret = twl_i2c_write_u8(TWL6030_MODULE_ID1, TWL6030_GPADCS,\r\nTWL6030_REG_TOGGLE1);\r\nif (ret < 0) {\r\ndev_err(&pdev->dev, "failed to enable GPADC module\n");\r\nreturn ret;\r\n}\r\nindio_dev->name = DRIVER_NAME;\r\nindio_dev->dev.parent = dev;\r\nindio_dev->info = &twl6030_gpadc_iio_info;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = pdata->iio_channels;\r\nindio_dev->num_channels = pdata->nchannels;\r\nreturn iio_device_register(indio_dev);\r\n}\r\nstatic int twl6030_gpadc_remove(struct platform_device *pdev)\r\n{\r\nstruct iio_dev *indio_dev = platform_get_drvdata(pdev);\r\ntwl6030_gpadc_disable_irq(TWL6030_GPADC_RT_SW1_EOC_MASK);\r\niio_device_unregister(indio_dev);\r\nreturn 0;\r\n}\r\nstatic int twl6030_gpadc_suspend(struct device *pdev)\r\n{\r\nint ret;\r\nret = twl_i2c_write_u8(TWL6030_MODULE_ID1, TWL6030_GPADCR,\r\nTWL6030_REG_TOGGLE1);\r\nif (ret)\r\ndev_err(pdev, "error resetting GPADC (%d)!\n", ret);\r\nreturn 0;\r\n}\r\nstatic int twl6030_gpadc_resume(struct device *pdev)\r\n{\r\nint ret;\r\nret = twl_i2c_write_u8(TWL6030_MODULE_ID1, TWL6030_GPADCS,\r\nTWL6030_REG_TOGGLE1);\r\nif (ret)\r\ndev_err(pdev, "error setting GPADC (%d)!\n", ret);\r\nreturn 0;\r\n}
