[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssociativeArray/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 81
LIB: work
FILE: ${SURELOG_DIR}/tests/AssociativeArray/dut.sv
n<> u<80> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<80> s<79> l<1:1>
  n<> u<79> t<Source_text> p<80> c<78> l<1:1> el<7:10>
    n<> u<78> t<Description> p<79> c<77> l<1:1> el<7:10>
      n<> u<77> t<Module_declaration> p<78> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_ansi_header> p<77> c<2> s<21> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<21> t<Non_port_module_item> p<77> c<20> s<40> l<2:4> el<2:16>
          n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:4> el<2:16>
            n<> u<19> t<Module_common_item> p<20> c<18> l<2:4> el<2:16>
              n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:4> el<2:16>
                n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:4> el<2:16>
                  n<> u<16> t<Data_declaration> p<17> c<15> l<2:4> el<2:16>
                    n<> u<15> t<Variable_declaration> p<16> c<7> l<2:4> el<2:16>
                      n<> u<7> t<Data_type> p<15> c<6> s<14> l<2:4> el<2:7>
                        n<> u<6> t<IntegerAtomType_Int> p<7> l<2:4> el<2:7>
                      n<> u<14> t<Variable_decl_assignment_list> p<15> c<13> l<2:8> el<2:15>
                        n<> u<13> t<Variable_decl_assignment> p<14> c<8> l<2:8> el<2:15>
                          n<a> u<8> t<STRING_CONST> p<13> s<12> l<2:8> el<2:9>
                          n<> u<12> t<Variable_dimension> p<13> c<11> l<2:10> el<2:15>
                            n<> u<11> t<Associative_dimension> p<12> c<10> l<2:10> el<2:15>
                              n<> u<10> t<Data_type> p<11> c<9> l<2:11> el<2:14>
                                n<> u<9> t<IntegerAtomType_Int> p<10> l<2:11> el<2:14>
        n<> u<40> t<Non_port_module_item> p<77> c<39> s<56> l<3:4> el<3:20>
          n<> u<39> t<Module_or_generate_item> p<40> c<38> l<3:4> el<3:20>
            n<> u<38> t<Module_common_item> p<39> c<37> l<3:4> el<3:20>
              n<> u<37> t<Continuous_assign> p<38> c<36> l<3:4> el<3:20>
                n<> u<36> t<Net_assignment_list> p<37> c<35> l<3:11> el<3:19>
                  n<> u<35> t<Net_assignment> p<36> c<30> l<3:11> el<3:19>
                    n<> u<30> t<Net_lvalue> p<35> c<23> s<34> l<3:11> el<3:15>
                      n<> u<23> t<Ps_or_hierarchical_identifier> p<30> c<22> s<29> l<3:11> el<3:12>
                        n<a> u<22> t<STRING_CONST> p<23> l<3:11> el<3:12>
                      n<> u<29> t<Constant_select> p<30> c<28> l<3:12> el<3:15>
                        n<> u<28> t<Constant_bit_select> p<29> c<27> l<3:12> el<3:15>
                          n<> u<27> t<Constant_expression> p<28> c<26> l<3:13> el<3:14>
                            n<> u<26> t<Constant_primary> p<27> c<25> l<3:13> el<3:14>
                              n<> u<25> t<Primary_literal> p<26> c<24> l<3:13> el<3:14>
                                n<5> u<24> t<INT_CONST> p<25> l<3:13> el<3:14>
                    n<> u<34> t<Expression> p<35> c<33> l<3:18> el<3:19>
                      n<> u<33> t<Primary> p<34> c<32> l<3:18> el<3:19>
                        n<> u<32> t<Primary_literal> p<33> c<31> l<3:18> el<3:19>
                          n<5> u<31> t<INT_CONST> p<32> l<3:18> el<3:19>
        n<> u<56> t<Non_port_module_item> p<77> c<55> s<75> l<5:4> el<5:19>
          n<> u<55> t<Module_or_generate_item> p<56> c<54> l<5:4> el<5:19>
            n<> u<54> t<Module_common_item> p<55> c<53> l<5:4> el<5:19>
              n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<5:4> el<5:19>
                n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<5:4> el<5:19>
                  n<> u<51> t<Data_declaration> p<52> c<50> l<5:4> el<5:19>
                    n<> u<50> t<Variable_declaration> p<51> c<42> l<5:4> el<5:19>
                      n<> u<42> t<Data_type> p<50> c<41> s<49> l<5:4> el<5:7>
                        n<> u<41> t<IntegerAtomType_Int> p<42> l<5:4> el<5:7>
                      n<> u<49> t<Variable_decl_assignment_list> p<50> c<48> l<5:8> el<5:18>
                        n<> u<48> t<Variable_decl_assignment> p<49> c<43> l<5:8> el<5:18>
                          n<b> u<43> t<STRING_CONST> p<48> s<47> l<5:8> el<5:9>
                          n<> u<47> t<Variable_dimension> p<48> c<46> l<5:10> el<5:18>
                            n<> u<46> t<Associative_dimension> p<47> c<45> l<5:10> el<5:18>
                              n<string> u<45> t<Data_type> p<46> c<44> l<5:11> el<5:17>
                                n<string> u<44> t<String_type> p<45> l<5:11> el<5:17>
        n<> u<75> t<Non_port_module_item> p<77> c<74> s<76> l<6:4> el<6:25>
          n<> u<74> t<Module_or_generate_item> p<75> c<73> l<6:4> el<6:25>
            n<> u<73> t<Module_common_item> p<74> c<72> l<6:4> el<6:25>
              n<> u<72> t<Continuous_assign> p<73> c<71> l<6:4> el<6:25>
                n<> u<71> t<Net_assignment_list> p<72> c<70> l<6:11> el<6:24>
                  n<> u<70> t<Net_assignment> p<71> c<65> l<6:11> el<6:24>
                    n<> u<65> t<Net_lvalue> p<70> c<58> s<69> l<6:11> el<6:20>
                      n<> u<58> t<Ps_or_hierarchical_identifier> p<65> c<57> s<64> l<6:11> el<6:12>
                        n<b> u<57> t<STRING_CONST> p<58> l<6:11> el<6:12>
                      n<> u<64> t<Constant_select> p<65> c<63> l<6:12> el<6:20>
                        n<> u<63> t<Constant_bit_select> p<64> c<62> l<6:12> el<6:20>
                          n<> u<62> t<Constant_expression> p<63> c<61> l<6:13> el<6:19>
                            n<> u<61> t<Constant_primary> p<62> c<60> l<6:13> el<6:19>
                              n<> u<60> t<Primary_literal> p<61> c<59> l<6:13> el<6:19>
                                n<"HERE"> u<59> t<STRING_LITERAL> p<60> l<6:13> el<6:19>
                    n<> u<69> t<Expression> p<70> c<68> l<6:23> el<6:24>
                      n<> u<68> t<Primary> p<69> c<67> l<6:23> el<6:24>
                        n<> u<67> t<Primary_literal> p<68> c<66> l<6:23> el<6:24>
                          n<5> u<66> t<INT_CONST> p<67> l<6:23> el<6:24>
        n<> u<76> t<ENDMODULE> p<77> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssociativeArray/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssociativeArray/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               2
ArrayTypespec                                          2
BitSelect                                              2
Constant                                               8
ContAssign                                             2
Design                                                 1
IntTypespec                                            3
Module                                                 1
Range                                                  2
RefTypespec                                            8
SourceFile                                             1
StringTypespec                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssociativeArray/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_IntTypespec: , line:2:4, endln:2:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiTypedef:
  \_IntTypespec: , line:2:11, endln:2:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiTypedef:
  \_ArrayTypespec: , line:2:4, endln:2:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiArrayType:3
    |vpiIndexTypespec:
    \_RefTypespec: (work@top), line:2:10, endln:2:15
      |vpiParent:
      \_ArrayTypespec: , line:2:4, endln:2:15
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:2:11, endln:2:14
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:2:4, endln:2:7
      |vpiParent:
      \_ArrayTypespec: , line:2:4, endln:2:15
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:2:4, endln:2:7
  |vpiTypedef:
  \_IntTypespec: , line:5:4, endln:5:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiTypedef:
  \_StringTypespec: , line:5:11, endln:5:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_ArrayTypespec: , line:5:4, endln:5:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiArrayType:3
    |vpiIndexTypespec:
    \_RefTypespec: (work@top), line:5:10, endln:5:18
      |vpiParent:
      \_ArrayTypespec: , line:5:4, endln:5:18
      |vpiFullName:work@top
      |vpiActual:
      \_StringTypespec: , line:5:11, endln:5:17
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:5:4, endln:5:7
      |vpiParent:
      \_ArrayTypespec: , line:5:4, endln:5:18
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:5:4, endln:5:7
  |vpiImportTypespec:
  \_IntTypespec: , line:2:4, endln:2:7
  |vpiImportTypespec:
  \_IntTypespec: , line:2:11, endln:2:14
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:4, endln:2:15
  |vpiImportTypespec:
  \_ArrayNet: (work@top.a), line:2:8, endln:2:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a), line:2:4, endln:2:7
      |vpiParent:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayTypespec: , line:2:4, endln:2:15
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:5:4, endln:5:7
  |vpiImportTypespec:
  \_StringTypespec: , line:5:11, endln:5:17
  |vpiImportTypespec:
  \_ArrayTypespec: , line:5:4, endln:5:18
  |vpiImportTypespec:
  \_ArrayNet: (work@top.b), line:5:8, endln:5:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:5:4, endln:5:7
      |vpiParent:
      \_ArrayNet: (work@top.b), line:5:8, endln:5:9
      |vpiFullName:work@top.b
      |vpiActual:
      \_ArrayTypespec: , line:5:4, endln:5:18
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiSigned:1
  |vpiDefName:work@top
  |vpiArrayNet:
  \_ArrayNet: (work@top.a), line:2:8, endln:2:9
  |vpiArrayNet:
  \_ArrayNet: (work@top.b), line:5:8, endln:5:9
  |vpiContAssign:
  \_ContAssign: , line:3:11, endln:3:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:3:18, endln:3:19
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:19
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@top.a), line:3:12, endln:3:15
      |vpiParent:
      \_ContAssign: , line:3:11, endln:3:19
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_ArrayNet: (work@top.a), line:2:8, endln:2:9
      |vpiIndex:
      \_Constant: , line:3:13, endln:3:14
        |vpiParent:
        \_BitSelect: (work@top.a), line:3:12, endln:3:15
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AssociativeArray/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:6:23, endln:6:24
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:24
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_BitSelect: (work@top.b), line:6:12, endln:6:20
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:24
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_ArrayNet: (work@top.b), line:5:8, endln:5:9
      |vpiIndex:
      \_Constant: , line:6:13, endln:6:19
        |vpiParent:
        \_BitSelect: (work@top.b), line:6:12, endln:6:20
        |vpiDecompile:"HERE"
        |vpiSize:32
        |STRING:HERE
        |vpiConstType:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
