\doxysection{SYSCFG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_y_s_c_f_g___type_def}{}\label{struct_s_y_s_c_f_g___type_def}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}


System configuration controller.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}



Collaboration diagram for SYSCFG\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{struct_s_y_s_c_f_g___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{PMC}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}{EXTICR}} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a896190d6ac50dc6d53ff0c0c2520a4ad}{RESERVED}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{CMPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a3c50f8698052818ea3024b4b52d65886}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a88145bd1b73446949123a39b295081f9}{MCHDLYCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System configuration controller. 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00281}{281}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_y_s_c_f_g___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR}

SYSCFG Configuration register, Address offset\+: 0x24

SYSCFG Configuration register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00307}{307}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFGR2}

SYSCFG Configuration register2, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00305}{305}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!CMPCR@{CMPCR}}
\index{CMPCR@{CMPCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMPCR}{CMPCR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMPCR}

SYSCFG Compensation cell control register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!EXTICR@{EXTICR}}
\index{EXTICR@{EXTICR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EXTICR}{EXTICR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_af18ed332be387d38ef90cccdfd3f78fc} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EXTICR}

SYSCFG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00285}{285}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_a88145bd1b73446949123a39b295081f9}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MCHDLYCR@{MCHDLYCR}}
\index{MCHDLYCR@{MCHDLYCR}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCHDLYCR}{MCHDLYCR}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a88145bd1b73446949123a39b295081f9} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MCHDLYCR}

SYSCFG multi-\/channel delay register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00470}{470}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!MEMRMP@{MEMRMP}}
\index{MEMRMP@{MEMRMP}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMRMP}{MEMRMP}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MEMRMP}

SYSCFG memory remap register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00283}{283}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!PMC@{PMC}}
\index{PMC@{PMC}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMC}{PMC}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMC}

SYSCFG peripheral mode configuration register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00284}{284}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_a896190d6ac50dc6d53ff0c0c2520a4ad}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a896190d6ac50dc6d53ff0c0c2520a4ad} 
uint32\+\_\+t RESERVED}

Reserved, 0x18-\/0x1C

Reserved, 0x18 

Definition at line \mbox{\hyperlink{stm32f401xc_8h_source_l00286}{286}} of file \mbox{\hyperlink{stm32f401xc_8h_source}{stm32f401xc.\+h}}.

\Hypertarget{struct_s_y_s_c_f_g___type_def_a3c50f8698052818ea3024b4b52d65886}\index{SYSCFG\_TypeDef@{SYSCFG\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SYSCFG\_TypeDef@{SYSCFG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_s_y_s_c_f_g___type_def_a3c50f8698052818ea3024b4b52d65886} 
uint32\+\_\+t RESERVED1}

Reserved, 0x24-\/0x28 

Definition at line \mbox{\hyperlink{stm32f413xx_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32f413xx_8h_source}{stm32f413xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412cx_8h}{stm32f412cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412rx_8h}{stm32f412rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412vx_8h}{stm32f412vx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412zx_8h}{stm32f412zx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f413xx_8h}{stm32f413xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f423xx_8h}{stm32f423xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
