Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sun May  5 18:57:40 2024
| Host             : DESKTOP-OCH9RL1 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.524        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.360        |
| Device Static (W)        | 0.164        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.059 |        8 |       --- |             --- |
| Slice Logic              |     0.027 |    41017 |       --- |             --- |
|   LUT as Logic           |     0.024 |    17809 |    203800 |            8.74 |
|   CARRY4                 |     0.002 |     1020 |     50950 |            2.00 |
|   Register               |     0.001 |    16739 |    407600 |            4.11 |
|   F7/F8 Muxes            |    <0.001 |      752 |    203800 |            0.37 |
|   LUT as Distributed RAM |    <0.001 |      104 |     64000 |            0.16 |
|   LUT as Shift Register  |    <0.001 |       47 |     64000 |            0.07 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      925 |       --- |             --- |
| Signals                  |     0.028 |    31998 |       --- |             --- |
| Block RAM                |     0.009 |       32 |       445 |            7.19 |
| MMCM                     |     0.230 |        2 |        10 |           20.00 |
| DSPs                     |    <0.001 |       24 |       840 |            2.86 |
| I/O                      |     0.006 |       34 |       500 |            6.80 |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     0.524 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.196 |       0.126 |      0.071 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.157 |       0.129 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                        | Constraint (ns) |
+-------------------------------+---------------------------------------------------------------+-----------------+
| clk_200_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_0/inst/clk_200                             |             5.0 |
| clk_200_design_1_clk_wiz_0_0  | design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0        |             5.0 |
| clk_in1_p_0                   | clk_in1_p_0                                                   |             5.0 |
| clk_out1_clk_wiz_0_1          | design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0 |            62.5 |
| clkfbout_clk_wiz_0_1          | design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkfbout_clk_wiz_0 |             5.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0       |             5.0 |
+-------------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| design_1_wrapper       |     0.360 |
|   design_1_i           |     0.360 |
|     axi_interconnect_0 |     0.010 |
|       s00_couplers     |     0.010 |
|     clk_wiz_0          |     0.114 |
|       inst             |     0.114 |
|     conv_axi_0         |     0.089 |
|       inst             |     0.089 |
|     e203_axi_0         |     0.147 |
|       inst             |     0.147 |
+------------------------+-----------+


