{"vcs1":{"timestamp_begin":1737614316.747942004, "rt":0.21, "ut":0.08, "st":0.11}}
{"vcselab":{"timestamp_begin":1737614317.040441247, "rt":0.17, "ut":0.12, "st":0.03}}
{"link":{"timestamp_begin":1737614317.271192652, "rt":0.20, "ut":0.08, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737614316.491092461}
{"VCS_COMP_START_TIME": 1737614316.491092461}
{"VCS_COMP_END_TIME": 1737614317.538733969}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261844}}
{"vcselab": {"peak_mem": 133952}}
