* Z:\mnt\design.r\spice\examples\3971.asc
XU1 OUT N004 N006 IN N001 N007 N003 N005 N002 MP_01 0 LT3971
R1 N005 0 49.9K
R2 N007 0 562K
L1 N006 OUT 4.7
R3 OUT N007 1Meg
C1 OUT 0 22
Rload OUT 0 2.75
V1 IN 0 12
D1 0 N006 DFLS220L
C2 N004 N006 .47
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.2m startup
.lib LT3971.sub
.backanno
.end
