###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 16:44:52 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.696
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.080 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.080 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |   -0.018 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |   -0.009 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.076 | 
     | sb_wide/out_1_4_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.076 | 
     | sb_wide/out_1_4_id1_bar_reg_6_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.175 | 0.271 |   0.303 |    0.347 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.175 | 0.001 |   0.304 |    0.348 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_6 v -> ZN_6 ^ | nem_ohmux_invd2_2i_8b      | 0.228 | 0.131 |   0.435 |    0.479 | 
     | sb_wide                                    | out_1_4[6] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.436 |    0.480 | 
     | FE_OFC177_out_BUS16_S1_T4_6                |                  | BUFFD2BWP40                | 0.228 | 0.002 |   0.436 |    0.480 | 
     | FE_OFC177_out_BUS16_S1_T4_6                | I ^ -> Z ^       | BUFFD2BWP40                | 0.354 | 0.253 |   0.690 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.354 | 0.006 |   0.696 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[9]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.695
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.079 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.078 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |   -0.017 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |   -0.008 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.077 | 
     | sb_wide/out_1_4_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.078 | 
     | sb_wide/out_1_4_id1_bar_reg_9_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.169 | 0.271 |   0.304 |    0.349 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.169 | 0.000 |   0.304 |    0.349 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_1 v -> ZN_1 ^ | nem_ohmux_invd2_2i_8b      | 0.230 | 0.145 |   0.449 |    0.494 | 
     | sb_wide                                    | out_1_4[9] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.450 |    0.496 | 
     | FE_OFC199_out_BUS16_S1_T4_9                |                  | BUFFD2BWP40                | 0.230 | 0.002 |   0.450 |    0.496 | 
     | FE_OFC199_out_BUS16_S1_T4_9                | I ^ -> Z ^       | BUFFD2BWP40                | 0.339 | 0.241 |   0.691 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.340 | 0.004 |   0.695 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.688
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.072 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.071 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |   -0.010 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |   -0.001 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.084 | 
     | sb_wide/out_1_4_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.085 | 
     | sb_wide/out_1_4_id1_bar_reg_12_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.174 | 0.274 |   0.307 |    0.359 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.174 | 0.000 |   0.307 |    0.359 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.212 | 0.116 |   0.424 |    0.476 | 
     | sb_wide                                    | out_1_4[12] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.425 |    0.477 | 
     | FE_OFC205_out_BUS16_S1_T4_12               |                  | BUFFD2BWP40                | 0.212 | 0.001 |   0.425 |    0.477 | 
     | FE_OFC205_out_BUS16_S1_T4_12               | I ^ -> Z ^       | BUFFD2BWP40                | 0.366 | 0.256 |   0.681 |    0.733 | 
     |                                            |                  | pe_tile_new_unq1           | 0.365 | 0.007 |   0.688 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[10]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.684
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.068 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.067 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |   -0.006 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.003 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.088 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.089 | 
     | sb_wide/out_1_4_id1_bar_reg_10_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.174 | 0.270 |   0.303 |    0.359 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.174 | 0.000 |   0.303 |    0.359 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_2 v -> ZN_2 ^ | nem_ohmux_invd2_2i_8b      | 0.222 | 0.127 |   0.430 |    0.486 | 
     | sb_wide                                    | out_1_4[10] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.431 |    0.487 | 
     | FE_OFC200_out_BUS16_S1_T4_10               |                  | BUFFD2BWP40                | 0.222 | 0.001 |   0.431 |    0.487 | 
     | FE_OFC200_out_BUS16_S1_T4_10               | I ^ -> Z ^       | BUFFD2BWP40                | 0.357 | 0.245 |   0.676 |    0.732 | 
     |                                            |                  | pe_tile_new_unq1           | 0.356 | 0.008 |   0.684 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[11]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.682
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.067 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.066 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |   -0.005 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.005 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.089 | 
     | sb_wide/out_1_4_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.090 | 
     | sb_wide/out_1_4_id1_bar_reg_11_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.177 | 0.293 |   0.325 |    0.383 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.177 | 0.000 |   0.326 |    0.383 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_3 v -> ZN_3 ^ | nem_ohmux_invd2_2i_8b      | 0.205 | 0.096 |   0.422 |    0.479 | 
     | sb_wide                                    | out_1_4[11] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.423 |    0.481 | 
     | FE_OFC196_out_BUS16_S1_T4_11               |                  | BUFFD2BWP40                | 0.205 | 0.001 |   0.423 |    0.481 | 
     | FE_OFC196_out_BUS16_S1_T4_11               | I ^ -> Z ^       | BUFFD2BWP40                | 0.357 | 0.253 |   0.676 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.357 | 0.006 |   0.682 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[15]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.678
= Slack Time                    0.062
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.062 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.061 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.000 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.010 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.094 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.095 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.158 | 0.267 |   0.299 |    0.362 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.157 | 0.000 |   0.299 |    0.362 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_7 v -> ZN_7 ^ | nem_ohmux_invd2_2i_8b      | 0.228 | 0.129 |   0.428 |    0.491 | 
     | sb_wide                                    | out_1_4[15] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.430 |    0.492 | 
     | FE_OFC202_out_BUS16_S1_T4_15               |                  | BUFFD2BWP40                | 0.228 | 0.002 |   0.430 |    0.492 | 
     | FE_OFC202_out_BUS16_S1_T4_15               | I ^ -> Z ^       | BUFFD2BWP40                | 0.345 | 0.241 |   0.671 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.344 | 0.007 |   0.678 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T1[0]                           (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.922
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |   -0.056 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.055 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.006 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.008 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.008 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.093 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.094 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.296 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.296 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.418 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.419 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.487 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.488 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.577 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.577 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.618 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.618 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.759 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.759 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.837 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.837 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.906 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.906 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    0.964 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    0.964 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.020 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.121 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.121 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.228 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.228 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.331 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.331 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.436 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.436 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.543 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.543 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.645 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.645 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.745 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.745 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.846 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.846 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    1.946 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    1.946 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.047 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.047 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.147 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.147 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.254 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.254 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.357 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.357 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.464 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.464 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.570 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.570 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.597 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.597 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.631 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.631 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.663 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.663 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.695 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.695 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.776 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.776 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.795 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.795 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.825 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.825 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    2.929 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    2.929 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.034 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.034 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.068 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.068 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.092 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.092 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.193 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.193 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.302 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.302 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.328 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.328 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.357 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.357 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.465 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.465 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.500 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.500 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.528 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.528 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.552 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.552 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.585 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.585 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.657 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.657 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.745 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.745 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.774 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.774 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.805 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.805 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    3.923 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    3.923 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    3.950 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    3.950 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    3.973 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    3.973 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.041 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.041 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.095 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.095 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.194 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.194 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.237 | 
     | test_pe/U19                                        |              | OAI21D0BWP40                    | 0.040 | 0.000 |   4.169 |    4.237 | 
     | test_pe/U19                                        | A2 v -> ZN ^ | OAI21D0BWP40                    | 0.068 | 0.055 |   4.224 |    4.292 | 
     | test_pe/U25                                        |              | ND2D1BWP40                      | 0.068 | 0.000 |   4.224 |    4.292 | 
     | test_pe/U25                                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.039 |   4.263 |    4.331 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.038 | 0.000 |   4.263 |    4.331 | 
     | test_pe/FE_RC_26_0                                 | A2 v -> ZN ^ | AOI32D2BWP40                    | 0.078 | 0.059 |   4.322 |    4.390 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.078 | 0.000 |   4.322 |    4.390 | 
     | test_pe/FE_RC_12_0                                 | A1 ^ -> ZN v | AOI21D3BWP40                    | 0.049 | 0.047 |   4.369 |    4.437 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.049 | 0.001 |   4.369 |    4.437 | 
     | test_pe/U226                                       | I v -> ZN ^  | CKND6BWP40                      | 0.070 | 0.053 |   4.422 |    4.490 | 
     | test_pe                                            | res_p ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.428 |    4.496 | 
     | sb_1b/U45                                          |              | AOI22D0BWP40                    | 0.071 | 0.006 |   4.428 |    4.496 | 
     | sb_1b/U45                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.066 | 0.051 |   4.479 |    4.547 | 
     | sb_1b/U156                                         |              | AOI22D1BWP40                    | 0.066 | 0.000 |   4.479 |    4.547 | 
     | sb_1b/U156                                         | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.131 | 0.109 |   4.588 |    4.656 | 
     | sb_1b/U241                                         |              | CKMUX2D2BWP40                   | 0.131 | 0.000 |   4.588 |    4.656 | 
     | sb_1b/U241                                         | I0 ^ -> Z ^  | CKMUX2D2BWP40                   | 0.334 | 0.312 |   4.900 |    4.968 | 
     | sb_1b                                              | out_2_1[0] ^ | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.922 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.334 | 0.022 |   4.922 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[13]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_13_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.672
= Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.056 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.055 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.006 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.015 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.100 | 
     | sb_wide/out_1_4_id1_bar_reg_13_            |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.101 | 
     | sb_wide/out_1_4_id1_bar_reg_13_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.174 | 0.264 |   0.297 |    0.365 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.174 | 0.000 |   0.297 |    0.365 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_5 v -> ZN_5 ^ | nem_ohmux_invd2_2i_8b      | 0.224 | 0.124 |   0.421 |    0.489 | 
     | sb_wide                                    | out_1_4[13] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.422 |    0.491 | 
     | FE_OFC297_out_BUS16_S1_T4_13               |                  | BUFFD2BWP40                | 0.224 | 0.001 |   0.422 |    0.491 | 
     | FE_OFC297_out_BUS16_S1_T4_13               | I ^ -> Z ^       | BUFFD2BWP40                | 0.349 | 0.243 |   0.665 |    0.733 | 
     |                                            |                  | pe_tile_new_unq1           | 0.348 | 0.007 |   0.672 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[14]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_14_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.671
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.055 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.054 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.007 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.016 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.101 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.101 | 
     | sb_wide/out_1_4_id1_bar_reg_14_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.180 | 0.267 |   0.299 |    0.368 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.180 | 0.000 |   0.299 |    0.368 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_6 v -> ZN_6 ^ | nem_ohmux_invd2_2i_8b      | 0.209 | 0.119 |   0.419 |    0.488 | 
     | sb_wide                                    | out_1_4[14] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.420 |    0.489 | 
     | FE_OFC201_out_BUS16_S1_T4_14               |                  | BUFFD2BWP40                | 0.209 | 0.001 |   0.420 |    0.489 | 
     | FE_OFC201_out_BUS16_S1_T4_14               | I ^ -> Z ^       | BUFFD2BWP40                | 0.356 | 0.245 |   0.665 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.355 | 0.006 |   0.671 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T0[0]                           (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.921
= Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |   -0.055 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.054 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.007 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.010 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.010 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.094 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.095 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.297 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.297 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.420 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.420 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.488 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.489 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.578 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.579 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.619 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.619 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.760 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.760 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.838 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.838 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.907 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.907 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    0.965 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    0.965 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.021 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.022 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.122 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.123 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.229 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.229 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.332 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.332 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.544 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.544 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.646 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.646 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.746 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.746 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.847 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    1.947 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    1.947 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.048 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.048 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.148 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.148 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.255 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.358 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.359 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.465 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.466 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.571 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.571 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.598 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.598 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.633 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.633 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.664 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.664 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.697 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.697 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.777 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.777 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.796 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.796 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.826 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.826 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    2.930 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    2.930 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.035 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.035 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.069 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.069 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.093 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.093 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.195 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.195 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.303 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.303 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.329 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.329 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.358 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.358 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.466 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.466 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.501 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.501 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.529 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.529 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.553 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.553 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.586 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.586 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.658 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.658 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.746 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.746 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.775 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.775 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.806 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.806 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    3.924 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    3.924 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    3.951 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    3.951 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    3.974 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    3.975 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.043 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.043 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.096 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.096 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.195 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.195 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.238 | 
     | test_pe/U19                                        |              | OAI21D0BWP40                    | 0.040 | 0.000 |   4.169 |    4.238 | 
     | test_pe/U19                                        | A2 v -> ZN ^ | OAI21D0BWP40                    | 0.068 | 0.055 |   4.224 |    4.293 | 
     | test_pe/U25                                        |              | ND2D1BWP40                      | 0.068 | 0.000 |   4.224 |    4.293 | 
     | test_pe/U25                                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.039 |   4.263 |    4.332 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.038 | 0.000 |   4.263 |    4.332 | 
     | test_pe/FE_RC_26_0                                 | A2 v -> ZN ^ | AOI32D2BWP40                    | 0.078 | 0.059 |   4.322 |    4.391 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.078 | 0.000 |   4.322 |    4.391 | 
     | test_pe/FE_RC_12_0                                 | A1 ^ -> ZN v | AOI21D3BWP40                    | 0.049 | 0.047 |   4.369 |    4.438 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.049 | 0.001 |   4.369 |    4.438 | 
     | test_pe/U226                                       | I v -> ZN ^  | CKND6BWP40                      | 0.070 | 0.053 |   4.422 |    4.491 | 
     | test_pe                                            | res_p ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.428 |    4.497 | 
     | sb_1b/U50                                          |              | AOI22D0BWP40                    | 0.071 | 0.006 |   4.428 |    4.497 | 
     | sb_1b/U50                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.075 | 0.048 |   4.476 |    4.545 | 
     | sb_1b/U106                                         |              | AOI21D1BWP40                    | 0.075 | 0.000 |   4.476 |    4.545 | 
     | sb_1b/U106                                         | A1 v -> ZN ^ | AOI21D1BWP40                    | 0.158 | 0.127 |   4.603 |    4.672 | 
     | sb_1b/U242                                         |              | CKMUX2D2BWP40                   | 0.158 | 0.000 |   4.603 |    4.672 | 
     | sb_1b/U242                                         | I0 ^ -> Z ^  | CKMUX2D2BWP40                   | 0.320 | 0.291 |   4.894 |    4.963 | 
     | sb_1b                                              | out_2_0[0] ^ | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.921 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.320 | 0.027 |   4.921 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[7]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.668
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.053 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.052 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.009 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.019 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.103 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.104 | 
     | sb_wide/out_1_4_id1_bar_reg_7_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.160 | 0.265 |   0.297 |    0.369 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.160 | 0.000 |   0.298 |    0.369 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_7 v -> ZN_7 ^ | nem_ohmux_invd2_2i_8b      | 0.229 | 0.119 |   0.417 |    0.488 | 
     | sb_wide                                    | out_1_4[7] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.418 |    0.490 | 
     | FE_OFC197_out_BUS16_S1_T4_7                |                  | BUFFD2BWP40                | 0.229 | 0.002 |   0.418 |    0.490 | 
     | FE_OFC197_out_BUS16_S1_T4_7                | I ^ -> Z ^       | BUFFD2BWP40                | 0.334 | 0.245 |   0.663 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.334 | 0.005 |   0.668 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[8]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_8_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.661
= Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.045 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.044 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.017 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.026 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.111 | 
     | sb_wide/out_1_4_id1_bar_reg_8_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.112 | 
     | sb_wide/out_1_4_id1_bar_reg_8_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.154 | 0.248 |   0.281 |    0.360 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.154 | 0.000 |   0.281 |    0.360 | 
     | sb_wide/sb_unq1_mux_gate_1_4_8_15          | I1_0 v -> ZN_0 ^ | nem_ohmux_invd2_2i_8b      | 0.224 | 0.127 |   0.408 |    0.487 | 
     | sb_wide                                    | out_1_4[8] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.409 |    0.488 | 
     | FE_OFC206_out_BUS16_S1_T4_8                |                  | BUFFD2BWP40                | 0.224 | 0.001 |   0.409 |    0.488 | 
     | FE_OFC206_out_BUS16_S1_T4_8                | I ^ -> Z ^       | BUFFD2BWP40                | 0.338 | 0.248 |   0.657 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.338 | 0.004 |   0.661 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[2]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.659
= Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.043 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.042 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.019 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.028 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.113 | 
     | sb_wide/out_1_4_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.113 | 
     | sb_wide/out_1_4_id1_bar_reg_2_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.172 | 0.275 |   0.307 |    0.388 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.172 | 0.001 |   0.308 |    0.388 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_2 v -> ZN_2 ^ | nem_ohmux_invd2_2i_8b      | 0.211 | 0.114 |   0.422 |    0.503 | 
     | sb_wide                                    | out_1_4[2] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.423 |    0.504 | 
     | FE_OFC293_out_BUS16_S1_T4_2                |                  | BUFFD2BWP40                | 0.211 | 0.001 |   0.423 |    0.504 | 
     | FE_OFC293_out_BUS16_S1_T4_2                | I ^ -> Z ^       | BUFFD2BWP40                | 0.327 | 0.232 |   0.654 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.327 | 0.005 |   0.659 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[1]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.655
= Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.039 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.038 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.023 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.032 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.117 | 
     | sb_wide/out_1_4_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.117 | 
     | sb_wide/out_1_4_id1_bar_reg_1_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.167 | 0.263 |   0.295 |    0.380 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.167 | 0.000 |   0.296 |    0.381 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_1 v -> ZN_1 ^ | nem_ohmux_invd2_2i_8b      | 0.207 | 0.118 |   0.413 |    0.498 | 
     | sb_wide                                    | out_1_4[1] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.415 |    0.500 | 
     | FE_OFC291_out_BUS16_S1_T4_1                |                  | BUFFD2BWP40                | 0.207 | 0.001 |   0.415 |    0.500 | 
     | FE_OFC291_out_BUS16_S1_T4_1                | I ^ -> Z ^       | BUFFD2BWP40                | 0.336 | 0.234 |   0.649 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.335 | 0.006 |   0.655 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T4[0]                           (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.898
= Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |   -0.032 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.031 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.030 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.033 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.033 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.117 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.118 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.320 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.320 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.443 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.443 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.512 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.512 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.601 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.602 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.642 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.642 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.783 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.783 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.861 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.861 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.930 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.930 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    0.988 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    0.989 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.045 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.045 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.146 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.146 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.253 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.253 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.355 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.460 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.460 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.567 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.567 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.669 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.669 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.769 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.769 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.871 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.871 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    1.970 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    1.970 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.071 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.171 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.278 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.278 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.382 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.382 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.489 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.489 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.594 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.594 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.621 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.621 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.656 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.656 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.688 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.688 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.720 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.720 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.800 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.800 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.820 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.820 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.849 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.849 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    2.954 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    2.954 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.058 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.058 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.092 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.092 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.116 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.117 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.218 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.218 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.326 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.326 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.353 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.381 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.381 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.489 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.489 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.524 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.524 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.552 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.552 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.577 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.577 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.609 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.609 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.682 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.682 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.769 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.769 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.798 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.798 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.829 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.829 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    3.948 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    3.948 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    3.974 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    3.974 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    3.998 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    3.998 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.066 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.066 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.119 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.120 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.218 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.218 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.261 | 
     | test_pe/U19                                        |              | OAI21D0BWP40                    | 0.040 | 0.000 |   4.169 |    4.261 | 
     | test_pe/U19                                        | A2 v -> ZN ^ | OAI21D0BWP40                    | 0.068 | 0.055 |   4.224 |    4.316 | 
     | test_pe/U25                                        |              | ND2D1BWP40                      | 0.068 | 0.000 |   4.224 |    4.316 | 
     | test_pe/U25                                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.039 |   4.263 |    4.356 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.038 | 0.000 |   4.263 |    4.356 | 
     | test_pe/FE_RC_26_0                                 | A2 v -> ZN ^ | AOI32D2BWP40                    | 0.078 | 0.059 |   4.322 |    4.414 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.078 | 0.000 |   4.322 |    4.414 | 
     | test_pe/FE_RC_12_0                                 | A1 ^ -> ZN v | AOI21D3BWP40                    | 0.049 | 0.047 |   4.369 |    4.461 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.049 | 0.001 |   4.369 |    4.462 | 
     | test_pe/U226                                       | I v -> ZN ^  | CKND6BWP40                      | 0.070 | 0.053 |   4.422 |    4.515 | 
     | test_pe                                            | res_p ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.429 |    4.521 | 
     | sb_1b/U30                                          |              | AOI22D0BWP40                    | 0.071 | 0.006 |   4.429 |    4.521 | 
     | sb_1b/U30                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.057 | 0.045 |   4.474 |    4.566 | 
     | sb_1b/U150                                         |              | AOI22D1BWP40                    | 0.057 | 0.000 |   4.474 |    4.566 | 
     | sb_1b/U150                                         | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.188 | 0.145 |   4.619 |    4.711 | 
     | sb_1b/U238                                         |              | MUX2D2BWP40                     | 0.188 | 0.000 |   4.619 |    4.711 | 
     | sb_1b/U238                                         | I0 ^ -> Z ^  | MUX2D2BWP40                     | 0.293 | 0.264 |   4.883 |    4.975 | 
     | sb_1b                                              | out_2_4[0] ^ | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.898 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.293 | 0.015 |   4.898 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[9]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.642
= Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.026 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.026 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.037 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.039 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.132 | 
     | sb_wide/out_1_0_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.133 | 
     | sb_wide/out_1_0_id1_bar_reg_9_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.125 | 0.234 |   0.269 |    0.367 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.125 | 0.000 |   0.270 |    0.367 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_1 v -> ZN_1 ^ | nem_ohmux_invd2_2i_8b      | 0.231 | 0.134 |   0.403 |    0.501 | 
     | sb_wide                                    | out_1_0[9] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.405 |    0.503 | 
     | FE_OFC166_out_BUS16_S1_T0_9                |                  | BUFFD2BWP40                | 0.231 | 0.002 |   0.405 |    0.503 | 
     | FE_OFC166_out_BUS16_S1_T0_9                | I ^ -> Z ^       | BUFFD2BWP40                | 0.325 | 0.233 |   0.638 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.325 | 0.004 |   0.642 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S2_T2[0]                           (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.891
= Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |   -0.025 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.024 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.037 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.040 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.040 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.124 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.125 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.327 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.327 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.450 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.450 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.518 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.519 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.608 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.609 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.649 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.790 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.790 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.868 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.868 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.937 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.937 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    0.995 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    0.995 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.052 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.052 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.153 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.153 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.259 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.259 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.362 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.362 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.467 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.467 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.574 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.574 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.676 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.676 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.776 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.776 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.877 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.878 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    1.977 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    1.977 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.078 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.078 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.178 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.178 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.285 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.389 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.389 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.496 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.496 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.601 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.601 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.628 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.628 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.663 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.663 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.694 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.694 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.727 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.727 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.807 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.807 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.826 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.826 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.856 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.856 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    2.960 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    2.960 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.065 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.065 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.099 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.099 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.123 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.123 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.225 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.225 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.333 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.333 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.359 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.359 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.388 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.388 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.496 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.496 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.531 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.531 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.559 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.559 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.583 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.583 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.616 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.616 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.688 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.688 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.776 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.776 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.805 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.805 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.836 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.836 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    3.954 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    3.954 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    3.981 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    3.981 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    4.004 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    4.005 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.073 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.073 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.126 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.126 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.225 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.225 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.268 | 
     | test_pe/U19                                        |              | OAI21D0BWP40                    | 0.040 | 0.000 |   4.169 |    4.268 | 
     | test_pe/U19                                        | A2 v -> ZN ^ | OAI21D0BWP40                    | 0.068 | 0.055 |   4.224 |    4.323 | 
     | test_pe/U25                                        |              | ND2D1BWP40                      | 0.068 | 0.000 |   4.224 |    4.323 | 
     | test_pe/U25                                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.039 |   4.263 |    4.362 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.038 | 0.000 |   4.263 |    4.362 | 
     | test_pe/FE_RC_26_0                                 | A2 v -> ZN ^ | AOI32D2BWP40                    | 0.078 | 0.059 |   4.322 |    4.421 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.078 | 0.000 |   4.322 |    4.421 | 
     | test_pe/FE_RC_12_0                                 | A1 ^ -> ZN v | AOI21D3BWP40                    | 0.049 | 0.047 |   4.369 |    4.468 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.049 | 0.001 |   4.369 |    4.469 | 
     | test_pe/U226                                       | I v -> ZN ^  | CKND6BWP40                      | 0.070 | 0.053 |   4.422 |    4.522 | 
     | test_pe                                            | res_p ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.428 |    4.527 | 
     | sb_1b/U40                                          |              | AOI22D0BWP40                    | 0.071 | 0.005 |   4.428 |    4.527 | 
     | sb_1b/U40                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.059 | 0.046 |   4.474 |    4.573 | 
     | sb_1b/U141                                         |              | AOI22D1BWP40                    | 0.059 | 0.000 |   4.474 |    4.573 | 
     | sb_1b/U141                                         | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.172 | 0.135 |   4.608 |    4.707 | 
     | sb_1b/U240                                         |              | CKMUX2D2BWP40                   | 0.172 | 0.000 |   4.608 |    4.707 | 
     | sb_1b/U240                                         | I0 ^ -> Z ^  | CKMUX2D2BWP40                   | 0.314 | 0.259 |   4.868 |    4.967 | 
     | sb_1b                                              | out_2_2[0] ^ | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.891 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.315 | 0.023 |   4.891 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[11]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.634
= Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.018 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.017 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.044 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.052 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.132 | 
     | sb_wide/out_1_3_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.068 | 0.001 |   0.026 |    0.133 | 
     | sb_wide/out_1_3_id1_bar_reg_11_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.168 | 0.273 |   0.299 |    0.406 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.168 | 0.000 |   0.299 |    0.406 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_3 v -> ZN_3 ^ | nem_ohmux_invd2_2i_8b      | 0.199 | 0.099 |   0.398 |    0.505 | 
     | sb_wide                                    | out_1_3[11] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.399 |    0.506 | 
     | FE_OFC247_out_BUS16_S1_T3_11               |                  | BUFFD2BWP40                | 0.199 | 0.001 |   0.399 |    0.506 | 
     | FE_OFC247_out_BUS16_S1_T3_11               | I ^ -> Z ^       | BUFFD2BWP40                | 0.326 | 0.229 |   0.628 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.325 | 0.005 |   0.634 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.630
= Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.014 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.013 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.049 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.051 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.144 | 
     | sb_wide/out_1_0_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.145 | 
     | sb_wide/out_1_0_id1_bar_reg_12_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.130 | 0.243 |   0.278 |    0.388 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.130 | 0.000 |   0.279 |    0.389 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.218 | 0.106 |   0.385 |    0.495 | 
     | sb_wide                                    | out_1_0[12] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.386 |    0.496 | 
     | FE_OFC182_out_BUS16_S1_T0_12               |                  | BUFFD2BWP40                | 0.218 | 0.001 |   0.386 |    0.496 | 
     | FE_OFC182_out_BUS16_S1_T0_12               | I ^ -> Z ^       | BUFFD2BWP40                | 0.340 | 0.236 |   0.622 |    0.732 | 
     |                                            |                  | pe_tile_new_unq1           | 0.340 | 0.008 |   0.630 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.626
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.010 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.009 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.052 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.061 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.146 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.146 | 
     | sb_wide/out_1_4_id1_bar_reg_3_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.182 | 0.258 |   0.290 |    0.405 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.182 | 0.001 |   0.291 |    0.405 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_3 v -> ZN_3 ^ | nem_ohmux_invd2_2i_8b      | 0.206 | 0.093 |   0.384 |    0.499 | 
     | sb_wide                                    | out_1_4[3] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.386 |    0.500 | 
     | FE_OFC203_out_BUS16_S1_T4_3                |                  | BUFFD2BWP40                | 0.206 | 0.001 |   0.386 |    0.500 | 
     | FE_OFC203_out_BUS16_S1_T4_3                | I ^ -> Z ^       | BUFFD2BWP40                | 0.336 | 0.235 |   0.620 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.336 | 0.006 |   0.626 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[12]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_12_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.623
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.007 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.007 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.056 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.069 | 0.004 |  -0.057 |    0.060 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.099 | 0.091 |   0.035 |    0.151 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            |                  | DFQD0BWP40                 | 0.099 | 0.001 |   0.035 |    0.152 | 
     | sb_wide/out_1_1_id1_bar_reg_12_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.074 | 0.202 |   0.238 |    0.354 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.074 | 0.000 |   0.238 |    0.355 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.261 | 0.141 |   0.379 |    0.496 | 
     | sb_wide                                    | out_1_1[12] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.384 |    0.501 | 
     | FE_OFC190_out_BUS16_S1_T1_12               |                  | BUFFD2BWP40                | 0.261 | 0.005 |   0.384 |    0.501 | 
     | FE_OFC190_out_BUS16_S1_T1_12               | I ^ -> Z ^       | BUFFD2BWP40                | 0.320 | 0.236 |   0.620 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.320 | 0.004 |   0.623 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.623
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.007 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.007 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.055 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.064 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.149 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.149 | 
     | sb_wide/out_1_4_id1_bar_reg_4_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.159 | 0.247 |   0.279 |    0.396 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.159 | 0.000 |   0.279 |    0.396 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.213 | 0.104 |   0.383 |    0.500 | 
     | sb_wide                                    | out_1_4[4] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.385 |    0.502 | 
     | FE_OFC204_out_BUS16_S1_T4_4                |                  | BUFFD2BWP40                | 0.213 | 0.001 |   0.385 |    0.502 | 
     | FE_OFC204_out_BUS16_S1_T4_4                | I ^ -> Z ^       | BUFFD2BWP40                | 0.332 | 0.234 |   0.618 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.332 | 0.005 |   0.623 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[5]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.622
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.007 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.006 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.055 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.063 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.143 | 
     | sb_wide/out_1_3_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    0.144 | 
     | sb_wide/out_1_3_id1_bar_reg_5_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.152 | 0.259 |   0.285 |    0.402 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.152 | 0.000 |   0.285 |    0.402 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_5 v -> ZN_5 ^ | nem_ohmux_invd2_2i_8b      | 0.205 | 0.093 |   0.378 |    0.495 | 
     | sb_wide                                    | out_1_3[5] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.379 |    0.496 | 
     | FE_OFC215_out_BUS16_S1_T3_5                |                  | BUFFD2BWP40                | 0.205 | 0.001 |   0.379 |    0.496 | 
     | FE_OFC215_out_BUS16_S1_T3_5                | I ^ -> Z ^       | BUFFD2BWP40                | 0.326 | 0.238 |   0.617 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.326 | 0.006 |   0.622 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.622
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.006 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.005 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.056 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.064 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.144 | 
     | sb_wide/out_1_3_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    0.144 | 
     | sb_wide/out_1_3_id1_bar_reg_6_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.141 | 0.240 |   0.266 |    0.384 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.141 | 0.000 |   0.266 |    0.384 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_6 v -> ZN_6 ^ | nem_ohmux_invd2_2i_8b      | 0.212 | 0.103 |   0.369 |    0.487 | 
     | sb_wide                                    | out_1_3[6] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.370 |    0.488 | 
     | FE_OFC237_out_BUS16_S1_T3_6                |                  | BUFFD2BWP40                | 0.212 | 0.001 |   0.370 |    0.488 | 
     | FE_OFC237_out_BUS16_S1_T3_6                | I ^ -> Z ^       | BUFFD2BWP40                | 0.342 | 0.245 |   0.615 |    0.733 | 
     |                                            |                  | pe_tile_new_unq1           | 0.341 | 0.007 |   0.622 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[5]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.622
= Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.006 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.005 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.056 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.065 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.150 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.077 | 0.000 |   0.032 |    0.150 | 
     | sb_wide/out_1_4_id1_bar_reg_5_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.160 | 0.242 |   0.274 |    0.392 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.160 | 0.000 |   0.274 |    0.393 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_5 v -> ZN_5 ^ | nem_ohmux_invd2_2i_8b      | 0.211 | 0.109 |   0.383 |    0.502 | 
     | sb_wide                                    | out_1_4[5] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.385 |    0.503 | 
     | FE_OFC198_out_BUS16_S1_T4_5                |                  | BUFFD2BWP40                | 0.211 | 0.001 |   0.385 |    0.503 | 
     | FE_OFC198_out_BUS16_S1_T4_5                | I ^ -> Z ^       | BUFFD2BWP40                | 0.330 | 0.233 |   0.617 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.329 | 0.004 |   0.622 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T4[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_4_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.618
= Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |   -0.002 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |   -0.001 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.060 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.064 | 0.009 |  -0.053 |    0.069 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.077 | 0.085 |   0.032 |    0.154 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.077 | 0.001 |   0.032 |    0.155 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.171 | 0.249 |   0.281 |    0.404 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.171 | 0.000 |   0.282 |    0.404 | 
     | sb_wide/sb_unq1_mux_gate_1_4_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd2_2i_8b      | 0.205 | 0.095 |   0.377 |    0.499 | 
     | sb_wide                                    | out_1_4[0] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.378 |    0.501 | 
     | FE_OFC292_out_BUS16_S1_T4_0                |                  | BUFFD2BWP40                | 0.205 | 0.001 |   0.378 |    0.501 | 
     | FE_OFC292_out_BUS16_S1_T4_0                | I ^ -> Z ^       | BUFFD2BWP40                | 0.335 | 0.234 |   0.612 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.335 | 0.006 |   0.618 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.615
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.001 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.001 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.064 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                  | CKLNQD4BWP40               | 0.070 | 0.013 |  -0.048 |    0.077 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD4BWP40               | 0.059 | 0.079 |   0.031 |    0.156 | 
     | sb_wide/out_3_4_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.059 | 0.001 |   0.031 |    0.156 | 
     | sb_wide/out_3_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.308 | 0.373 |   0.405 |    0.530 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.308 | 0.000 |   0.405 |    0.530 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.283 | 0.202 |   0.607 |    0.732 | 
     | sb_wide                                    | out_3_4[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.615 |    0.740 | 
     |                                            |                  | pe_tile_new_unq1           | 0.283 | 0.008 |   0.615 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[0]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_0_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.615
= Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.001 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.002 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.064 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.066 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.159 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.160 | 
     | sb_wide/out_1_0_id1_bar_reg_0_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.104 | 0.221 |   0.257 |    0.382 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.104 | 0.000 |   0.257 |    0.382 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_0 v -> ZN_0 ^ | nem_ohmux_invd2_2i_8b      | 0.228 | 0.120 |   0.377 |    0.502 | 
     | sb_wide                                    | out_1_0[0] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.378 |    0.503 | 
     | FE_OFC272_out_BUS16_S1_T0_0                |                  | BUFFD2BWP40                | 0.228 | 0.002 |   0.378 |    0.503 | 
     | FE_OFC272_out_BUS16_S1_T0_0                | I ^ -> Z ^       | BUFFD2BWP40                | 0.324 | 0.230 |   0.608 |    0.733 | 
     |                                            |                  | pe_tile_new_unq1           | 0.324 | 0.007 |   0.615 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[3]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_3_4_id1_bar_reg_3_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.613
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.003 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.004 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.066 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |                  | CKLNQD4BWP40               | 0.070 | 0.013 |  -0.048 |    0.079 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD4BWP40               | 0.059 | 0.079 |   0.031 |    0.158 | 
     | sb_wide/out_3_4_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.059 | 0.001 |   0.031 |    0.159 | 
     | sb_wide/out_3_4_id1_bar_reg_3_             | CP ^ -> Q ^      | DFQD0BWP40                 | 0.296 | 0.375 |   0.407 |    0.534 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.296 | 0.000 |   0.407 |    0.535 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7           | I1_3 ^ -> ZN_3 v | nem_ohmux_invd2_2i_8b      | 0.283 | 0.197 |   0.605 |    0.732 | 
     | sb_wide                                    | out_3_4[3] v     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.613 |    0.740 | 
     |                                            |                  | pe_tile_new_unq1           | 0.283 | 0.008 |   0.613 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.612
= Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.004 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.004 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.065 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.074 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.153 | 
     | sb_wide/out_1_3_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    0.154 | 
     | sb_wide/out_1_3_id1_bar_reg_3_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.139 | 0.236 |   0.262 |    0.390 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.139 | 0.000 |   0.263 |    0.390 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_3 v -> ZN_3 ^ | nem_ohmux_invd2_2i_8b      | 0.228 | 0.114 |   0.377 |    0.505 | 
     | sb_wide                                    | out_1_3[3] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.379 |    0.506 | 
     | FE_OFC242_out_BUS16_S1_T3_3                |                  | BUFFD2BWP40                | 0.228 | 0.002 |   0.379 |    0.506 | 
     | FE_OFC242_out_BUS16_S1_T3_3                | I ^ -> Z ^       | BUFFD2BWP40                | 0.319 | 0.230 |   0.609 |    0.737 | 
     |                                            |                  | pe_tile_new_unq1           | 0.319 | 0.003 |   0.612 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[2]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.611
= Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.005 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.006 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.067 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.075 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.155 | 
     | sb_wide/out_1_3_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    0.155 | 
     | sb_wide/out_1_3_id1_bar_reg_2_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.149 | 0.256 |   0.282 |    0.411 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.149 | 0.000 |   0.282 |    0.411 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_2 v -> ZN_2 ^ | nem_ohmux_invd2_2i_8b      | 0.204 | 0.096 |   0.378 |    0.507 | 
     | sb_wide                                    | out_1_3[2] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.379 |    0.509 | 
     | FE_OFC285_out_BUS16_S1_T3_2                |                  | BUFFD2BWP40                | 0.204 | 0.001 |   0.379 |    0.509 | 
     | FE_OFC285_out_BUS16_S1_T3_2                | I ^ -> Z ^       | BUFFD2BWP40                | 0.320 | 0.227 |   0.607 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.319 | 0.004 |   0.611 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[10]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.610
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.006 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.007 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.068 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.076 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.156 | 
     | sb_wide/out_1_3_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.068 | 0.001 |   0.026 |    0.156 | 
     | sb_wide/out_1_3_id1_bar_reg_10_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.155 | 0.244 |   0.271 |    0.401 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.155 | 0.000 |   0.271 |    0.401 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_2 v -> ZN_2 ^ | nem_ohmux_invd2_2i_8b      | 0.200 | 0.099 |   0.370 |    0.500 | 
     | sb_wide                                    | out_1_3[10] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.371 |    0.501 | 
     | FE_OFC246_out_BUS16_S1_T3_10               |                  | BUFFD2BWP40                | 0.200 | 0.001 |   0.371 |    0.501 | 
     | FE_OFC246_out_BUS16_S1_T3_10               | I ^ -> Z ^       | BUFFD2BWP40                | 0.335 | 0.233 |   0.604 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.335 | 0.006 |   0.610 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.608
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.008 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.009 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.071 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.073 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.166 | 
     | sb_wide/out_1_0_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.167 | 
     | sb_wide/out_1_0_id1_bar_reg_4_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.102 | 0.220 |   0.255 |    0.387 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.102 | 0.001 |   0.256 |    0.388 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.228 | 0.115 |   0.370 |    0.502 | 
     | sb_wide                                    | out_1_0[4] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.372 |    0.504 | 
     | FE_OFC171_out_BUS16_S1_T0_4                |                  | BUFFD2BWP40                | 0.228 | 0.002 |   0.372 |    0.504 | 
     | FE_OFC171_out_BUS16_S1_T0_4                | I ^ -> Z ^       | BUFFD2BWP40                | 0.323 | 0.231 |   0.603 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.323 | 0.005 |   0.608 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.607
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.009 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.009 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.071 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.079 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.158 | 
     | sb_wide/out_1_3_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    0.159 | 
     | sb_wide/out_1_3_id1_bar_reg_4_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.145 | 0.240 |   0.266 |    0.399 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.145 | 0.000 |   0.266 |    0.399 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7           | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.212 | 0.099 |   0.365 |    0.498 | 
     | sb_wide                                    | out_1_3[4] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.366 |    0.499 | 
     | FE_OFC240_out_BUS16_S1_T3_4                |                  | BUFFD2BWP40                | 0.212 | 0.001 |   0.366 |    0.499 | 
     | FE_OFC240_out_BUS16_S1_T3_4                | I ^ -> Z ^       | BUFFD2BWP40                | 0.321 | 0.237 |   0.603 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.320 | 0.004 |   0.607 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[5]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_5_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.606
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.009 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.010 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.073 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.075 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.168 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.169 | 
     | sb_wide/out_1_0_id1_bar_reg_5_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.100 | 0.213 |   0.247 |    0.381 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.100 | 0.001 |   0.248 |    0.382 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_5 v -> ZN_5 ^ | nem_ohmux_invd2_2i_8b      | 0.236 | 0.118 |   0.366 |    0.500 | 
     | sb_wide                                    | out_1_0[5] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.368 |    0.502 | 
     | FE_OFC172_out_BUS16_S1_T0_5                |                  | BUFFD2BWP40                | 0.236 | 0.002 |   0.368 |    0.502 | 
     | FE_OFC172_out_BUS16_S1_T0_5                | I ^ -> Z ^       | BUFFD2BWP40                | 0.324 | 0.233 |   0.602 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.325 | 0.005 |   0.606 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[3]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_3_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.604
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.012 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.013 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.076 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.078 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.171 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.171 | 
     | sb_wide/out_1_0_id1_bar_reg_3_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.097 | 0.219 |   0.254 |    0.391 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.097 | 0.001 |   0.255 |    0.391 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_3 v -> ZN_3 ^ | nem_ohmux_invd2_2i_8b      | 0.239 | 0.109 |   0.364 |    0.500 | 
     | sb_wide                                    | out_1_0[3] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.366 |    0.503 | 
     | FE_OFC170_out_BUS16_S1_T0_3                |                  | BUFFD2BWP40                | 0.239 | 0.002 |   0.366 |    0.503 | 
     | FE_OFC170_out_BUS16_S1_T0_3                | I ^ -> Z ^       | BUFFD2BWP40                | 0.322 | 0.231 |   0.597 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.322 | 0.006 |   0.604 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[7]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_7_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.603
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.013 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.014 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.076 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.078 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.171 | 
     | sb_wide/out_1_0_id1_bar_reg_7_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.172 | 
     | sb_wide/out_1_0_id1_bar_reg_7_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.105 | 0.218 |   0.253 |    0.390 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.105 | 0.000 |   0.253 |    0.390 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_7 v -> ZN_7 ^ | nem_ohmux_invd2_2i_8b      | 0.218 | 0.101 |   0.355 |    0.492 | 
     | sb_wide                                    | out_1_0[7] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.356 |    0.493 | 
     | FE_OFC174_out_BUS16_S1_T0_7                |                  | BUFFD2BWP40                | 0.218 | 0.001 |   0.356 |    0.493 | 
     | FE_OFC174_out_BUS16_S1_T0_7                | I ^ -> Z ^       | BUFFD2BWP40                | 0.346 | 0.238 |   0.594 |    0.730 | 
     |                                            |                  | pe_tile_new_unq1           | 0.346 | 0.010 |   0.603 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[6]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_6_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.603
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.013 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.014 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.076 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.079 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.171 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.172 | 
     | sb_wide/out_1_0_id1_bar_reg_6_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.100 | 0.213 |   0.248 |    0.385 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.100 | 0.000 |   0.248 |    0.385 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_6 v -> ZN_6 ^ | nem_ohmux_invd2_2i_8b      | 0.243 | 0.115 |   0.363 |    0.501 | 
     | sb_wide                                    | out_1_0[6] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.366 |    0.503 | 
     | FE_OFC173_out_BUS16_S1_T0_6                |                  | BUFFD2BWP40                | 0.243 | 0.003 |   0.366 |    0.503 | 
     | FE_OFC173_out_BUS16_S1_T0_6                | I ^ -> Z ^       | BUFFD2BWP40                | 0.320 | 0.231 |   0.598 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.321 | 0.005 |   0.603 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[9]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_9_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.602
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.014 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.014 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.075 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.084 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.163 | 
     | sb_wide/out_1_3_id1_bar_reg_9_             |                  | DFQD0BWP40                 | 0.068 | 0.001 |   0.026 |    0.164 | 
     | sb_wide/out_1_3_id1_bar_reg_9_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.136 | 0.249 |   0.275 |    0.412 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.136 | 0.000 |   0.275 |    0.413 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_1 v -> ZN_1 ^ | nem_ohmux_invd2_2i_8b      | 0.206 | 0.087 |   0.361 |    0.499 | 
     | sb_wide                                    | out_1_3[9] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.362 |    0.500 | 
     | FE_OFC244_out_BUS16_S1_T3_9                |                  | BUFFD2BWP40                | 0.206 | 0.001 |   0.362 |    0.500 | 
     | FE_OFC244_out_BUS16_S1_T3_9                | I ^ -> Z ^       | BUFFD2BWP40                | 0.335 | 0.234 |   0.596 |    0.734 | 
     |                                            |                  | pe_tile_new_unq1           | 0.335 | 0.006 |   0.602 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S0_T2[0]                           (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.849
= Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |    0.017 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.018 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.079 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.082 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.082 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.166 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.167 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.369 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.369 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.492 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.492 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.560 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.561 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.650 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.651 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.691 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.691 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.832 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.832 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.910 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.910 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.979 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.979 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    1.037 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    1.037 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.094 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.094 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.195 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.195 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.301 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.301 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.404 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.404 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.509 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.509 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.616 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.616 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.718 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.718 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.818 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.818 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.919 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.920 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    2.019 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    2.019 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.120 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.120 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.220 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.220 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.327 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.327 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.431 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.431 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.538 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.538 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.643 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.643 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.670 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.670 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.705 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.705 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.736 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.736 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.769 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.769 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.849 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.849 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.869 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.869 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.898 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.898 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    3.003 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    3.003 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.107 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.107 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.141 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.141 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.165 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.165 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.267 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.375 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.375 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.402 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.430 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.430 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.538 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.538 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.573 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.573 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.601 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.601 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.626 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.626 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.658 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.658 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.731 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.731 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.818 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.818 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.847 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.847 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.878 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.878 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    3.997 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    3.997 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    4.023 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    4.023 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    4.047 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    4.047 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.115 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.115 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.168 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.168 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.267 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.267 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.310 | 
     | test_pe/U19                                        |              | OAI21D0BWP40                    | 0.040 | 0.000 |   4.169 |    4.310 | 
     | test_pe/U19                                        | A2 v -> ZN ^ | OAI21D0BWP40                    | 0.068 | 0.055 |   4.224 |    4.365 | 
     | test_pe/U25                                        |              | ND2D1BWP40                      | 0.068 | 0.000 |   4.224 |    4.365 | 
     | test_pe/U25                                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.039 |   4.263 |    4.404 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.038 | 0.000 |   4.263 |    4.404 | 
     | test_pe/FE_RC_26_0                                 | A2 v -> ZN ^ | AOI32D2BWP40                    | 0.078 | 0.059 |   4.322 |    4.463 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.078 | 0.000 |   4.322 |    4.463 | 
     | test_pe/FE_RC_12_0                                 | A1 ^ -> ZN v | AOI21D3BWP40                    | 0.049 | 0.047 |   4.369 |    4.510 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.049 | 0.001 |   4.369 |    4.511 | 
     | test_pe/U226                                       | I v -> ZN ^  | CKND6BWP40                      | 0.070 | 0.053 |   4.422 |    4.564 | 
     | test_pe                                            | res_p ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.428 |    4.569 | 
     | sb_1b/FE_RC_19_0                                   |              | AOI22D0BWP40                    | 0.071 | 0.006 |   4.428 |    4.569 | 
     | sb_1b/FE_RC_19_0                                   | A1 ^ -> ZN v | AOI22D0BWP40                    | 0.043 | 0.040 |   4.468 |    4.609 | 
     | sb_1b/FE_RC_138_0                                  |              | AN2D0BWP40                      | 0.043 | 0.000 |   4.468 |    4.609 | 
     | sb_1b/FE_RC_138_0                                  | A1 v -> Z v  | AN2D0BWP40                      | 0.023 | 0.050 |   4.518 |    4.659 | 
     | sb_1b/FE_RC_137_0                                  |              | AOI21D1BWP40                    | 0.023 | 0.000 |   4.518 |    4.659 | 
     | sb_1b/FE_RC_137_0                                  | B v -> ZN ^  | AOI21D1BWP40                    | 0.176 | 0.121 |   4.639 |    4.780 | 
     | sb_1b/U84                                          |              | MUX2D1BWP40                     | 0.176 | 0.000 |   4.639 |    4.780 | 
     | sb_1b/U84                                          | I0 ^ -> Z ^  | MUX2D1BWP40                     | 0.235 | 0.208 |   4.847 |    4.988 | 
     | sb_1b                                              | out_0_2[0] ^ | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.849 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.235 | 0.002 |   4.849 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[1]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_1_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.598
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.018 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.019 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.081 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.083 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.176 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.177 | 
     | sb_wide/out_1_0_id1_bar_reg_1_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.087 | 0.208 |   0.243 |    0.386 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.087 | 0.000 |   0.244 |    0.386 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7           | I1_1 v -> ZN_1 ^ | nem_ohmux_invd2_2i_8b      | 0.242 | 0.112 |   0.356 |    0.498 | 
     | sb_wide                                    | out_1_0[1] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.358 |    0.500 | 
     | FE_OFC271_out_BUS16_S1_T0_1                |                  | BUFFD2BWP40                | 0.242 | 0.002 |   0.358 |    0.500 | 
     | FE_OFC271_out_BUS16_S1_T0_1                | I ^ -> Z ^       | BUFFD2BWP40                | 0.326 | 0.232 |   0.590 |    0.732 | 
     |                                            |                  | pe_tile_new_unq1           | 0.327 | 0.008 |   0.598 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[4]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_4_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.598
= Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.018 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.019 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.082 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.069 | 0.004 |  -0.057 |    0.086 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.099 | 0.091 |   0.035 |    0.177 | 
     | sb_wide/out_1_1_id1_bar_reg_4_             |                  | DFQD0BWP40                 | 0.099 | 0.000 |   0.035 |    0.177 | 
     | sb_wide/out_1_1_id1_bar_reg_4_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.074 | 0.202 |   0.237 |    0.379 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.074 | 0.000 |   0.237 |    0.379 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_4 v -> ZN_4 ^ | nem_ohmux_invd2_2i_8b      | 0.245 | 0.120 |   0.357 |    0.500 | 
     | sb_wide                                    | out_1_1[4] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.360 |    0.502 | 
     | FE_OFC187_out_BUS16_S1_T1_4                |                  | BUFFD2BWP40                | 0.245 | 0.002 |   0.360 |    0.502 | 
     | FE_OFC187_out_BUS16_S1_T1_4                | I ^ -> Z ^       | BUFFD2BWP40                | 0.323 | 0.235 |   0.594 |    0.737 | 
     |                                            |                  | pe_tile_new_unq1           | 0.323 | 0.003 |   0.598 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T3[0]                           (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.843
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |    0.023 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.024 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.085 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.088 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.088 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.173 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.173 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.375 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.376 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.498 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.498 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.567 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.567 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.657 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.657 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.697 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.697 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.838 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.838 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.916 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.916 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.985 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    1.043 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    1.044 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.100 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.100 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.201 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.201 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.308 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.308 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.410 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.410 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.515 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.515 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.622 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.622 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.724 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.724 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.824 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.824 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.926 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.926 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    2.026 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    2.026 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.126 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.126 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.227 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.227 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.333 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.333 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.437 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.544 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.544 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.649 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.649 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.676 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.676 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.711 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.711 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.743 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.743 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.775 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.775 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.855 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.855 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.875 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.875 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.904 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.904 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    3.009 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    3.009 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.113 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.113 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.147 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.147 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.172 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.172 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.273 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.273 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.381 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.381 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.408 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.408 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.436 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.436 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.544 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.544 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.579 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.579 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.607 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.607 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.632 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.632 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.664 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.664 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.737 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.737 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.824 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.824 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.854 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.854 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.885 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.885 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    4.003 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    4.003 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    4.029 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    4.029 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    4.053 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    4.053 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.121 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.121 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.175 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.175 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.273 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.273 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.316 | 
     | test_pe/U19                                        |              | OAI21D0BWP40                    | 0.040 | 0.000 |   4.169 |    4.316 | 
     | test_pe/U19                                        | A2 v -> ZN ^ | OAI21D0BWP40                    | 0.068 | 0.055 |   4.224 |    4.371 | 
     | test_pe/U25                                        |              | ND2D1BWP40                      | 0.068 | 0.000 |   4.224 |    4.371 | 
     | test_pe/U25                                        | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.039 |   4.263 |    4.411 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.038 | 0.000 |   4.263 |    4.411 | 
     | test_pe/FE_RC_26_0                                 | A2 v -> ZN ^ | AOI32D2BWP40                    | 0.078 | 0.059 |   4.322 |    4.469 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.078 | 0.000 |   4.322 |    4.469 | 
     | test_pe/FE_RC_12_0                                 | A1 ^ -> ZN v | AOI21D3BWP40                    | 0.049 | 0.047 |   4.369 |    4.516 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.049 | 0.001 |   4.369 |    4.517 | 
     | test_pe/U226                                       | I v -> ZN ^  | CKND6BWP40                      | 0.070 | 0.053 |   4.422 |    4.570 | 
     | test_pe                                            | res_p ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.428 |    4.575 | 
     | sb_1b/U66                                          |              | AOI22D0BWP40                    | 0.071 | 0.006 |   4.428 |    4.575 | 
     | sb_1b/U66                                          | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.062 | 0.047 |   4.475 |    4.623 | 
     | sb_1b/U69                                          |              | AOI22D1BWP40                    | 0.062 | 0.000 |   4.475 |    4.623 | 
     | sb_1b/U69                                          | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.131 | 0.108 |   4.584 |    4.731 | 
     | sb_1b/U71                                          |              | MUX2D0BWP40                     | 0.131 | 0.000 |   4.584 |    4.731 | 
     | sb_1b/U71                                          | I0 ^ -> Z ^  | MUX2D0BWP40                     | 0.352 | 0.257 |   4.841 |    4.988 | 
     | sb_1b                                              | out_3_3[0] ^ | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.843 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.352 | 0.002 |   4.843 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   out_BUS1_S3_T2[0]                           (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   5.000
+ CPPR Adjustment               0.000
= Required Time                 4.990
- Arrival Time                  4.841
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.048 |       |  -0.124 |    0.024 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.025 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.086 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.059 |    0.089 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.062 | 0.003 |  -0.059 |    0.089 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.078 | 0.085 |   0.025 |    0.174 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          |              | DFCNQD1BWP40                    | 0.078 | 0.000 |   0.026 |    0.174 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_0_          | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.112 | 0.203 |   0.228 |    0.377 | 
     | test_pe/test_opt_reg_a/U30                         |              | AO22D2BWP40                     | 0.112 | 0.000 |   0.228 |    0.377 | 
     | test_pe/test_opt_reg_a/U30                         | B2 ^ -> Z ^  | AO22D2BWP40                     | 0.087 | 0.122 |   0.351 |    0.499 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                |              | INVD1BWP40                      | 0.087 | 0.000 |   0.351 |    0.500 | 
     | test_pe/test_pe_comp/FE_OFC3_op_a_0                | I ^ -> ZN v  | INVD1BWP40                      | 0.070 | 0.068 |   0.419 |    0.568 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  |              | ND2D2BWP40                      | 0.070 | 0.000 |   0.420 |    0.568 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1064  | A2 v -> ZN ^ | ND2D2BWP40                      | 0.112 | 0.089 |   0.509 |    0.658 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | INVD0BWP40                      | 0.112 | 0.000 |   0.510 |    0.658 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I ^ -> ZN v  | INVD0BWP40                      | 0.040 | 0.040 |   0.550 |    0.698 | 
     | 110_n1397                                          |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  |              | AOI222D1BWP40                   | 0.040 | 0.000 |   0.550 |    0.698 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1215  | C1 v -> ZN ^ | AOI222D1BWP40                   | 0.154 | 0.141 |   0.691 |    0.840 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC |              | BUFFD2BWP40                     | 0.154 | 0.000 |   0.691 |    0.840 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_PSC | I ^ -> Z ^   | BUFFD2BWP40                     | 0.040 | 0.078 |   0.769 |    0.917 | 
     | 2_n1403                                            |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  |              | XNR2D1BWP40                     | 0.040 | 0.000 |   0.769 |    0.917 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1216  | A1 ^ -> ZN v | XNR2D1BWP40                     | 0.029 | 0.069 |   0.838 |    0.986 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  |              | HA1D1BWP40                      | 0.029 | 0.000 |   0.838 |    0.986 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1246  | A v -> CO v  | HA1D1BWP40                      | 0.038 | 0.058 |   0.896 |    1.044 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  |              | HA1D1BWP40                      | 0.038 | 0.001 |   0.896 |    1.045 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1245  | B v -> CO v  | HA1D1BWP40                      | 0.026 | 0.056 |   0.952 |    1.101 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  |              | FA1D1BWP40                      | 0.026 | 0.000 |   0.953 |    1.101 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1244  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.101 |   1.053 |    1.202 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.054 |    1.202 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1243  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.107 |   1.160 |    1.309 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.160 |    1.309 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1242  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.103 |   1.263 |    1.412 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.263 |    1.412 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1241  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.105 |   1.368 |    1.517 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  |              | FA1D1BWP40                      | 0.045 | 0.000 |   1.368 |    1.517 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1240  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   1.475 |    1.624 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  |              | FA1D1BWP40                      | 0.047 | 0.000 |   1.475 |    1.624 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1239  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.102 |   1.577 |    1.725 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  |              | FA1D1BWP40                      | 0.040 | 0.000 |   1.577 |    1.726 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1238  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.100 |   1.677 |    1.825 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  |              | FA1D1BWP40                      | 0.041 | 0.000 |   1.677 |    1.826 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1237  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.778 |    1.927 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.778 |    1.927 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1236  | CI v -> CO v | FA1D1BWP40                      | 0.039 | 0.100 |   1.878 |    2.027 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  |              | FA1D1BWP40                      | 0.039 | 0.000 |   1.878 |    2.027 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1235  | CI v -> CO v | FA1D1BWP40                      | 0.042 | 0.101 |   1.979 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  |              | FA1D1BWP40                      | 0.042 | 0.000 |   1.979 |    2.128 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1234  | CI v -> CO v | FA1D1BWP40                      | 0.040 | 0.100 |   2.079 |    2.228 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  |              | FA1D1BWP40                      | 0.040 | 0.000 |   2.079 |    2.228 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1233  | CI v -> CO v | FA1D1BWP40                      | 0.048 | 0.106 |   2.186 |    2.334 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  |              | FA1D1BWP40                      | 0.048 | 0.000 |   2.186 |    2.334 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1232  | CI v -> CO v | FA1D1BWP40                      | 0.041 | 0.104 |   2.289 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  |              | FA1D1BWP40                      | 0.041 | 0.000 |   2.290 |    2.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1231  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.107 |   2.396 |    2.545 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  |              | FA1D1BWP40                      | 0.047 | 0.000 |   2.397 |    2.545 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1230  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.502 |    2.651 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND1BWP40                      | 0.043 | 0.000 |   2.502 |    2.651 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.027 |   2.529 |    2.678 | 
     | 60_n1437                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  |              | OAI21D1BWP40                    | 0.025 | 0.000 |   2.529 |    2.678 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1295  | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.050 | 0.034 |   2.564 |    2.712 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.050 | 0.000 |   2.564 |    2.712 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.029 | 0.032 |   2.595 |    2.744 | 
     | 63_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA21D1BWP40                    | 0.029 | 0.000 |   2.595 |    2.744 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B ^ -> ZN v  | IOA21D1BWP40                    | 0.036 | 0.032 |   2.628 |    2.776 | 
     | 62_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | AO22D1BWP40                     | 0.036 | 0.000 |   2.628 |    2.776 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 v -> Z v  | AO22D1BWP40                     | 0.034 | 0.080 |   2.708 |    2.857 | 
     | 23_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.034 | 0.000 |   2.708 |    2.857 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.017 | 0.019 |   2.727 |    2.876 | 
     | 61_n1428                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D1BWP40                    | 0.017 | 0.000 |   2.727 |    2.876 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.044 | 0.029 |   2.757 |    2.905 | 
     | 122_0                                              |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  |              | FA1D1BWP40                      | 0.044 | 0.000 |   2.757 |    2.906 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1225  | CI v -> CO v | FA1D1BWP40                      | 0.043 | 0.105 |   2.861 |    3.010 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  |              | FA1D1BWP40                      | 0.043 | 0.000 |   2.861 |    3.010 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1224  | CI v -> CO v | FA1D1BWP40                      | 0.044 | 0.105 |   2.966 |    3.115 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC |              | CKND2BWP40                      | 0.044 | 0.000 |   2.966 |    3.115 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_OFC | I v -> ZN ^  | CKND2BWP40                      | 0.034 | 0.034 |   3.000 |    3.148 | 
     | 62_n1419                                           |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | OAI21D3BWP40                    | 0.034 | 0.000 |   3.000 |    3.149 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | OAI21D3BWP40                    | 0.031 | 0.024 |   3.024 |    3.173 | 
     | 27_1                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  |              | FA1D1BWP40                      | 0.031 | 0.000 |   3.024 |    3.173 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1222  | CI v -> CO v | FA1D1BWP40                      | 0.045 | 0.101 |   3.126 |    3.274 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  |              | FA1D1BWP40                      | 0.045 | 0.000 |   3.126 |    3.274 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1221  | CI v -> CO v | FA1D1BWP40                      | 0.047 | 0.108 |   3.234 |    3.382 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   |              | CKND1BWP40                      | 0.047 | 0.000 |   3.234 |    3.382 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U732   | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.027 |   3.260 |    3.409 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   |              | OAI21D1BWP40                    | 0.024 | 0.000 |   3.260 |    3.409 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U696   | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.040 | 0.029 |   3.289 |    3.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  |              | FA1D1BWP40                      | 0.040 | 0.000 |   3.289 |    3.438 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/U1219  | CI v -> CO v | FA1D1BWP40                      | 0.049 | 0.108 |   3.397 |    3.546 | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.049 | 0.000 |   3.397 |    3.546 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.033 | 0.035 |   3.432 |    3.581 | 
     | 98_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D2BWP40                     | 0.033 | 0.000 |   3.432 |    3.581 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 ^ -> ZN v | IND2D2BWP40                     | 0.029 | 0.028 |   3.460 |    3.609 | 
     | 94_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IND2D1BWP40                     | 0.029 | 0.000 |   3.460 |    3.609 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | B1 v -> ZN ^ | IND2D1BWP40                     | 0.024 | 0.024 |   3.484 |    3.633 | 
     | 90_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | ND2D1BWP40                      | 0.024 | 0.000 |   3.484 |    3.633 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A1 ^ -> ZN v | ND2D1BWP40                      | 0.038 | 0.033 |   3.517 |    3.666 | 
     | 89_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ |              | IOA22D2BWP40                    | 0.038 | 0.000 |   3.517 |    3.666 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/test_mult_add/mult_x_1/FE_RC_ | A2 v -> ZN v | IOA22D2BWP40                    | 0.056 | 0.072 |   3.589 |    3.738 | 
     | 93_0                                               |              |                                 |       |       |         |          | 
     | test_pe/test_pe_comp/FE_RC_8_0                     |              | OR4D1BWP40                      | 0.056 | 0.000 |   3.589 |    3.738 | 
     | test_pe/test_pe_comp/FE_RC_8_0                     | A4 v -> Z v  | OR4D1BWP40                      | 0.030 | 0.088 |   3.677 |    3.826 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            |              | INVD0BWP40                      | 0.030 | 0.000 |   3.677 |    3.826 | 
     | test_pe/test_pe_comp/FE_OFC58_FE_RN_0_0            | I v -> ZN ^  | INVD0BWP40                      | 0.032 | 0.029 |   3.706 |    3.855 | 
     | test_pe/test_pe_comp/U172                          |              | IND2D1BWP40                     | 0.032 | 0.000 |   3.706 |    3.855 | 
     | test_pe/test_pe_comp/U172                          | B1 ^ -> ZN v | IND2D1BWP40                     | 0.034 | 0.031 |   3.737 |    3.886 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    |              | AO222D1BWP40                    | 0.034 | 0.000 |   3.737 |    3.886 | 
     | test_pe/test_pe_comp/FE_RC_20_0                    | B1 v -> Z v  | AO222D1BWP40                    | 0.043 | 0.118 |   3.855 |    4.004 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    |              | CKND1BWP40                      | 0.043 | 0.000 |   3.855 |    4.004 | 
     | test_pe/test_pe_comp/FE_RC_21_0                    | I v -> ZN ^  | CKND1BWP40                      | 0.024 | 0.026 |   3.882 |    4.031 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     |              | AOI21D1BWP40                    | 0.024 | 0.000 |   3.882 |    4.031 | 
     | test_pe/test_pe_comp/FE_RC_5_0                     | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.024 | 0.023 |   3.905 |    4.054 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    |              | AOI31D1BWP40                    | 0.024 | 0.000 |   3.906 |    4.054 | 
     | test_pe/test_pe_comp/FE_RC_25_0                    | B v -> ZN ^  | AOI31D1BWP40                    | 0.094 | 0.068 |   3.974 |    4.122 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    |              | OAI21D1BWP40                    | 0.094 | 0.000 |   3.974 |    4.122 | 
     | test_pe/test_pe_comp/FE_RC_12_0                    | A1 ^ -> ZN v | OAI21D1BWP40                    | 0.121 | 0.054 |   4.027 |    4.176 | 
     | test_pe/FE_RC_58_0                                 |              | IAO22D1BWP40                    | 0.121 | 0.000 |   4.027 |    4.176 | 
     | test_pe/FE_RC_58_0                                 | B1 v -> ZN ^ | IAO22D1BWP40                    | 0.091 | 0.098 |   4.126 |    4.274 | 
     | test_pe/FE_OFC492_n33                              |              | CKND1BWP40                      | 0.091 | 0.000 |   4.126 |    4.274 | 
     | test_pe/FE_OFC492_n33                              | I ^ -> ZN v  | CKND1BWP40                      | 0.040 | 0.043 |   4.169 |    4.318 | 
     | test_pe/FE_RC_14_0                                 |              | ND2D1BWP40                      | 0.040 | 0.000 |   4.169 |    4.318 | 
     | test_pe/FE_RC_14_0                                 | A1 v -> ZN ^ | ND2D1BWP40                      | 0.029 | 0.028 |   4.197 |    4.346 | 
     | test_pe/FE_RC_13_0                                 |              | INR3D1BWP40                     | 0.029 | 0.000 |   4.197 |    4.346 | 
     | test_pe/FE_RC_13_0                                 | A1 ^ -> ZN ^ | INR3D1BWP40                     | 0.106 | 0.100 |   4.297 |    4.445 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.106 | 0.000 |   4.297 |    4.445 | 
     | test_pe/FE_RC_26_0                                 | B2 ^ -> ZN v | AOI32D2BWP40                    | 0.056 | 0.062 |   4.358 |    4.507 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.056 | 0.000 |   4.358 |    4.507 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.075 | 0.060 |   4.419 |    4.567 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.075 | 0.001 |   4.419 |    4.568 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.063 | 0.056 |   4.476 |    4.624 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   4.481 |    4.630 | 
     | sb_1b/U43                                          |              | AOI22D0BWP40                    | 0.064 | 0.005 |   4.481 |    4.630 | 
     | sb_1b/U43                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.083 | 0.073 |   4.554 |    4.703 | 
     | sb_1b/FE_RC_40_0                                   |              | AOI22D0BWP40                    | 0.083 | 0.000 |   4.554 |    4.703 | 
     | sb_1b/FE_RC_40_0                                   | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.113 | 0.094 |   4.648 |    4.797 | 
     | sb_1b/FE_RC_13_0                                   |              | AOI22D1BWP40                    | 0.113 | 0.000 |   4.648 |    4.797 | 
     | sb_1b/FE_RC_13_0                                   | A2 v -> ZN ^ | AOI22D1BWP40                    | 0.093 | 0.093 |   4.741 |    4.890 | 
     | sb_1b/FE_RC_14_0                                   |              | INVD1BWP40                      | 0.093 | 0.000 |   4.741 |    4.890 | 
     | sb_1b/FE_RC_14_0                                   | I ^ -> ZN v  | INVD1BWP40                      | 0.115 | 0.099 |   4.840 |    4.989 | 
     | sb_1b                                              | out_3_2[0] v | pe_tile_new_unq1_sb_unq2_0      |       |       |   4.841 |    4.990 | 
     |                                                    |              | pe_tile_new_unq1                | 0.115 | 0.001 |   4.841 |    4.990 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[10]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_10_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.589
= Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.026 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.027 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.090 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.069 | 0.004 |  -0.057 |    0.094 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.099 | 0.091 |   0.035 |    0.185 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.099 | 0.001 |   0.035 |    0.186 | 
     | sb_wide/out_1_1_id1_bar_reg_10_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.058 | 0.188 |   0.223 |    0.373 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.058 | 0.000 |   0.223 |    0.373 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_2 v -> ZN_2 ^ | nem_ohmux_invd2_2i_8b      | 0.266 | 0.124 |   0.347 |    0.497 | 
     | sb_wide                                    | out_1_1[10] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.352 |    0.503 | 
     | FE_OFC185_out_BUS16_S1_T1_10               |                  | BUFFD2BWP40                | 0.266 | 0.005 |   0.352 |    0.503 | 
     | FE_OFC185_out_BUS16_S1_T1_10               | I ^ -> Z ^       | BUFFD2BWP40                | 0.314 | 0.233 |   0.585 |    0.735 | 
     |                                            |                  | pe_tile_new_unq1           | 0.315 | 0.005 |   0.589 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[15]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_3_id1_bar_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.588
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.028 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.028 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.090 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.063 | 0.008 |  -0.054 |    0.098 | 
     | sb_wide/clk_gate_out_1_3_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.068 | 0.080 |   0.026 |    0.177 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.068 | 0.000 |   0.026 |    0.178 | 
     | sb_wide/out_1_3_id1_bar_reg_15_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.142 | 0.250 |   0.276 |    0.427 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.142 | 0.000 |   0.276 |    0.428 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15          | I1_7 v -> ZN_7 ^ | nem_ohmux_invd2_2i_8b      | 0.189 | 0.067 |   0.343 |    0.494 | 
     | sb_wide                                    | out_1_3[15] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.343 |    0.495 | 
     | FE_OFC216_out_BUS16_S1_T3_15               |                  | BUFFD2BWP40                | 0.189 | 0.001 |   0.343 |    0.495 | 
     | FE_OFC216_out_BUS16_S1_T3_15               | I ^ -> Z ^       | BUFFD2BWP40                | 0.348 | 0.237 |   0.580 |    0.732 | 
     |                                            |                  | pe_tile_new_unq1           | 0.349 | 0.008 |   0.588 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[15]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_0_id1_bar_reg_15_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.588
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.028 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.029 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.091 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.068 | 0.002 |  -0.059 |    0.093 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.102 | 0.093 |   0.034 |    0.186 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            |                  | DFQD0BWP40                 | 0.102 | 0.001 |   0.035 |    0.187 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.101 | 0.227 |   0.262 |    0.413 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.101 | 0.000 |   0.262 |    0.413 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15          | I1_7 v -> ZN_7 ^ | nem_ohmux_invd2_2i_8b      | 0.213 | 0.091 |   0.352 |    0.504 | 
     | sb_wide                                    | out_1_0[15] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.353 |    0.505 | 
     | FE_OFC168_out_BUS16_S1_T0_15               |                  | BUFFD2BWP40                | 0.213 | 0.001 |   0.353 |    0.505 | 
     | FE_OFC168_out_BUS16_S1_T0_15               | I ^ -> Z ^       | BUFFD2BWP40                | 0.324 | 0.228 |   0.581 |    0.733 | 
     |                                            |                  | pe_tile_new_unq1           | 0.324 | 0.007 |   0.588 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[11]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_11_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.588
= Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.028 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.029 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.091 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.069 | 0.004 |  -0.057 |    0.095 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.099 | 0.091 |   0.035 |    0.187 | 
     | sb_wide/out_1_1_id1_bar_reg_11_            |                  | DFQD0BWP40                 | 0.099 | 0.001 |   0.035 |    0.187 | 
     | sb_wide/out_1_1_id1_bar_reg_11_            | CP ^ -> Q v      | DFQD0BWP40                 | 0.066 | 0.192 |   0.227 |    0.380 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.066 | 0.000 |   0.228 |    0.380 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15          | I1_3 v -> ZN_3 ^ | nem_ohmux_invd2_2i_8b      | 0.247 | 0.106 |   0.333 |    0.485 | 
     | sb_wide                                    | out_1_1[11] ^    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.337 |    0.489 | 
     | FE_OFC192_out_BUS16_S1_T1_11               |                  | BUFFD2BWP40                | 0.247 | 0.003 |   0.337 |    0.489 | 
     | FE_OFC192_out_BUS16_S1_T1_11               | I ^ -> Z ^       | BUFFD2BWP40                | 0.347 | 0.244 |   0.581 |    0.733 | 
     |                                            |                  | pe_tile_new_unq1           | 0.347 | 0.007 |   0.588 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S2_T4[10]               (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_2_4_id1_bar_reg_10_/Q (^) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.587
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.028 | 
     | CTS_ccl_a_buf_00011                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.029 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^       | CKBD16BWP40                | 0.061 | 0.061 |  -0.062 |    0.090 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch |                  | CKLNQD3BWP40               | 0.062 | 0.001 |  -0.061 |    0.091 | 
     | sb_wide/clk_gate_out_2_4_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD3BWP40               | 0.079 | 0.085 |   0.024 |    0.177 | 
     | sb_wide/out_2_4_id1_bar_reg_10_            |                  | DFQD0BWP40                 | 0.079 | 0.001 |   0.025 |    0.178 | 
     | sb_wide/out_2_4_id1_bar_reg_10_            | CP ^ -> Q ^      | DFQD0BWP40                 | 0.273 | 0.351 |   0.376 |    0.529 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          |                  | nem_ohmux_invd2_2i_8b      | 0.273 | 0.000 |   0.377 |    0.529 | 
     | sb_wide/sb_unq1_mux_gate_2_4_8_15          | I1_2 ^ -> ZN_2 v | nem_ohmux_invd2_2i_8b      | 0.286 | 0.204 |   0.580 |    0.733 | 
     | sb_wide                                    | out_2_4[10] v    | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.587 |    0.740 | 
     |                                            |                  | pe_tile_new_unq1           | 0.286 | 0.007 |   0.587 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[2]               (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/out_1_1_id1_bar_reg_2_/Q (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {Reg2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Path Delay                    0.750
+ CPPR Adjustment               0.000
= Required Time                 0.740
- Arrival Time                  0.586
= Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |       Arc        |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                            |                  |                            |       |       |  Time   |   Time   | 
     |--------------------------------------------+------------------+----------------------------+-------+-------+---------+----------| 
     |                                            | clk_in ^         |                            | 0.048 |       |  -0.124 |    0.030 | 
     | CTS_ccl_a_buf_00013                        |                  | CKBD16BWP40                | 0.048 | 0.001 |  -0.123 |    0.031 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^       | CKBD16BWP40                | 0.067 | 0.062 |  -0.061 |    0.093 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |                  | CKLNQD2BWP40               | 0.069 | 0.004 |  -0.057 |    0.097 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^      | CKLNQD2BWP40               | 0.099 | 0.091 |   0.035 |    0.189 | 
     | sb_wide/out_1_1_id1_bar_reg_2_             |                  | DFQD0BWP40                 | 0.099 | 0.001 |   0.035 |    0.189 | 
     | sb_wide/out_1_1_id1_bar_reg_2_             | CP ^ -> Q v      | DFQD0BWP40                 | 0.079 | 0.208 |   0.243 |    0.397 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           |                  | nem_ohmux_invd2_2i_8b      | 0.079 | 0.000 |   0.243 |    0.397 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7           | I1_2 v -> ZN_2 ^ | nem_ohmux_invd2_2i_8b      | 0.240 | 0.100 |   0.343 |    0.497 | 
     | sb_wide                                    | out_1_1[2] ^     | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.346 |    0.500 | 
     | FE_OFC275_out_BUS16_S1_T1_2                |                  | BUFFD2BWP40                | 0.240 | 0.003 |   0.346 |    0.500 | 
     | FE_OFC275_out_BUS16_S1_T1_2                | I ^ -> Z ^       | BUFFD2BWP40                | 0.330 | 0.236 |   0.582 |    0.736 | 
     |                                            |                  | pe_tile_new_unq1           | 0.330 | 0.004 |   0.586 |    0.740 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 

