
ADS131M04_DMA_MicroSD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b75c  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  0800b93c  0800b93c  0000c93c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b99c  0800b99c  0000d174  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b99c  0800b99c  0000c99c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9a4  0800b9a4  0000d174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9a4  0800b9a4  0000c9a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9a8  0800b9a8  0000c9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000174  20000000  0800b9ac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000063f0  20000174  0800bb20  0000d174  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006564  0800bb20  0000d564  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d174  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a3de  00000000  00000000  0000d1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004697  00000000  00000000  00027582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a0  00000000  00000000  0002bc20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011f1  00000000  00000000  0002d3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002754d  00000000  00000000  0002e5b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020c62  00000000  00000000  00055afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfdd5  00000000  00000000  00076760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156535  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006414  00000000  00000000  00156578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  0015c98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000174 	.word	0x20000174
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b924 	.word	0x0800b924

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000178 	.word	0x20000178
 800021c:	0800b924 	.word	0x0800b924

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <delay_us>:
  return ((int32_t) (((int32_t) dataBytes[0] << 24) | ((int32_t) dataBytes[1] << 16) | ((int32_t) dataBytes[2] << 8))) >> 8;
  #endif
}
*/

static void delay_us(uint32_t us) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t startTicks = SysTick->VAL;
 8000554:	4b1e      	ldr	r3, [pc, #120]	@ (80005d0 <delay_us+0x84>)
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	617b      	str	r3, [r7, #20]
  uint32_t tick = HAL_GetTick();
 800055a:	f001 f801 	bl	8001560 <HAL_GetTick>
 800055e:	6138      	str	r0, [r7, #16]
  uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <delay_us+0x88>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a1c      	ldr	r2, [pc, #112]	@ (80005d8 <delay_us+0x8c>)
 8000566:	fba2 2303 	umull	r2, r3, r2, r3
 800056a:	0c9a      	lsrs	r2, r3, #18
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	fb02 f303 	mul.w	r3, r2, r3
 8000572:	60fb      	str	r3, [r7, #12]
  if(startTicks < delayTicks) {
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	429a      	cmp	r2, r3
 800057a:	d216      	bcs.n	80005aa <delay_us+0x5e>
    while(HAL_GetTick() == tick);
 800057c:	bf00      	nop
 800057e:	f000 ffef 	bl	8001560 <HAL_GetTick>
 8000582:	4602      	mov	r2, r0
 8000584:	693b      	ldr	r3, [r7, #16]
 8000586:	4293      	cmp	r3, r2
 8000588:	d0f9      	beq.n	800057e <delay_us+0x32>
    while((SystemCoreClock / 1000) + startTicks - delayTicks < SysTick->VAL);
 800058a:	bf00      	nop
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <delay_us+0x88>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <delay_us+0x90>)
 8000592:	fba2 2303 	umull	r2, r3, r2, r3
 8000596:	099a      	lsrs	r2, r3, #6
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	441a      	add	r2, r3
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	1ad2      	subs	r2, r2, r3
 80005a0:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <delay_us+0x84>)
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	d3f1      	bcc.n	800058c <delay_us+0x40>
  } else {
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
  }
}
 80005a8:	e00d      	b.n	80005c6 <delay_us+0x7a>
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
 80005aa:	bf00      	nop
 80005ac:	f000 ffd8 	bl	8001560 <HAL_GetTick>
 80005b0:	4602      	mov	r2, r0
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <delay_us+0x7a>
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	1ad2      	subs	r2, r2, r3
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <delay_us+0x84>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3f2      	bcc.n	80005ac <delay_us+0x60>
}
 80005c6:	bf00      	nop
 80005c8:	3718      	adds	r7, #24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	e000e010 	.word	0xe000e010
 80005d4:	20000000 	.word	0x20000000
 80005d8:	431bde83 	.word	0x431bde83
 80005dc:	10624dd3 	.word	0x10624dd3

080005e0 <ADS_RST_LOW>:

void ADS_RST_LOW(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ea:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <ADS_RST_LOW+0x14>)
 80005ec:	f001 fe26 	bl	800223c <HAL_GPIO_WritePin>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40020400 	.word	0x40020400

080005f8 <ADS_RST_HIGH>:

void ADS_RST_HIGH(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000602:	4802      	ldr	r0, [pc, #8]	@ (800060c <ADS_RST_HIGH+0x14>)
 8000604:	f001 fe1a 	bl	800223c <HAL_GPIO_WritePin>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020400 	.word	0x40020400

08000610 <ADS_CS_LOW>:

void ADS_CS_LOW(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2101      	movs	r1, #1
 8000618:	4802      	ldr	r0, [pc, #8]	@ (8000624 <ADS_CS_LOW+0x14>)
 800061a:	f001 fe0f 	bl	800223c <HAL_GPIO_WritePin>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40020800 	.word	0x40020800

08000628 <ADS_CS_HIGH>:

void ADS_CS_HIGH(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2101      	movs	r1, #1
 8000630:	4802      	ldr	r0, [pc, #8]	@ (800063c <ADS_CS_HIGH+0x14>)
 8000632:	f001 fe03 	bl	800223c <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40020800 	.word	0x40020800

08000640 <ADS_READ_DRDY>:

GPIO_PinState ADS_READ_DRDY(void) {
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(ADS_DRDY_GPIO_Port, ADS_DRDY_Pin);
 8000644:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000648:	4802      	ldr	r0, [pc, #8]	@ (8000654 <ADS_READ_DRDY+0x14>)
 800064a:	f001 fddf 	bl	800220c <HAL_GPIO_ReadPin>
 800064e:	4603      	mov	r3, r0
}
 8000650:	4618      	mov	r0, r3
 8000652:	bd80      	pop	{r7, pc}
 8000654:	40020400 	.word	0x40020400

08000658 <spiTransmitReceiveBytes>:

  return rx;
}
*/

static void spiTransmitReceiveBytes(const uint8_t txBytes[], uint8_t rxBytes[], uint8_t byteCount) {
 8000658:	b580      	push	{r7, lr}
 800065a:	b086      	sub	sp, #24
 800065c:	af02      	add	r7, sp, #8
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	4613      	mov	r3, r2
 8000664:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_TransmitReceive(&ADS131M04_SPI_HANDLE, txBytes, rxBytes, byteCount, 0xFFFF);
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	b29b      	uxth	r3, r3
 800066a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800066e:	9200      	str	r2, [sp, #0]
 8000670:	68ba      	ldr	r2, [r7, #8]
 8000672:	68f9      	ldr	r1, [r7, #12]
 8000674:	4803      	ldr	r0, [pc, #12]	@ (8000684 <spiTransmitReceiveBytes+0x2c>)
 8000676:	f004 fb0a 	bl	8004c8e <HAL_SPI_TransmitReceive>
}
 800067a:	bf00      	nop
 800067c:	3710      	adds	r7, #16
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200048c4 	.word	0x200048c4

08000688 <ADS131M04_Transmitdummyword>:

void ADS131M04_Transmitdummyword(uint8_t *rxBytes) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint8_t txBytes[ADS131M04_WORD_LENGTH] = {0};
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	2100      	movs	r1, #0
 8000696:	460a      	mov	r2, r1
 8000698:	801a      	strh	r2, [r3, #0]
 800069a:	460a      	mov	r2, r1
 800069c:	709a      	strb	r2, [r3, #2]

  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 800069e:	2203      	movs	r2, #3
 80006a0:	2100      	movs	r1, #0
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f00b f8b0 	bl	800b808 <memset>

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006a8:	f107 030c 	add.w	r3, r7, #12
 80006ac:	2203      	movs	r2, #3
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff ffd1 	bl	8000658 <spiTransmitReceiveBytes>
}
 80006b6:	bf00      	nop
 80006b8:	3710      	adds	r7, #16
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <ADS131M04_Transmitword>:

void ADS131M04_Transmitword(uint16_t word, uint8_t *rxBytes) {
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4603      	mov	r3, r0
 80006c6:	6039      	str	r1, [r7, #0]
 80006c8:	80fb      	strh	r3, [r7, #6]
  uint8_t txBytes[ADS131M04_WORD_LENGTH];

  memset(txBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 80006ca:	f107 030c 	add.w	r3, r7, #12
 80006ce:	2203      	movs	r2, #3
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f00b f898 	bl	800b808 <memset>
  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 80006d8:	2203      	movs	r2, #3
 80006da:	2100      	movs	r1, #0
 80006dc:	6838      	ldr	r0, [r7, #0]
 80006de:	f00b f893 	bl	800b808 <memset>

  txBytes[0] = (uint8_t)(word >> 8);
 80006e2:	88fb      	ldrh	r3, [r7, #6]
 80006e4:	0a1b      	lsrs	r3, r3, #8
 80006e6:	b29b      	uxth	r3, r3
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	733b      	strb	r3, [r7, #12]
  txBytes[1] = (uint8_t)(word & 0xFF);
 80006ec:	88fb      	ldrh	r3, [r7, #6]
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	737b      	strb	r3, [r7, #13]

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	2203      	movs	r2, #3
 80006f8:	6839      	ldr	r1, [r7, #0]
 80006fa:	4618      	mov	r0, r3
 80006fc:	f7ff ffac 	bl	8000658 <spiTransmitReceiveBytes>
}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}

08000708 <ADS131M04_TransmitCommand>:

uint16_t ADS131M04_TransmitCommand(const uint16_t opcode) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	80fb      	strh	r3, [r7, #6]
  uint8_t reply[ADS131M04_WORD_LENGTH]       = {0};
 8000712:	f107 0310 	add.w	r3, r7, #16
 8000716:	2100      	movs	r1, #0
 8000718:	460a      	mov	r2, r1
 800071a:	801a      	strh	r2, [r3, #0]
 800071c:	460a      	mov	r2, r1
 800071e:	709a      	strb	r2, [r3, #2]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	2100      	movs	r1, #0
 8000726:	460a      	mov	r2, r1
 8000728:	801a      	strh	r2, [r3, #0]
 800072a:	460a      	mov	r2, r1
 800072c:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(opcode, reply);
 800072e:	f107 0210 	add.w	r2, r7, #16
 8000732:	88fb      	ldrh	r3, [r7, #6]
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ffc1 	bl	80006be <ADS131M04_Transmitword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 800073c:	2300      	movs	r3, #0
 800073e:	75fb      	strb	r3, [r7, #23]
 8000740:	e007      	b.n	8000752 <ADS131M04_TransmitCommand+0x4a>
    ADS131M04_Transmitdummyword(dummy_reply); // dummy read
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	4618      	mov	r0, r3
 8000748:	f7ff ff9e 	bl	8000688 <ADS131M04_Transmitdummyword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 800074c:	7dfb      	ldrb	r3, [r7, #23]
 800074e:	3301      	adds	r3, #1
 8000750:	75fb      	strb	r3, [r7, #23]
 8000752:	7dfb      	ldrb	r3, [r7, #23]
 8000754:	2b04      	cmp	r3, #4
 8000756:	d9f4      	bls.n	8000742 <ADS131M04_TransmitCommand+0x3a>
  }

  uint16_t response = (reply[0] << 8) | reply[1];
 8000758:	7c3b      	ldrb	r3, [r7, #16]
 800075a:	b21b      	sxth	r3, r3
 800075c:	021b      	lsls	r3, r3, #8
 800075e:	b21a      	sxth	r2, r3
 8000760:	7c7b      	ldrb	r3, [r7, #17]
 8000762:	b21b      	sxth	r3, r3
 8000764:	4313      	orrs	r3, r2
 8000766:	b21b      	sxth	r3, r3
 8000768:	82bb      	strh	r3, [r7, #20]

  return response;
 800076a:	8abb      	ldrh	r3, [r7, #20]
}
 800076c:	4618      	mov	r0, r3
 800076e:	3718      	adds	r7, #24
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <ADS131M04_ReadRegister>:

uint16_t ADS131M04_ReadRegister(uint8_t addr) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
  uint16_t data;
  uint16_t opcode = ADS131M04_OPCODE_RREG | (addr << 7);
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	b21b      	sxth	r3, r3
 8000782:	01db      	lsls	r3, r3, #7
 8000784:	b21a      	sxth	r2, r3
 8000786:	4b0b      	ldr	r3, [pc, #44]	@ (80007b4 <ADS131M04_ReadRegister+0x40>)
 8000788:	4313      	orrs	r3, r2
 800078a:	b21b      	sxth	r3, r3
 800078c:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 800078e:	f7ff ff3f 	bl	8000610 <ADS_CS_LOW>
  ADS131M04_TransmitCommand(opcode);
 8000792:	89fb      	ldrh	r3, [r7, #14]
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ffb7 	bl	8000708 <ADS131M04_TransmitCommand>
  // ADS_CS_HIGH();

  // delay_us(5);

  // ADS_CS_LOW();
  data = ADS131M04_TransmitCommand(ADS131M04_OPCODE_NULL);
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff ffb4 	bl	8000708 <ADS131M04_TransmitCommand>
 80007a0:	4603      	mov	r3, r0
 80007a2:	81bb      	strh	r3, [r7, #12]
  ADS_CS_HIGH();
 80007a4:	f7ff ff40 	bl	8000628 <ADS_CS_HIGH>

  return data;
 80007a8:	89bb      	ldrh	r3, [r7, #12]
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3710      	adds	r7, #16
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	ffffa000 	.word	0xffffa000

080007b8 <ADS131M04_WriteRegister>:

uint16_t ADS131M04_WriteRegister(uint8_t addr, uint16_t value, bool with_reply) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
 80007c2:	460b      	mov	r3, r1
 80007c4:	80bb      	strh	r3, [r7, #4]
 80007c6:	4613      	mov	r3, r2
 80007c8:	71bb      	strb	r3, [r7, #6]
  uint16_t res;
  uint16_t cmd = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 80007ce:	f7ff ff1f 	bl	8000610 <ADS_CS_LOW>
  delay_us(1);
 80007d2:	2001      	movs	r0, #1
 80007d4:	f7ff feba 	bl	800054c <delay_us>

  cmd = (CMD_WRITE_REG) | (addr << 7) | 0;
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	01db      	lsls	r3, r3, #7
 80007de:	b21b      	sxth	r3, r3
 80007e0:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	81fb      	strh	r3, [r7, #14]
  uint8_t temp_byte[ADS131M04_WORD_LENGTH] = {0};
 80007e8:	f107 0308 	add.w	r3, r7, #8
 80007ec:	2100      	movs	r1, #0
 80007ee:	460a      	mov	r2, r1
 80007f0:	801a      	strh	r2, [r3, #0]
 80007f2:	460a      	mov	r2, r1
 80007f4:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(cmd, temp_byte);
 80007f6:	f107 0208 	add.w	r2, r7, #8
 80007fa:	89fb      	ldrh	r3, [r7, #14]
 80007fc:	4611      	mov	r1, r2
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff5d 	bl	80006be <ADS131M04_Transmitword>
  ADS131M04_Transmitword(value, temp_byte);
 8000804:	f107 0208 	add.w	r2, r7, #8
 8000808:	88bb      	ldrh	r3, [r7, #4]
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff56 	bl	80006be <ADS131M04_Transmitword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000812:	f107 0308 	add.w	r3, r7, #8
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff36 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff ff31 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000826:	f107 0308 	add.w	r3, r7, #8
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff2c 	bl	8000688 <ADS131M04_Transmitdummyword>
  ADS131M04_Transmitdummyword(temp_byte);
 8000830:	f107 0308 	add.w	r3, r7, #8
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff ff27 	bl	8000688 <ADS131M04_Transmitdummyword>

  ADS_CS_HIGH();
 800083a:	f7ff fef5 	bl	8000628 <ADS_CS_HIGH>
  if (with_reply) {
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	2b00      	cmp	r3, #0
 8000842:	d013      	beq.n	800086c <ADS131M04_WriteRegister+0xb4>
    delay_us(100);
 8000844:	2064      	movs	r0, #100	@ 0x64
 8000846:	f7ff fe81 	bl	800054c <delay_us>
    ADS_CS_LOW();
 800084a:	f7ff fee1 	bl	8000610 <ADS_CS_LOW>
    delay_us(1);
 800084e:	2001      	movs	r0, #1
 8000850:	f7ff fe7c 	bl	800054c <delay_us>

    res = ADS131M04_TransmitCommand(CMD_NULL);
 8000854:	2000      	movs	r0, #0
 8000856:	f7ff ff57 	bl	8000708 <ADS131M04_TransmitCommand>
 800085a:	4603      	mov	r3, r0
 800085c:	81bb      	strh	r3, [r7, #12]

    delay_us(1);
 800085e:	2001      	movs	r0, #1
 8000860:	f7ff fe74 	bl	800054c <delay_us>
    ADS_CS_HIGH();
 8000864:	f7ff fee0 	bl	8000628 <ADS_CS_HIGH>

    return res;
 8000868:	89bb      	ldrh	r3, [r7, #12]
 800086a:	e000      	b.n	800086e <ADS131M04_WriteRegister+0xb6>
  } else {
    return 0;
 800086c:	2300      	movs	r3, #0
  }
}
 800086e:	4618      	mov	r0, r3
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <ADS131M04_writeRegisterMasked>:

void ADS131M04_writeRegisterMasked(uint8_t address, uint16_t value, uint16_t mask) {
 8000876:	b580      	push	{r7, lr}
 8000878:	b084      	sub	sp, #16
 800087a:	af00      	add	r7, sp, #0
 800087c:	4603      	mov	r3, r0
 800087e:	71fb      	strb	r3, [r7, #7]
 8000880:	460b      	mov	r3, r1
 8000882:	80bb      	strh	r3, [r7, #4]
 8000884:	4613      	mov	r3, r2
 8000886:	807b      	strh	r3, [r7, #2]
  uint16_t register_contents = ADS131M04_ReadRegister(address);
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff ff72 	bl	8000774 <ADS131M04_ReadRegister>
 8000890:	4603      	mov	r3, r0
 8000892:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents & ~mask;
 8000894:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000898:	43db      	mvns	r3, r3
 800089a:	b21a      	sxth	r2, r3
 800089c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80008a0:	4013      	ands	r3, r2
 80008a2:	b21b      	sxth	r3, r3
 80008a4:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents | value;
 80008a6:	89fa      	ldrh	r2, [r7, #14]
 80008a8:	88bb      	ldrh	r3, [r7, #4]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	81fb      	strh	r3, [r7, #14]
  delay_us(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f7ff fe4c 	bl	800054c <delay_us>
  ADS131M04_WriteRegister(address, register_contents, false);
 80008b4:	89f9      	ldrh	r1, [r7, #14]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	2200      	movs	r2, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f7ff ff7c 	bl	80007b8 <ADS131M04_WriteRegister>
}
 80008c0:	bf00      	nop
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <ADS131M04_Init>:

void ADS131M04_Init(void) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  ADS_CS_HIGH();
 80008cc:	f7ff feac 	bl	8000628 <ADS_CS_HIGH>
   * However, both slots of the FIFO are full if a sample is missed or if data are
   * not read for a period of time. Either strobe the SYNC/RESET pin to re-synchronize conversions and clear the
   * FIFOs, or quickly read two data packets when data are read for the first time or after a gap in reading data.
   * This process ensures predictable DRDY pin behavior.
   */
  ADS_RST_LOW();
 80008d0:	f7ff fe86 	bl	80005e0 <ADS_RST_LOW>
  HAL_Delay(10); // Reset
 80008d4:	200a      	movs	r0, #10
 80008d6:	f000 fe4f 	bl	8001578 <HAL_Delay>
  ADS_RST_HIGH();
 80008da:	f7ff fe8d 	bl	80005f8 <ADS_RST_HIGH>
  HAL_Delay(10); // Wait for reset to complete
 80008de:	200a      	movs	r0, #10
 80008e0:	f000 fe4a 	bl	8001578 <HAL_Delay>

  ADS131M04_ReadRegister(REG_ID); // Reset the ID register
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff ff45 	bl	8000774 <ADS131M04_ReadRegister>
  ADS131M04_ReadRegister(REG_STATUS); // Reset the ID register
 80008ea:	2001      	movs	r0, #1
 80008ec:	f7ff ff42 	bl	8000774 <ADS131M04_ReadRegister>

  ADS131M04_setOsr(OSR_512); // 8 kSPS
 80008f0:	2002      	movs	r0, #2
 80008f2:	f000 f817 	bl	8000924 <ADS131M04_setOsr>

  // Wait for SPI ready to make sure the ADS131M04 is ready
  while (!ADS_READ_DRDY()) {
 80008f6:	e002      	b.n	80008fe <ADS131M04_Init+0x36>
    HAL_Delay(1);
 80008f8:	2001      	movs	r0, #1
 80008fa:	f000 fe3d 	bl	8001578 <HAL_Delay>
  while (!ADS_READ_DRDY()) {
 80008fe:	f7ff fe9f 	bl	8000640 <ADS_READ_DRDY>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d0f7      	beq.n	80008f8 <ADS131M04_Init+0x30>
  }

  TIM3->CCR1 = 15; // Set the PWM duty cycle to 50%
 8000908:	4b04      	ldr	r3, [pc, #16]	@ (800091c <ADS131M04_Init+0x54>)
 800090a:	220f      	movs	r2, #15
 800090c:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start(&ADS131M04_CLKIN_TIM, TIM_CHANNEL_1);
 800090e:	2100      	movs	r1, #0
 8000910:	4803      	ldr	r0, [pc, #12]	@ (8000920 <ADS131M04_Init+0x58>)
 8000912:	f005 f92d 	bl	8005b70 <HAL_TIM_PWM_Start>
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40000400 	.word	0x40000400
 8000920:	200049e8 	.word	0x200049e8

08000924 <ADS131M04_setOsr>:
    ADS131M04_writeRegisterMasked(REG_CLOCK, powerMode, REGMASK_CLOCK_PWR);
    return true;
  }
}

bool ADS131M04_setOsr(uint16_t osr) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
  if (osr > 7) {
 800092e:	88fb      	ldrh	r3, [r7, #6]
 8000930:	2b07      	cmp	r3, #7
 8000932:	d901      	bls.n	8000938 <ADS131M04_setOsr+0x14>
    return false;
 8000934:	2300      	movs	r3, #0
 8000936:	e008      	b.n	800094a <ADS131M04_setOsr+0x26>
  } else {
    ADS131M04_writeRegisterMasked(REG_CLOCK, osr << 2 , REGMASK_CLOCK_OSR);
 8000938:	88fb      	ldrh	r3, [r7, #6]
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	b29b      	uxth	r3, r3
 800093e:	221c      	movs	r2, #28
 8000940:	4619      	mov	r1, r3
 8000942:	2003      	movs	r0, #3
 8000944:	f7ff ff97 	bl	8000876 <ADS131M04_writeRegisterMasked>
    return true;
 8000948:	2301      	movs	r3, #1
  }
}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 800095e:	88fb      	ldrh	r3, [r7, #6]
 8000960:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000964:	d111      	bne.n	800098a <HAL_GPIO_EXTI_Callback+0x36>
	  ADS_data_ready = true;
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <HAL_GPIO_EXTI_Callback+0x40>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
	if (HAL_SPI_GetState(&ADS131M04_SPI_HANDLE) == HAL_SPI_STATE_READY) {
 800096c:	480a      	ldr	r0, [pc, #40]	@ (8000998 <HAL_GPIO_EXTI_Callback+0x44>)
 800096e:	f004 fd5b 	bl	8005428 <HAL_SPI_GetState>
 8000972:	4603      	mov	r3, r0
 8000974:	2b01      	cmp	r3, #1
 8000976:	d108      	bne.n	800098a <HAL_GPIO_EXTI_Callback+0x36>
	  HAL_SPI_TransmitReceive_DMA(&ADS131M04_SPI_HANDLE, dummy_tx, &ADS_data_buffer[rec_i], 18);
 8000978:	4b08      	ldr	r3, [pc, #32]	@ (800099c <HAL_GPIO_EXTI_Callback+0x48>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a08      	ldr	r2, [pc, #32]	@ (80009a0 <HAL_GPIO_EXTI_Callback+0x4c>)
 800097e:	441a      	add	r2, r3
 8000980:	2312      	movs	r3, #18
 8000982:	4908      	ldr	r1, [pc, #32]	@ (80009a4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000984:	4804      	ldr	r0, [pc, #16]	@ (8000998 <HAL_GPIO_EXTI_Callback+0x44>)
 8000986:	f004 fba1 	bl	80050cc <HAL_SPI_TransmitReceive_DMA>
    }
  }
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	20000190 	.word	0x20000190
 8000998:	200048c4 	.word	0x200048c4
 800099c:	200047f8 	.word	0x200047f8
 80009a0:	20000194 	.word	0x20000194
 80009a4:	200047e4 	.word	0x200047e4

080009a8 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	if (rec_i <= FRAME_LEN * ADS131M04_WORD_LENGTH * 1000 - 8) {
 80009b0:	4b08      	ldr	r3, [pc, #32]	@ (80009d4 <HAL_SPI_RxCpltCallback+0x2c>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f244 6248 	movw	r2, #17992	@ 0x4648
 80009b8:	4293      	cmp	r3, r2
 80009ba:	d804      	bhi.n	80009c6 <HAL_SPI_RxCpltCallback+0x1e>
	 rec_i += 8;
 80009bc:	4b05      	ldr	r3, [pc, #20]	@ (80009d4 <HAL_SPI_RxCpltCallback+0x2c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	3308      	adds	r3, #8
 80009c2:	4a04      	ldr	r2, [pc, #16]	@ (80009d4 <HAL_SPI_RxCpltCallback+0x2c>)
 80009c4:	6013      	str	r3, [r2, #0]
	}
}
 80009c6:	bf00      	nop
 80009c8:	370c      	adds	r7, #12
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	200047f8 	.word	0x200047f8

080009d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009dc:	f000 fd6f 	bl	80014be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009e0:	f000 f822 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e4:	f000 f9e4 	bl	8000db0 <MX_GPIO_Init>
  MX_DMA_Init();
 80009e8:	f000 f9bc 	bl	8000d64 <MX_DMA_Init>
  MX_SPI1_Init();
 80009ec:	f000 f88a 	bl	8000b04 <MX_SPI1_Init>
  MX_SPI2_Init();
 80009f0:	f000 f8c6 	bl	8000b80 <MX_SPI2_Init>
  MX_FATFS_Init();
 80009f4:	f007 fb70 	bl	80080d8 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 80009f8:	f00a f8e4 	bl	800abc4 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 80009fc:	f000 f8fe 	bl	8000bfc <MX_SPI3_Init>
  MX_TIM3_Init();
 8000a00:	f000 f93a 	bl	8000c78 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(1000); // Delay for stability
 8000a04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a08:	f000 fdb6 	bl	8001578 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ADS131M04_Init();
 8000a0c:	f7ff ff5c 	bl	80008c8 <ADS131M04_Init>
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state
 8000a10:	2201      	movs	r2, #1
 8000a12:	2101      	movs	r1, #1
 8000a14:	4803      	ldr	r0, [pc, #12]	@ (8000a24 <main+0x4c>)
 8000a16:	f001 fc11 	bl	800223c <HAL_GPIO_WritePin>

//  uint32_t i = 0;

  ADS_CS_LOW();
 8000a1a:	f7ff fdf9 	bl	8000610 <ADS_CS_LOW>

  while (1) {
 8000a1e:	bf00      	nop
 8000a20:	e7fd      	b.n	8000a1e <main+0x46>
 8000a22:	bf00      	nop
 8000a24:	40020400 	.word	0x40020400

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	@ 0x50
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0320 	add.w	r3, r7, #32
 8000a32:	2230      	movs	r2, #48	@ 0x30
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f00a fee6 	bl	800b808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000a4c:	f002 feb4 	bl	80037b8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a50:	4b2a      	ldr	r3, [pc, #168]	@ (8000afc <SystemClock_Config+0xd4>)
 8000a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a54:	4a29      	ldr	r2, [pc, #164]	@ (8000afc <SystemClock_Config+0xd4>)
 8000a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5c:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <SystemClock_Config+0xd4>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a68:	4b25      	ldr	r3, [pc, #148]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a24      	ldr	r2, [pc, #144]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a6e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a72:	6013      	str	r3, [r2, #0]
 8000a74:	4b22      	ldr	r3, [pc, #136]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a80:	2301      	movs	r3, #1
 8000a82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a94:	2308      	movs	r3, #8
 8000a96:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000a98:	2360      	movs	r3, #96	@ 0x60
 8000a9a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000aa0:	2304      	movs	r3, #4
 8000aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aa4:	f107 0320 	add.w	r3, r7, #32
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f002 fee5 	bl	8003878 <HAL_RCC_OscConfig>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ab4:	f000 fa66 	bl	8000f84 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ab8:	f002 fe8e 	bl	80037d8 <HAL_PWREx_EnableOverDrive>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ac2:	f000 fa5f 	bl	8000f84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aca:	2302      	movs	r3, #2
 8000acc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ad8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000adc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ade:	f107 030c 	add.w	r3, r7, #12
 8000ae2:	2103      	movs	r1, #3
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f003 f96b 	bl	8003dc0 <HAL_RCC_ClockConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000af0:	f000 fa48 	bl	8000f84 <Error_Handler>
  }
}
 8000af4:	bf00      	nop
 8000af6:	3750      	adds	r7, #80	@ 0x50
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40007000 	.word	0x40007000

08000b04 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b7c <MX_SPI1_Init+0x78>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b16:	4b18      	ldr	r3, [pc, #96]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b1c:	4b16      	ldr	r3, [pc, #88]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b1e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b22:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b24:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b2a:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b30:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b36:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b3a:	2220      	movs	r2, #32
 8000b3c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b50:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b52:	2207      	movs	r2, #7
 8000b54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b56:	4b08      	ldr	r3, [pc, #32]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b5e:	2208      	movs	r2, #8
 8000b60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b62:	4805      	ldr	r0, [pc, #20]	@ (8000b78 <MX_SPI1_Init+0x74>)
 8000b64:	f003 fe72 	bl	800484c <HAL_SPI_Init>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b6e:	f000 fa09 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200047fc 	.word	0x200047fc
 8000b7c:	40013000 	.word	0x40013000

08000b80 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b84:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b86:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf8 <MX_SPI2_Init+0x78>)
 8000b88:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b90:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b92:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b98:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b9a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b9e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bb2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bb6:	2238      	movs	r2, #56	@ 0x38
 8000bb8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bce:	2207      	movs	r2, #7
 8000bd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bda:	2208      	movs	r2, #8
 8000bdc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000be0:	f003 fe34 	bl	800484c <HAL_SPI_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000bea:	f000 f9cb 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20004860 	.word	0x20004860
 8000bf8:	40003800 	.word	0x40003800

08000bfc <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c00:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c02:	4a1c      	ldr	r2, [pc, #112]	@ (8000c74 <MX_SPI3_Init+0x78>)
 8000c04:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c06:	4b1a      	ldr	r3, [pc, #104]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c0c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c16:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c1a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000c22:	4b13      	ldr	r3, [pc, #76]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c28:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c2e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c32:	2208      	movs	r2, #8
 8000c34:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c42:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c48:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c4a:	2207      	movs	r2, #7
 8000c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c4e:	4b08      	ldr	r3, [pc, #32]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c54:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c5a:	4805      	ldr	r0, [pc, #20]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c5c:	f003 fdf6 	bl	800484c <HAL_SPI_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c66:	f000 f98d 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200048c4 	.word	0x200048c4
 8000c74:	40003c00 	.word	0x40003c00

08000c78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	@ 0x38
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c8c:	f107 031c 	add.w	r3, r7, #28
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c98:	463b      	mov	r3, r7
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]
 8000ca6:	615a      	str	r2, [r3, #20]
 8000ca8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000caa:	4b2c      	ldr	r3, [pc, #176]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cac:	4a2c      	ldr	r2, [pc, #176]	@ (8000d60 <MX_TIM3_Init+0xe8>)
 8000cae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb6:	4b29      	ldr	r3, [pc, #164]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 8000cbc:	4b27      	ldr	r3, [pc, #156]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cbe:	2220      	movs	r2, #32
 8000cc0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc2:	4b26      	ldr	r3, [pc, #152]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cc8:	4b24      	ldr	r3, [pc, #144]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cca:	2280      	movs	r2, #128	@ 0x80
 8000ccc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000cce:	4823      	ldr	r0, [pc, #140]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cd0:	f004 fe96 	bl	8005a00 <HAL_TIM_Base_Init>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000cda:	f000 f953 	bl	8000f84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ce4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ce8:	4619      	mov	r1, r3
 8000cea:	481c      	ldr	r0, [pc, #112]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cec:	f005 f94e 	bl	8005f8c <HAL_TIM_ConfigClockSource>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000cf6:	f000 f945 	bl	8000f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000cfa:	4818      	ldr	r0, [pc, #96]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000cfc:	f004 fed7 	bl	8005aae <HAL_TIM_PWM_Init>
 8000d00:	4603      	mov	r3, r0
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d001      	beq.n	8000d0a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000d06:	f000 f93d 	bl	8000f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4810      	ldr	r0, [pc, #64]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000d1a:	f005 fdc5 	bl	80068a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000d24:	f000 f92e 	bl	8000f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d28:	2360      	movs	r3, #96	@ 0x60
 8000d2a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d38:	463b      	mov	r3, r7
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	4807      	ldr	r0, [pc, #28]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000d40:	f005 f810 	bl	8005d64 <HAL_TIM_PWM_ConfigChannel>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000d4a:	f000 f91b 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000d4e:	4803      	ldr	r0, [pc, #12]	@ (8000d5c <MX_TIM3_Init+0xe4>)
 8000d50:	f000 faa8 	bl	80012a4 <HAL_TIM_MspPostInit>

}
 8000d54:	bf00      	nop
 8000d56:	3738      	adds	r7, #56	@ 0x38
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	200049e8 	.word	0x200049e8
 8000d60:	40000400 	.word	0x40000400

08000d64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d6a:	4b10      	ldr	r3, [pc, #64]	@ (8000dac <MX_DMA_Init+0x48>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000dac <MX_DMA_Init+0x48>)
 8000d70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d76:	4b0d      	ldr	r3, [pc, #52]	@ (8000dac <MX_DMA_Init+0x48>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d7e:	607b      	str	r3, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	200b      	movs	r0, #11
 8000d88:	f000 fcf5 	bl	8001776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d8c:	200b      	movs	r0, #11
 8000d8e:	f000 fd0e 	bl	80017ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000d92:	2200      	movs	r2, #0
 8000d94:	2100      	movs	r1, #0
 8000d96:	2010      	movs	r0, #16
 8000d98:	f000 fced 	bl	8001776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000d9c:	2010      	movs	r0, #16
 8000d9e:	f000 fd06 	bl	80017ae <HAL_NVIC_EnableIRQ>

}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	40023800 	.word	0x40023800

08000db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	@ 0x28
 8000db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc6:	4b6b      	ldr	r3, [pc, #428]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a6a      	ldr	r2, [pc, #424]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000dcc:	f043 0304 	orr.w	r3, r3, #4
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b68      	ldr	r3, [pc, #416]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0304 	and.w	r3, r3, #4
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dde:	4b65      	ldr	r3, [pc, #404]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a64      	ldr	r2, [pc, #400]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000de4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b62      	ldr	r3, [pc, #392]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df6:	4b5f      	ldr	r3, [pc, #380]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a5e      	ldr	r2, [pc, #376]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b5c      	ldr	r3, [pc, #368]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0e:	4b59      	ldr	r3, [pc, #356]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a58      	ldr	r2, [pc, #352]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000e14:	f043 0302 	orr.w	r3, r3, #2
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b56      	ldr	r3, [pc, #344]	@ (8000f74 <MX_GPIO_Init+0x1c4>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2119      	movs	r1, #25
 8000e2a:	4853      	ldr	r0, [pc, #332]	@ (8000f78 <MX_GPIO_Init+0x1c8>)
 8000e2c:	f001 fa06 	bl	800223c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8000e30:	2201      	movs	r2, #1
 8000e32:	f240 2101 	movw	r1, #513	@ 0x201
 8000e36:	4851      	ldr	r0, [pc, #324]	@ (8000f7c <MX_GPIO_Init+0x1cc>)
 8000e38:	f001 fa00 	bl	800223c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2108      	movs	r1, #8
 8000e40:	484e      	ldr	r0, [pc, #312]	@ (8000f7c <MX_GPIO_Init+0x1cc>)
 8000e42:	f001 f9fb 	bl	800223c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	f240 1121 	movw	r1, #289	@ 0x121
 8000e4c:	484c      	ldr	r0, [pc, #304]	@ (8000f80 <MX_GPIO_Init+0x1d0>)
 8000e4e:	f001 f9f5 	bl	800223c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000e52:	2201      	movs	r2, #1
 8000e54:	2140      	movs	r1, #64	@ 0x40
 8000e56:	4848      	ldr	r0, [pc, #288]	@ (8000f78 <MX_GPIO_Init+0x1c8>)
 8000e58:	f001 f9f0 	bl	800223c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 8000e5c:	2349      	movs	r3, #73	@ 0x49
 8000e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e64:	2301      	movs	r3, #1
 8000e66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4619      	mov	r1, r3
 8000e72:	4841      	ldr	r0, [pc, #260]	@ (8000f78 <MX_GPIO_Init+0x1c8>)
 8000e74:	f001 f82e 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 8000e78:	f240 2301 	movw	r3, #513	@ 0x201
 8000e7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e82:	2301      	movs	r3, #1
 8000e84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e86:	2300      	movs	r3, #0
 8000e88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	4619      	mov	r1, r3
 8000e90:	483a      	ldr	r0, [pc, #232]	@ (8000f7c <MX_GPIO_Init+0x1cc>)
 8000e92:	f001 f81f 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000e96:	2304      	movs	r3, #4
 8000e98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e9a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4834      	ldr	r0, [pc, #208]	@ (8000f7c <MX_GPIO_Init+0x1cc>)
 8000eac:	f001 f812 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 8000eb0:	2308      	movs	r3, #8
 8000eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	482d      	ldr	r0, [pc, #180]	@ (8000f7c <MX_GPIO_Init+0x1cc>)
 8000ec8:	f001 f804 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000ecc:	2310      	movs	r3, #16
 8000ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ed0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4826      	ldr	r0, [pc, #152]	@ (8000f7c <MX_GPIO_Init+0x1cc>)
 8000ee2:	f000 fff7 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000ee6:	2310      	movs	r3, #16
 8000ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	481e      	ldr	r0, [pc, #120]	@ (8000f78 <MX_GPIO_Init+0x1c8>)
 8000efe:	f000 ffe9 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000f02:	f240 1321 	movw	r3, #289	@ 0x121
 8000f06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f10:	2300      	movs	r3, #0
 8000f12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f14:	f107 0314 	add.w	r3, r7, #20
 8000f18:	4619      	mov	r1, r3
 8000f1a:	4819      	ldr	r0, [pc, #100]	@ (8000f80 <MX_GPIO_Init+0x1d0>)
 8000f1c:	f000 ffda 	bl	8001ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000f20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f26:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	4619      	mov	r1, r3
 8000f36:	4812      	ldr	r0, [pc, #72]	@ (8000f80 <MX_GPIO_Init+0x1d0>)
 8000f38:	f000 ffcc 	bl	8001ed4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2100      	movs	r1, #0
 8000f40:	2008      	movs	r0, #8
 8000f42:	f000 fc18 	bl	8001776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f46:	2008      	movs	r0, #8
 8000f48:	f000 fc31 	bl	80017ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2100      	movs	r1, #0
 8000f50:	200a      	movs	r0, #10
 8000f52:	f000 fc10 	bl	8001776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000f56:	200a      	movs	r0, #10
 8000f58:	f000 fc29 	bl	80017ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2017      	movs	r0, #23
 8000f62:	f000 fc08 	bl	8001776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f66:	2017      	movs	r0, #23
 8000f68:	f000 fc21 	bl	80017ae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f6c:	bf00      	nop
 8000f6e:	3728      	adds	r7, #40	@ 0x28
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020800 	.word	0x40020800
 8000f7c:	40020000 	.word	0x40020000
 8000f80:	40020400 	.word	0x40020400

08000f84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f88:	b672      	cpsid	i
}
 8000f8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <Error_Handler+0x8>

08000f90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <HAL_MspInit+0x44>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd4 <HAL_MspInit+0x44>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <HAL_MspInit+0x44>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <HAL_MspInit+0x44>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb2:	4a08      	ldr	r2, [pc, #32]	@ (8000fd4 <HAL_MspInit+0x44>)
 8000fb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_MspInit+0x44>)
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fc2:	603b      	str	r3, [r7, #0]
 8000fc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800

08000fd8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b090      	sub	sp, #64	@ 0x40
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a90      	ldr	r2, [pc, #576]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d128      	bne.n	800104c <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ffa:	4b90      	ldr	r3, [pc, #576]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffe:	4a8f      	ldr	r2, [pc, #572]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001000:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001004:	6453      	str	r3, [r2, #68]	@ 0x44
 8001006:	4b8d      	ldr	r3, [pc, #564]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800100a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800100e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001010:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b8a      	ldr	r3, [pc, #552]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001016:	4a89      	ldr	r2, [pc, #548]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	6313      	str	r3, [r2, #48]	@ 0x30
 800101e:	4b87      	ldr	r3, [pc, #540]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	627b      	str	r3, [r7, #36]	@ 0x24
 8001028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800102a:	23e0      	movs	r3, #224	@ 0xe0
 800102c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800103a:	2305      	movs	r3, #5
 800103c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001042:	4619      	mov	r1, r3
 8001044:	487e      	ldr	r0, [pc, #504]	@ (8001240 <HAL_SPI_MspInit+0x268>)
 8001046:	f000 ff45 	bl	8001ed4 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 800104a:	e0f1      	b.n	8001230 <HAL_SPI_MspInit+0x258>
  else if(hspi->Instance==SPI2)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a7c      	ldr	r2, [pc, #496]	@ (8001244 <HAL_SPI_MspInit+0x26c>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d145      	bne.n	80010e2 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001056:	4b79      	ldr	r3, [pc, #484]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105a:	4a78      	ldr	r2, [pc, #480]	@ (800123c <HAL_SPI_MspInit+0x264>)
 800105c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001060:	6413      	str	r3, [r2, #64]	@ 0x40
 8001062:	4b76      	ldr	r3, [pc, #472]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106a:	623b      	str	r3, [r7, #32]
 800106c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800106e:	4b73      	ldr	r3, [pc, #460]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	4a72      	ldr	r2, [pc, #456]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	6313      	str	r3, [r2, #48]	@ 0x30
 800107a:	4b70      	ldr	r3, [pc, #448]	@ (800123c <HAL_SPI_MspInit+0x264>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	f003 0304 	and.w	r3, r3, #4
 8001082:	61fb      	str	r3, [r7, #28]
 8001084:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001086:	4b6d      	ldr	r3, [pc, #436]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a6c      	ldr	r2, [pc, #432]	@ (800123c <HAL_SPI_MspInit+0x264>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b6a      	ldr	r3, [pc, #424]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800109e:	2306      	movs	r3, #6
 80010a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010a6:	2301      	movs	r3, #1
 80010a8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010aa:	2303      	movs	r3, #3
 80010ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010ae:	2305      	movs	r3, #5
 80010b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010b6:	4619      	mov	r1, r3
 80010b8:	4863      	ldr	r0, [pc, #396]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 80010ba:	f000 ff0b 	bl	8001ed4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c4:	2302      	movs	r3, #2
 80010c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c8:	2301      	movs	r3, #1
 80010ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010cc:	2303      	movs	r3, #3
 80010ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010d0:	2305      	movs	r3, #5
 80010d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d8:	4619      	mov	r1, r3
 80010da:	485c      	ldr	r0, [pc, #368]	@ (800124c <HAL_SPI_MspInit+0x274>)
 80010dc:	f000 fefa 	bl	8001ed4 <HAL_GPIO_Init>
}
 80010e0:	e0a6      	b.n	8001230 <HAL_SPI_MspInit+0x258>
  else if(hspi->Instance==SPI3)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a5a      	ldr	r2, [pc, #360]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	f040 80a1 	bne.w	8001230 <HAL_SPI_MspInit+0x258>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80010ee:	4b53      	ldr	r3, [pc, #332]	@ (800123c <HAL_SPI_MspInit+0x264>)
 80010f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f2:	4a52      	ldr	r2, [pc, #328]	@ (800123c <HAL_SPI_MspInit+0x264>)
 80010f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80010f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010fa:	4b50      	ldr	r3, [pc, #320]	@ (800123c <HAL_SPI_MspInit+0x264>)
 80010fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001102:	617b      	str	r3, [r7, #20]
 8001104:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001106:	4b4d      	ldr	r3, [pc, #308]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	4a4c      	ldr	r2, [pc, #304]	@ (800123c <HAL_SPI_MspInit+0x264>)
 800110c:	f043 0304 	orr.w	r3, r3, #4
 8001110:	6313      	str	r3, [r2, #48]	@ 0x30
 8001112:	4b4a      	ldr	r3, [pc, #296]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	f003 0304 	and.w	r3, r3, #4
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111e:	4b47      	ldr	r3, [pc, #284]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a46      	ldr	r2, [pc, #280]	@ (800123c <HAL_SPI_MspInit+0x264>)
 8001124:	f043 0302 	orr.w	r3, r3, #2
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b44      	ldr	r3, [pc, #272]	@ (800123c <HAL_SPI_MspInit+0x264>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0302 	and.w	r3, r3, #2
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001136:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800113a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113c:	2302      	movs	r3, #2
 800113e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001144:	2303      	movs	r3, #3
 8001146:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001148:	2306      	movs	r3, #6
 800114a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800114c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001150:	4619      	mov	r1, r3
 8001152:	483d      	ldr	r0, [pc, #244]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 8001154:	f000 febe 	bl	8001ed4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001158:	2308      	movs	r3, #8
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115c:	2302      	movs	r3, #2
 800115e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001164:	2303      	movs	r3, #3
 8001166:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001168:	2306      	movs	r3, #6
 800116a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800116c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001170:	4619      	mov	r1, r3
 8001172:	4836      	ldr	r0, [pc, #216]	@ (800124c <HAL_SPI_MspInit+0x274>)
 8001174:	f000 feae 	bl	8001ed4 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8001178:	4b36      	ldr	r3, [pc, #216]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 800117a:	4a37      	ldr	r2, [pc, #220]	@ (8001258 <HAL_SPI_MspInit+0x280>)
 800117c:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800117e:	4b35      	ldr	r3, [pc, #212]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 8001180:	2200      	movs	r2, #0
 8001182:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001184:	4b33      	ldr	r3, [pc, #204]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800118a:	4b32      	ldr	r3, [pc, #200]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 800118c:	2200      	movs	r2, #0
 800118e:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001190:	4b30      	ldr	r3, [pc, #192]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 8001192:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001196:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001198:	4b2e      	ldr	r3, [pc, #184]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 800119a:	2200      	movs	r2, #0
 800119c:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800119e:	4b2d      	ldr	r3, [pc, #180]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 80011a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80011aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011ac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011b0:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011b2:	4b28      	ldr	r3, [pc, #160]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80011b8:	4826      	ldr	r0, [pc, #152]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011ba:	f000 fb13 	bl	80017e4 <HAL_DMA_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <HAL_SPI_MspInit+0x1f0>
      Error_Handler();
 80011c4:	f7ff fede 	bl	8000f84 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a22      	ldr	r2, [pc, #136]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80011ce:	4a21      	ldr	r2, [pc, #132]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80011d4:	4b21      	ldr	r3, [pc, #132]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011d6:	4a22      	ldr	r2, [pc, #136]	@ (8001260 <HAL_SPI_MspInit+0x288>)
 80011d8:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80011da:	4b20      	ldr	r3, [pc, #128]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011dc:	2200      	movs	r2, #0
 80011de:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011e0:	4b1e      	ldr	r3, [pc, #120]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011e2:	2240      	movs	r2, #64	@ 0x40
 80011e4:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e6:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011ec:	4b1b      	ldr	r3, [pc, #108]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011f2:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011f4:	4b19      	ldr	r3, [pc, #100]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011fa:	4b18      	ldr	r3, [pc, #96]	@ (800125c <HAL_SPI_MspInit+0x284>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <HAL_SPI_MspInit+0x284>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001206:	4b15      	ldr	r3, [pc, #84]	@ (800125c <HAL_SPI_MspInit+0x284>)
 8001208:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800120c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800120e:	4b13      	ldr	r3, [pc, #76]	@ (800125c <HAL_SPI_MspInit+0x284>)
 8001210:	2200      	movs	r2, #0
 8001212:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001214:	4811      	ldr	r0, [pc, #68]	@ (800125c <HAL_SPI_MspInit+0x284>)
 8001216:	f000 fae5 	bl	80017e4 <HAL_DMA_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <HAL_SPI_MspInit+0x24c>
      Error_Handler();
 8001220:	f7ff feb0 	bl	8000f84 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4a0d      	ldr	r2, [pc, #52]	@ (800125c <HAL_SPI_MspInit+0x284>)
 8001228:	655a      	str	r2, [r3, #84]	@ 0x54
 800122a:	4a0c      	ldr	r2, [pc, #48]	@ (800125c <HAL_SPI_MspInit+0x284>)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001230:	bf00      	nop
 8001232:	3740      	adds	r7, #64	@ 0x40
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40013000 	.word	0x40013000
 800123c:	40023800 	.word	0x40023800
 8001240:	40020000 	.word	0x40020000
 8001244:	40003800 	.word	0x40003800
 8001248:	40020800 	.word	0x40020800
 800124c:	40020400 	.word	0x40020400
 8001250:	40003c00 	.word	0x40003c00
 8001254:	20004928 	.word	0x20004928
 8001258:	40026010 	.word	0x40026010
 800125c:	20004988 	.word	0x20004988
 8001260:	40026088 	.word	0x40026088

08001264 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a0a      	ldr	r2, [pc, #40]	@ (800129c <HAL_TIM_Base_MspInit+0x38>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d10b      	bne.n	800128e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001276:	4b0a      	ldr	r3, [pc, #40]	@ (80012a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127a:	4a09      	ldr	r2, [pc, #36]	@ (80012a0 <HAL_TIM_Base_MspInit+0x3c>)
 800127c:	f043 0302 	orr.w	r3, r3, #2
 8001280:	6413      	str	r3, [r2, #64]	@ 0x40
 8001282:	4b07      	ldr	r3, [pc, #28]	@ (80012a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40000400 	.word	0x40000400
 80012a0:	40023800 	.word	0x40023800

080012a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ac:	f107 030c 	add.w	r3, r7, #12
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a11      	ldr	r2, [pc, #68]	@ (8001308 <HAL_TIM_MspPostInit+0x64>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d11b      	bne.n	80012fe <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c6:	4b11      	ldr	r3, [pc, #68]	@ (800130c <HAL_TIM_MspPostInit+0x68>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ca:	4a10      	ldr	r2, [pc, #64]	@ (800130c <HAL_TIM_MspPostInit+0x68>)
 80012cc:	f043 0302 	orr.w	r3, r3, #2
 80012d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d2:	4b0e      	ldr	r3, [pc, #56]	@ (800130c <HAL_TIM_MspPostInit+0x68>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012de:	2310      	movs	r3, #16
 80012e0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012ee:	2302      	movs	r3, #2
 80012f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f2:	f107 030c 	add.w	r3, r7, #12
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	@ (8001310 <HAL_TIM_MspPostInit+0x6c>)
 80012fa:	f000 fdeb 	bl	8001ed4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80012fe:	bf00      	nop
 8001300:	3720      	adds	r7, #32
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40000400 	.word	0x40000400
 800130c:	40023800 	.word	0x40023800
 8001310:	40020400 	.word	0x40020400

08001314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <NMI_Handler+0x4>

0800131c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <HardFault_Handler+0x4>

08001324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <MemManage_Handler+0x4>

0800132c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <BusFault_Handler+0x4>

08001334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001338:	bf00      	nop
 800133a:	e7fd      	b.n	8001338 <UsageFault_Handler+0x4>

0800133c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800134a:	b480      	push	{r7}
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800134e:	bf00      	nop
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr

08001366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800136a:	f000 f8e5 	bl	8001538 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}

08001372 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 8001376:	2004      	movs	r0, #4
 8001378:	f000 ff7a 	bl	8002270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}

08001380 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8001384:	2010      	movs	r0, #16
 8001386:	f000 ff73 	bl	8002270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001394:	4802      	ldr	r0, [pc, #8]	@ (80013a0 <DMA1_Stream0_IRQHandler+0x10>)
 8001396:	f000 fb33 	bl	8001a00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20004928 	.word	0x20004928

080013a4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80013a8:	4802      	ldr	r0, [pc, #8]	@ (80013b4 <DMA1_Stream5_IRQHandler+0x10>)
 80013aa:	f000 fb29 	bl	8001a00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20004988 	.word	0x20004988

080013b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 80013bc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013c0:	f000 ff56 	bl	8002270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80013cc:	4802      	ldr	r0, [pc, #8]	@ (80013d8 <OTG_FS_IRQHandler+0x10>)
 80013ce:	f001 f89f 	bl	8002510 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20005f3c 	.word	0x20005f3c

080013dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013e4:	4a14      	ldr	r2, [pc, #80]	@ (8001438 <_sbrk+0x5c>)
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <_sbrk+0x60>)
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013f0:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <_sbrk+0x64>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d102      	bne.n	80013fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <_sbrk+0x64>)
 80013fa:	4a12      	ldr	r2, [pc, #72]	@ (8001444 <_sbrk+0x68>)
 80013fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <_sbrk+0x64>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4413      	add	r3, r2
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	429a      	cmp	r2, r3
 800140a:	d207      	bcs.n	800141c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800140c:	f00a fa14 	bl	800b838 <__errno>
 8001410:	4603      	mov	r3, r0
 8001412:	220c      	movs	r2, #12
 8001414:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001416:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800141a:	e009      	b.n	8001430 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800141c:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <_sbrk+0x64>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001422:	4b07      	ldr	r3, [pc, #28]	@ (8001440 <_sbrk+0x64>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	4a05      	ldr	r2, [pc, #20]	@ (8001440 <_sbrk+0x64>)
 800142c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800142e:	68fb      	ldr	r3, [r7, #12]
}
 8001430:	4618      	mov	r0, r3
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20040000 	.word	0x20040000
 800143c:	00000400 	.word	0x00000400
 8001440:	20004a34 	.word	0x20004a34
 8001444:	20006568 	.word	0x20006568

08001448 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800144c:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <SystemInit+0x20>)
 800144e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001452:	4a05      	ldr	r2, [pc, #20]	@ (8001468 <SystemInit+0x20>)
 8001454:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001458:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800145c:	bf00      	nop
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000ed00 	.word	0xe000ed00

0800146c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800146c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001470:	f7ff ffea 	bl	8001448 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001474:	480c      	ldr	r0, [pc, #48]	@ (80014a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001476:	490d      	ldr	r1, [pc, #52]	@ (80014ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001478:	4a0d      	ldr	r2, [pc, #52]	@ (80014b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800147c:	e002      	b.n	8001484 <LoopCopyDataInit>

0800147e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001482:	3304      	adds	r3, #4

08001484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001488:	d3f9      	bcc.n	800147e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148a:	4a0a      	ldr	r2, [pc, #40]	@ (80014b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800148c:	4c0a      	ldr	r4, [pc, #40]	@ (80014b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001490:	e001      	b.n	8001496 <LoopFillZerobss>

08001492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001494:	3204      	adds	r2, #4

08001496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001498:	d3fb      	bcc.n	8001492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149a:	f00a f9d3 	bl	800b844 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800149e:	f7ff fa9b 	bl	80009d8 <main>
  bx  lr    
 80014a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014a4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ac:	20000174 	.word	0x20000174
  ldr r2, =_sidata
 80014b0:	0800b9ac 	.word	0x0800b9ac
  ldr r2, =_sbss
 80014b4:	20000174 	.word	0x20000174
  ldr r4, =_ebss
 80014b8:	20006564 	.word	0x20006564

080014bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014bc:	e7fe      	b.n	80014bc <ADC_IRQHandler>

080014be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c2:	2003      	movs	r0, #3
 80014c4:	f000 f94c 	bl	8001760 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c8:	200f      	movs	r0, #15
 80014ca:	f000 f805 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ce:	f7ff fd5f 	bl	8000f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 f967 	bl	80017ca <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001514:	f000 f92f 	bl	8001776 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000
 8001530:	20000008 	.word	0x20000008
 8001534:	20000004 	.word	0x20000004

08001538 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_IncTick+0x20>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b06      	ldr	r3, [pc, #24]	@ (800155c <HAL_IncTick+0x24>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a04      	ldr	r2, [pc, #16]	@ (800155c <HAL_IncTick+0x24>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	20000008 	.word	0x20000008
 800155c:	20004a38 	.word	0x20004a38

08001560 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  return uwTick;
 8001564:	4b03      	ldr	r3, [pc, #12]	@ (8001574 <HAL_GetTick+0x14>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	4618      	mov	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	20004a38 	.word	0x20004a38

08001578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001580:	f7ff ffee 	bl	8001560 <HAL_GetTick>
 8001584:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001590:	d005      	beq.n	800159e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001592:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <HAL_Delay+0x44>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	461a      	mov	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4413      	add	r3, r2
 800159c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800159e:	bf00      	nop
 80015a0:	f7ff ffde 	bl	8001560 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d8f7      	bhi.n	80015a0 <HAL_Delay+0x28>
  {
  }
}
 80015b0:	bf00      	nop
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000008 	.word	0x20000008

080015c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001600 <__NVIC_SetPriorityGrouping+0x40>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <__NVIC_SetPriorityGrouping+0x44>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ee:	4a04      	ldr	r2, [pc, #16]	@ (8001600 <__NVIC_SetPriorityGrouping+0x40>)
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	60d3      	str	r3, [r2, #12]
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	e000ed00 	.word	0xe000ed00
 8001604:	05fa0000 	.word	0x05fa0000

08001608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800160c:	4b04      	ldr	r3, [pc, #16]	@ (8001620 <__NVIC_GetPriorityGrouping+0x18>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	0a1b      	lsrs	r3, r3, #8
 8001612:	f003 0307 	and.w	r3, r3, #7
}
 8001616:	4618      	mov	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001632:	2b00      	cmp	r3, #0
 8001634:	db0b      	blt.n	800164e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	f003 021f 	and.w	r2, r3, #31
 800163c:	4907      	ldr	r1, [pc, #28]	@ (800165c <__NVIC_EnableIRQ+0x38>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	095b      	lsrs	r3, r3, #5
 8001644:	2001      	movs	r0, #1
 8001646:	fa00 f202 	lsl.w	r2, r0, r2
 800164a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000e100 	.word	0xe000e100

08001660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001670:	2b00      	cmp	r3, #0
 8001672:	db0a      	blt.n	800168a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	b2da      	uxtb	r2, r3
 8001678:	490c      	ldr	r1, [pc, #48]	@ (80016ac <__NVIC_SetPriority+0x4c>)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	0112      	lsls	r2, r2, #4
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	440b      	add	r3, r1
 8001684:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001688:	e00a      	b.n	80016a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4908      	ldr	r1, [pc, #32]	@ (80016b0 <__NVIC_SetPriority+0x50>)
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	3b04      	subs	r3, #4
 8001698:	0112      	lsls	r2, r2, #4
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	440b      	add	r3, r1
 800169e:	761a      	strb	r2, [r3, #24]
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr
 80016ac:	e000e100 	.word	0xe000e100
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b089      	sub	sp, #36	@ 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	f1c3 0307 	rsb	r3, r3, #7
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	bf28      	it	cs
 80016d2:	2304      	movcs	r3, #4
 80016d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3304      	adds	r3, #4
 80016da:	2b06      	cmp	r3, #6
 80016dc:	d902      	bls.n	80016e4 <NVIC_EncodePriority+0x30>
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3b03      	subs	r3, #3
 80016e2:	e000      	b.n	80016e6 <NVIC_EncodePriority+0x32>
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43da      	mvns	r2, r3
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	401a      	ands	r2, r3
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43d9      	mvns	r1, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170c:	4313      	orrs	r3, r2
         );
}
 800170e:	4618      	mov	r0, r3
 8001710:	3724      	adds	r7, #36	@ 0x24
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
	...

0800171c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3b01      	subs	r3, #1
 8001728:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800172c:	d301      	bcc.n	8001732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800172e:	2301      	movs	r3, #1
 8001730:	e00f      	b.n	8001752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001732:	4a0a      	ldr	r2, [pc, #40]	@ (800175c <SysTick_Config+0x40>)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	3b01      	subs	r3, #1
 8001738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800173a:	210f      	movs	r1, #15
 800173c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001740:	f7ff ff8e 	bl	8001660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <SysTick_Config+0x40>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800174a:	4b04      	ldr	r3, [pc, #16]	@ (800175c <SysTick_Config+0x40>)
 800174c:	2207      	movs	r2, #7
 800174e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	e000e010 	.word	0xe000e010

08001760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f7ff ff29 	bl	80015c0 <__NVIC_SetPriorityGrouping>
}
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001776:	b580      	push	{r7, lr}
 8001778:	b086      	sub	sp, #24
 800177a:	af00      	add	r7, sp, #0
 800177c:	4603      	mov	r3, r0
 800177e:	60b9      	str	r1, [r7, #8]
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001788:	f7ff ff3e 	bl	8001608 <__NVIC_GetPriorityGrouping>
 800178c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68b9      	ldr	r1, [r7, #8]
 8001792:	6978      	ldr	r0, [r7, #20]
 8001794:	f7ff ff8e 	bl	80016b4 <NVIC_EncodePriority>
 8001798:	4602      	mov	r2, r0
 800179a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff ff5d 	bl	8001660 <__NVIC_SetPriority>
}
 80017a6:	bf00      	nop
 80017a8:	3718      	adds	r7, #24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff ff31 	bl	8001624 <__NVIC_EnableIRQ>
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff ffa2 	bl	800171c <SysTick_Config>
 80017d8:	4603      	mov	r3, r0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
	...

080017e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b086      	sub	sp, #24
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80017f0:	f7ff feb6 	bl	8001560 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d101      	bne.n	8001800 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e099      	b.n	8001934 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2202      	movs	r2, #2
 8001804:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2200      	movs	r2, #0
 800180c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f022 0201 	bic.w	r2, r2, #1
 800181e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001820:	e00f      	b.n	8001842 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001822:	f7ff fe9d 	bl	8001560 <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b05      	cmp	r3, #5
 800182e:	d908      	bls.n	8001842 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2220      	movs	r2, #32
 8001834:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2203      	movs	r2, #3
 800183a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e078      	b.n	8001934 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1e8      	bne.n	8001822 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	4b38      	ldr	r3, [pc, #224]	@ (800193c <HAL_DMA_Init+0x158>)
 800185c:	4013      	ands	r3, r2
 800185e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685a      	ldr	r2, [r3, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800186e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800187a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001886:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a1b      	ldr	r3, [r3, #32]
 800188c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800188e:	697a      	ldr	r2, [r7, #20]
 8001890:	4313      	orrs	r3, r2
 8001892:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001898:	2b04      	cmp	r3, #4
 800189a:	d107      	bne.n	80018ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a4:	4313      	orrs	r3, r2
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f023 0307 	bic.w	r3, r3, #7
 80018c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d2:	2b04      	cmp	r3, #4
 80018d4:	d117      	bne.n	8001906 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018da:	697a      	ldr	r2, [r7, #20]
 80018dc:	4313      	orrs	r3, r2
 80018de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d00e      	beq.n	8001906 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f000 fa77 	bl	8001ddc <DMA_CheckFifoParam>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d008      	beq.n	8001906 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2240      	movs	r2, #64	@ 0x40
 80018f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001902:	2301      	movs	r3, #1
 8001904:	e016      	b.n	8001934 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 fa2e 	bl	8001d70 <DMA_CalcBaseAndBitshift>
 8001914:	4603      	mov	r3, r0
 8001916:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800191c:	223f      	movs	r2, #63	@ 0x3f
 800191e:	409a      	lsls	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2200      	movs	r2, #0
 8001928:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3718      	adds	r7, #24
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	e010803f 	.word	0xe010803f

08001940 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
 800194c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800194e:	2300      	movs	r3, #0
 8001950:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001956:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800195e:	2b01      	cmp	r3, #1
 8001960:	d101      	bne.n	8001966 <HAL_DMA_Start_IT+0x26>
 8001962:	2302      	movs	r3, #2
 8001964:	e048      	b.n	80019f8 <HAL_DMA_Start_IT+0xb8>
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001974:	b2db      	uxtb	r3, r3
 8001976:	2b01      	cmp	r3, #1
 8001978:	d137      	bne.n	80019ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2202      	movs	r2, #2
 800197e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	2200      	movs	r2, #0
 8001986:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	68b9      	ldr	r1, [r7, #8]
 800198e:	68f8      	ldr	r0, [r7, #12]
 8001990:	f000 f9c0 	bl	8001d14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001998:	223f      	movs	r2, #63	@ 0x3f
 800199a:	409a      	lsls	r2, r3
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f042 0216 	orr.w	r2, r2, #22
 80019ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	695a      	ldr	r2, [r3, #20]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80019be:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d007      	beq.n	80019d8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f042 0208 	orr.w	r2, r2, #8
 80019d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f042 0201 	orr.w	r2, r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	e005      	b.n	80019f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019f2:	2302      	movs	r3, #2
 80019f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3718      	adds	r7, #24
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001a0c:	4b8e      	ldr	r3, [pc, #568]	@ (8001c48 <HAL_DMA_IRQHandler+0x248>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a8e      	ldr	r2, [pc, #568]	@ (8001c4c <HAL_DMA_IRQHandler+0x24c>)
 8001a12:	fba2 2303 	umull	r2, r3, r2, r3
 8001a16:	0a9b      	lsrs	r3, r3, #10
 8001a18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a2a:	2208      	movs	r2, #8
 8001a2c:	409a      	lsls	r2, r3
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	4013      	ands	r3, r2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d01a      	beq.n	8001a6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0304 	and.w	r3, r3, #4
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d013      	beq.n	8001a6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 0204 	bic.w	r2, r2, #4
 8001a52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a58:	2208      	movs	r2, #8
 8001a5a:	409a      	lsls	r2, r3
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a64:	f043 0201 	orr.w	r2, r3, #1
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a70:	2201      	movs	r2, #1
 8001a72:	409a      	lsls	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d012      	beq.n	8001aa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	695b      	ldr	r3, [r3, #20]
 8001a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00b      	beq.n	8001aa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	409a      	lsls	r2, r3
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a9a:	f043 0202 	orr.w	r2, r3, #2
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aa6:	2204      	movs	r2, #4
 8001aa8:	409a      	lsls	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	4013      	ands	r3, r2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d012      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d00b      	beq.n	8001ad8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac4:	2204      	movs	r2, #4
 8001ac6:	409a      	lsls	r2, r3
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ad0:	f043 0204 	orr.w	r2, r3, #4
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001adc:	2210      	movs	r2, #16
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d043      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 0308 	and.w	r3, r3, #8
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d03c      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001afa:	2210      	movs	r2, #16
 8001afc:	409a      	lsls	r2, r3
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d018      	beq.n	8001b42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d108      	bne.n	8001b30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d024      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	4798      	blx	r3
 8001b2e:	e01f      	b.n	8001b70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d01b      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	4798      	blx	r3
 8001b40:	e016      	b.n	8001b70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d107      	bne.n	8001b60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0208 	bic.w	r2, r2, #8
 8001b5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b74:	2220      	movs	r2, #32
 8001b76:	409a      	lsls	r2, r3
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 808f 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0310 	and.w	r3, r3, #16
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	f000 8087 	beq.w	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b96:	2220      	movs	r2, #32
 8001b98:	409a      	lsls	r2, r3
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b05      	cmp	r3, #5
 8001ba8:	d136      	bne.n	8001c18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0216 	bic.w	r2, r2, #22
 8001bb8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	695a      	ldr	r2, [r3, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bc8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d103      	bne.n	8001bda <HAL_DMA_IRQHandler+0x1da>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d007      	beq.n	8001bea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681a      	ldr	r2, [r3, #0]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f022 0208 	bic.w	r2, r2, #8
 8001be8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bee:	223f      	movs	r2, #63	@ 0x3f
 8001bf0:	409a      	lsls	r2, r3
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d07e      	beq.n	8001d0c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	4798      	blx	r3
        }
        return;
 8001c16:	e079      	b.n	8001d0c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d01d      	beq.n	8001c62 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d10d      	bne.n	8001c50 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d031      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	4798      	blx	r3
 8001c44:	e02c      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
 8001c46:	bf00      	nop
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d023      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	4798      	blx	r3
 8001c60:	e01e      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10f      	bne.n	8001c90 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0210 	bic.w	r2, r2, #16
 8001c7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d032      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d022      	beq.n	8001cfa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2205      	movs	r2, #5
 8001cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 0201 	bic.w	r2, r2, #1
 8001cca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	60bb      	str	r3, [r7, #8]
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d307      	bcc.n	8001ce8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1f2      	bne.n	8001ccc <HAL_DMA_IRQHandler+0x2cc>
 8001ce6:	e000      	b.n	8001cea <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001ce8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d005      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	4798      	blx	r3
 8001d0a:	e000      	b.n	8001d0e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d0c:	bf00      	nop
    }
  }
}
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b40      	cmp	r3, #64	@ 0x40
 8001d40:	d108      	bne.n	8001d54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d52:	e007      	b.n	8001d64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	60da      	str	r2, [r3, #12]
}
 8001d64:	bf00      	nop
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	3b10      	subs	r3, #16
 8001d80:	4a13      	ldr	r2, [pc, #76]	@ (8001dd0 <DMA_CalcBaseAndBitshift+0x60>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d8a:	4a12      	ldr	r2, [pc, #72]	@ (8001dd4 <DMA_CalcBaseAndBitshift+0x64>)
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4413      	add	r3, r2
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b03      	cmp	r3, #3
 8001d9c:	d908      	bls.n	8001db0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <DMA_CalcBaseAndBitshift+0x68>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	1d1a      	adds	r2, r3, #4
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	659a      	str	r2, [r3, #88]	@ 0x58
 8001dae:	e006      	b.n	8001dbe <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <DMA_CalcBaseAndBitshift+0x68>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3714      	adds	r7, #20
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	aaaaaaab 	.word	0xaaaaaaab
 8001dd4:	0800b994 	.word	0x0800b994
 8001dd8:	fffffc00 	.word	0xfffffc00

08001ddc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d11f      	bne.n	8001e36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	d856      	bhi.n	8001eaa <DMA_CheckFifoParam+0xce>
 8001dfc:	a201      	add	r2, pc, #4	@ (adr r2, 8001e04 <DMA_CheckFifoParam+0x28>)
 8001dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e02:	bf00      	nop
 8001e04:	08001e15 	.word	0x08001e15
 8001e08:	08001e27 	.word	0x08001e27
 8001e0c:	08001e15 	.word	0x08001e15
 8001e10:	08001eab 	.word	0x08001eab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d046      	beq.n	8001eae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e24:	e043      	b.n	8001eae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e2e:	d140      	bne.n	8001eb2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e34:	e03d      	b.n	8001eb2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e3e:	d121      	bne.n	8001e84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d837      	bhi.n	8001eb6 <DMA_CheckFifoParam+0xda>
 8001e46:	a201      	add	r2, pc, #4	@ (adr r2, 8001e4c <DMA_CheckFifoParam+0x70>)
 8001e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4c:	08001e5d 	.word	0x08001e5d
 8001e50:	08001e63 	.word	0x08001e63
 8001e54:	08001e5d 	.word	0x08001e5d
 8001e58:	08001e75 	.word	0x08001e75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e60:	e030      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d025      	beq.n	8001eba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e72:	e022      	b.n	8001eba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e78:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e7c:	d11f      	bne.n	8001ebe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e82:	e01c      	b.n	8001ebe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d903      	bls.n	8001e92 <DMA_CheckFifoParam+0xb6>
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	2b03      	cmp	r3, #3
 8001e8e:	d003      	beq.n	8001e98 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e90:	e018      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	73fb      	strb	r3, [r7, #15]
      break;
 8001e96:	e015      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00e      	beq.n	8001ec2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8001ea8:	e00b      	b.n	8001ec2 <DMA_CheckFifoParam+0xe6>
      break;
 8001eaa:	bf00      	nop
 8001eac:	e00a      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eae:	bf00      	nop
 8001eb0:	e008      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb2:	bf00      	nop
 8001eb4:	e006      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eb6:	bf00      	nop
 8001eb8:	e004      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001eba:	bf00      	nop
 8001ebc:	e002      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ebe:	bf00      	nop
 8001ec0:	e000      	b.n	8001ec4 <DMA_CheckFifoParam+0xe8>
      break;
 8001ec2:	bf00      	nop
    }
  } 
  
  return status; 
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
 8001ed2:	bf00      	nop

08001ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b089      	sub	sp, #36	@ 0x24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61fb      	str	r3, [r7, #28]
 8001ef2:	e169      	b.n	80021c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	697a      	ldr	r2, [r7, #20]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	f040 8158 	bne.w	80021c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f003 0303 	and.w	r3, r3, #3
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d005      	beq.n	8001f2a <HAL_GPIO_Init+0x56>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f003 0303 	and.w	r3, r3, #3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d130      	bne.n	8001f8c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	2203      	movs	r2, #3
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	69ba      	ldr	r2, [r7, #24]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68da      	ldr	r2, [r3, #12]
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f60:	2201      	movs	r2, #1
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	091b      	lsrs	r3, r3, #4
 8001f76:	f003 0201 	and.w	r2, r3, #1
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	d017      	beq.n	8001fc8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	68db      	ldr	r3, [r3, #12]
 8001f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	005b      	lsls	r3, r3, #1
 8001fa2:	2203      	movs	r2, #3
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	69ba      	ldr	r2, [r7, #24]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 0303 	and.w	r3, r3, #3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d123      	bne.n	800201c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	08da      	lsrs	r2, r3, #3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	3208      	adds	r2, #8
 8001fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	220f      	movs	r2, #15
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	69ba      	ldr	r2, [r7, #24]
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	691a      	ldr	r2, [r3, #16]
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	f003 0307 	and.w	r3, r3, #7
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4313      	orrs	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	08da      	lsrs	r2, r3, #3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	3208      	adds	r2, #8
 8002016:	69b9      	ldr	r1, [r7, #24]
 8002018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	2203      	movs	r2, #3
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	43db      	mvns	r3, r3
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	4013      	ands	r3, r2
 8002032:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f003 0203 	and.w	r2, r3, #3
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	69ba      	ldr	r2, [r7, #24]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80b2 	beq.w	80021c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800205e:	4b60      	ldr	r3, [pc, #384]	@ (80021e0 <HAL_GPIO_Init+0x30c>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002062:	4a5f      	ldr	r2, [pc, #380]	@ (80021e0 <HAL_GPIO_Init+0x30c>)
 8002064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002068:	6453      	str	r3, [r2, #68]	@ 0x44
 800206a:	4b5d      	ldr	r3, [pc, #372]	@ (80021e0 <HAL_GPIO_Init+0x30c>)
 800206c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800206e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002076:	4a5b      	ldr	r2, [pc, #364]	@ (80021e4 <HAL_GPIO_Init+0x310>)
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	3302      	adds	r3, #2
 800207e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002082:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f003 0303 	and.w	r3, r3, #3
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	220f      	movs	r2, #15
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	43db      	mvns	r3, r3
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	4013      	ands	r3, r2
 8002098:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a52      	ldr	r2, [pc, #328]	@ (80021e8 <HAL_GPIO_Init+0x314>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d02b      	beq.n	80020fa <HAL_GPIO_Init+0x226>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a51      	ldr	r2, [pc, #324]	@ (80021ec <HAL_GPIO_Init+0x318>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d025      	beq.n	80020f6 <HAL_GPIO_Init+0x222>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a50      	ldr	r2, [pc, #320]	@ (80021f0 <HAL_GPIO_Init+0x31c>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d01f      	beq.n	80020f2 <HAL_GPIO_Init+0x21e>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a4f      	ldr	r2, [pc, #316]	@ (80021f4 <HAL_GPIO_Init+0x320>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d019      	beq.n	80020ee <HAL_GPIO_Init+0x21a>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a4e      	ldr	r2, [pc, #312]	@ (80021f8 <HAL_GPIO_Init+0x324>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d013      	beq.n	80020ea <HAL_GPIO_Init+0x216>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a4d      	ldr	r2, [pc, #308]	@ (80021fc <HAL_GPIO_Init+0x328>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d00d      	beq.n	80020e6 <HAL_GPIO_Init+0x212>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002200 <HAL_GPIO_Init+0x32c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d007      	beq.n	80020e2 <HAL_GPIO_Init+0x20e>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002204 <HAL_GPIO_Init+0x330>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d101      	bne.n	80020de <HAL_GPIO_Init+0x20a>
 80020da:	2307      	movs	r3, #7
 80020dc:	e00e      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020de:	2308      	movs	r3, #8
 80020e0:	e00c      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020e2:	2306      	movs	r3, #6
 80020e4:	e00a      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020e6:	2305      	movs	r3, #5
 80020e8:	e008      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020ea:	2304      	movs	r3, #4
 80020ec:	e006      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020ee:	2303      	movs	r3, #3
 80020f0:	e004      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020f2:	2302      	movs	r3, #2
 80020f4:	e002      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <HAL_GPIO_Init+0x228>
 80020fa:	2300      	movs	r3, #0
 80020fc:	69fa      	ldr	r2, [r7, #28]
 80020fe:	f002 0203 	and.w	r2, r2, #3
 8002102:	0092      	lsls	r2, r2, #2
 8002104:	4093      	lsls	r3, r2
 8002106:	69ba      	ldr	r2, [r7, #24]
 8002108:	4313      	orrs	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800210c:	4935      	ldr	r1, [pc, #212]	@ (80021e4 <HAL_GPIO_Init+0x310>)
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	089b      	lsrs	r3, r3, #2
 8002112:	3302      	adds	r3, #2
 8002114:	69ba      	ldr	r2, [r7, #24]
 8002116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800211a:	4b3b      	ldr	r3, [pc, #236]	@ (8002208 <HAL_GPIO_Init+0x334>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	43db      	mvns	r3, r3
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	4013      	ands	r3, r2
 8002128:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	4313      	orrs	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800213e:	4a32      	ldr	r2, [pc, #200]	@ (8002208 <HAL_GPIO_Init+0x334>)
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002144:	4b30      	ldr	r3, [pc, #192]	@ (8002208 <HAL_GPIO_Init+0x334>)
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	43db      	mvns	r3, r3
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	4013      	ands	r3, r2
 8002152:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d003      	beq.n	8002168 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002160:	69ba      	ldr	r2, [r7, #24]
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	4313      	orrs	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002168:	4a27      	ldr	r2, [pc, #156]	@ (8002208 <HAL_GPIO_Init+0x334>)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800216e:	4b26      	ldr	r3, [pc, #152]	@ (8002208 <HAL_GPIO_Init+0x334>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	43db      	mvns	r3, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4013      	ands	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002192:	4a1d      	ldr	r2, [pc, #116]	@ (8002208 <HAL_GPIO_Init+0x334>)
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002198:	4b1b      	ldr	r3, [pc, #108]	@ (8002208 <HAL_GPIO_Init+0x334>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021bc:	4a12      	ldr	r2, [pc, #72]	@ (8002208 <HAL_GPIO_Init+0x334>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3301      	adds	r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	2b0f      	cmp	r3, #15
 80021cc:	f67f ae92 	bls.w	8001ef4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3724      	adds	r7, #36	@ 0x24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40013800 	.word	0x40013800
 80021e8:	40020000 	.word	0x40020000
 80021ec:	40020400 	.word	0x40020400
 80021f0:	40020800 	.word	0x40020800
 80021f4:	40020c00 	.word	0x40020c00
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40021400 	.word	0x40021400
 8002200:	40021800 	.word	0x40021800
 8002204:	40021c00 	.word	0x40021c00
 8002208:	40013c00 	.word	0x40013c00

0800220c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691a      	ldr	r2, [r3, #16]
 800221c:	887b      	ldrh	r3, [r7, #2]
 800221e:	4013      	ands	r3, r2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d002      	beq.n	800222a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002224:	2301      	movs	r3, #1
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	e001      	b.n	800222e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800222a:	2300      	movs	r3, #0
 800222c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800222e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	807b      	strh	r3, [r7, #2]
 8002248:	4613      	mov	r3, r2
 800224a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800224c:	787b      	ldrb	r3, [r7, #1]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002252:	887a      	ldrh	r2, [r7, #2]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002258:	e003      	b.n	8002262 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800225a:	887b      	ldrh	r3, [r7, #2]
 800225c:	041a      	lsls	r2, r3, #16
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	619a      	str	r2, [r3, #24]
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
	...

08002270 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	4603      	mov	r3, r0
 8002278:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800227a:	4b08      	ldr	r3, [pc, #32]	@ (800229c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800227c:	695a      	ldr	r2, [r3, #20]
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d006      	beq.n	8002294 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002286:	4a05      	ldr	r2, [pc, #20]	@ (800229c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002288:	88fb      	ldrh	r3, [r7, #6]
 800228a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800228c:	88fb      	ldrh	r3, [r7, #6]
 800228e:	4618      	mov	r0, r3
 8002290:	f7fe fb60 	bl	8000954 <HAL_GPIO_EXTI_Callback>
  }
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40013c00 	.word	0x40013c00

080022a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e108      	b.n	80024c4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d106      	bne.n	80022d2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f008 fe6b 	bl	800afa8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2203      	movs	r2, #3
 80022d6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022e0:	d102      	bne.n	80022e8 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f004 fca8 	bl	8006c42 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6818      	ldr	r0, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	7c1a      	ldrb	r2, [r3, #16]
 80022fa:	f88d 2000 	strb.w	r2, [sp]
 80022fe:	3304      	adds	r3, #4
 8002300:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002302:	f004 fb5f 	bl	80069c4 <USB_CoreInit>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e0d5      	b.n	80024c4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2100      	movs	r1, #0
 800231e:	4618      	mov	r0, r3
 8002320:	f004 fca0 	bl	8006c64 <USB_SetCurrentMode>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d005      	beq.n	8002336 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2202      	movs	r2, #2
 800232e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e0c6      	b.n	80024c4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002336:	2300      	movs	r3, #0
 8002338:	73fb      	strb	r3, [r7, #15]
 800233a:	e04a      	b.n	80023d2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800233c:	7bfa      	ldrb	r2, [r7, #15]
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	3315      	adds	r3, #21
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002350:	7bfa      	ldrb	r2, [r7, #15]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	4413      	add	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	3314      	adds	r3, #20
 8002360:	7bfa      	ldrb	r2, [r7, #15]
 8002362:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	b298      	uxth	r0, r3
 800236a:	6879      	ldr	r1, [r7, #4]
 800236c:	4613      	mov	r3, r2
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	4413      	add	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	440b      	add	r3, r1
 8002376:	332e      	adds	r3, #46	@ 0x2e
 8002378:	4602      	mov	r2, r0
 800237a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800237c:	7bfa      	ldrb	r2, [r7, #15]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	4413      	add	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	3318      	adds	r3, #24
 800238c:	2200      	movs	r2, #0
 800238e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002390:	7bfa      	ldrb	r2, [r7, #15]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	00db      	lsls	r3, r3, #3
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	331c      	adds	r3, #28
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023a4:	7bfa      	ldrb	r2, [r7, #15]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	3320      	adds	r3, #32
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023b8:	7bfa      	ldrb	r2, [r7, #15]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	3324      	adds	r3, #36	@ 0x24
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
 80023ce:	3301      	adds	r3, #1
 80023d0:	73fb      	strb	r3, [r7, #15]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	791b      	ldrb	r3, [r3, #4]
 80023d6:	7bfa      	ldrb	r2, [r7, #15]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d3af      	bcc.n	800233c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023dc:	2300      	movs	r3, #0
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	e044      	b.n	800246c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80023f4:	2200      	movs	r2, #0
 80023f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023f8:	7bfa      	ldrb	r2, [r7, #15]
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	4413      	add	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800240a:	7bfa      	ldrb	r2, [r7, #15]
 800240c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800240e:	7bfa      	ldrb	r2, [r7, #15]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	4413      	add	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002424:	7bfa      	ldrb	r2, [r7, #15]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	00db      	lsls	r3, r3, #3
 800242c:	4413      	add	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800243a:	7bfa      	ldrb	r2, [r7, #15]
 800243c:	6879      	ldr	r1, [r7, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	4413      	add	r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	440b      	add	r3, r1
 8002448:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002450:	7bfa      	ldrb	r2, [r7, #15]
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4413      	add	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	3301      	adds	r3, #1
 800246a:	73fb      	strb	r3, [r7, #15]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	791b      	ldrb	r3, [r3, #4]
 8002470:	7bfa      	ldrb	r2, [r7, #15]
 8002472:	429a      	cmp	r2, r3
 8002474:	d3b5      	bcc.n	80023e2 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6818      	ldr	r0, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	7c1a      	ldrb	r2, [r3, #16]
 800247e:	f88d 2000 	strb.w	r2, [sp]
 8002482:	3304      	adds	r3, #4
 8002484:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002486:	f004 fc39 	bl	8006cfc <USB_DevInit>
 800248a:	4603      	mov	r3, r0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d005      	beq.n	800249c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2202      	movs	r2, #2
 8002494:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e013      	b.n	80024c4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	7b1b      	ldrb	r3, [r3, #12]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f001 f95c 	bl	8003770 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f005 fc8e 	bl	8007dde <USB_DevDisconnect>

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_PCD_Start+0x16>
 80024de:	2302      	movs	r3, #2
 80024e0:	e012      	b.n	8002508 <HAL_PCD_Start+0x3c>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f004 fb96 	bl	8006c20 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f005 fc4f 	bl	8007d9c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b08d      	sub	sp, #52	@ 0x34
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800251e:	6a3b      	ldr	r3, [r7, #32]
 8002520:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f005 fd0d 	bl	8007f46 <USB_GetMode>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	f040 84b9 	bne.w	8002ea6 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f005 fc71 	bl	8007e20 <USB_ReadInterrupts>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 84af 	beq.w	8002ea4 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	0a1b      	lsrs	r3, r3, #8
 8002550:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f005 fc5e 	bl	8007e20 <USB_ReadInterrupts>
 8002564:	4603      	mov	r3, r0
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b02      	cmp	r3, #2
 800256c:	d107      	bne.n	800257e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	695a      	ldr	r2, [r3, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f002 0202 	and.w	r2, r2, #2
 800257c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f005 fc4c 	bl	8007e20 <USB_ReadInterrupts>
 8002588:	4603      	mov	r3, r0
 800258a:	f003 0310 	and.w	r3, r3, #16
 800258e:	2b10      	cmp	r3, #16
 8002590:	d161      	bne.n	8002656 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	699a      	ldr	r2, [r3, #24]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0210 	bic.w	r2, r2, #16
 80025a0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80025a2:	6a3b      	ldr	r3, [r7, #32]
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	f003 020f 	and.w	r2, r3, #15
 80025ae:	4613      	mov	r3, r2
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	3304      	adds	r3, #4
 80025c0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80025c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80025cc:	d124      	bne.n	8002618 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d035      	beq.n	8002646 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80025e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	461a      	mov	r2, r3
 80025ec:	6a38      	ldr	r0, [r7, #32]
 80025ee:	f005 fa83 	bl	8007af8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	091b      	lsrs	r3, r3, #4
 80025fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025fe:	441a      	add	r2, r3
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	695a      	ldr	r2, [r3, #20]
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	091b      	lsrs	r3, r3, #4
 800260c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002610:	441a      	add	r2, r3
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	615a      	str	r2, [r3, #20]
 8002616:	e016      	b.n	8002646 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800261e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002622:	d110      	bne.n	8002646 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800262a:	2208      	movs	r2, #8
 800262c:	4619      	mov	r1, r3
 800262e:	6a38      	ldr	r0, [r7, #32]
 8002630:	f005 fa62 	bl	8007af8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	695a      	ldr	r2, [r3, #20]
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	091b      	lsrs	r3, r3, #4
 800263c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002640:	441a      	add	r2, r3
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	699a      	ldr	r2, [r3, #24]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f042 0210 	orr.w	r2, r2, #16
 8002654:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f005 fbe0 	bl	8007e20 <USB_ReadInterrupts>
 8002660:	4603      	mov	r3, r0
 8002662:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002666:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800266a:	f040 80a7 	bne.w	80027bc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800266e:	2300      	movs	r3, #0
 8002670:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f005 fbe5 	bl	8007e46 <USB_ReadDevAllOutEpInterrupt>
 800267c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800267e:	e099      	b.n	80027b4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 808e 	beq.w	80027a8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	4611      	mov	r1, r2
 8002696:	4618      	mov	r0, r3
 8002698:	f005 fc09 	bl	8007eae <USB_ReadDevOutEPInterrupt>
 800269c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00c      	beq.n	80026c2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026b4:	461a      	mov	r2, r3
 80026b6:	2301      	movs	r3, #1
 80026b8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80026ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 fed1 	bl	8003464 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d00c      	beq.n	80026e6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80026cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ce:	015a      	lsls	r2, r3, #5
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	4413      	add	r3, r2
 80026d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026d8:	461a      	mov	r2, r3
 80026da:	2308      	movs	r3, #8
 80026dc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80026de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 ffa7 	bl	8003634 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	f003 0310 	and.w	r3, r3, #16
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d008      	beq.n	8002702 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80026f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f2:	015a      	lsls	r2, r3, #5
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	4413      	add	r3, r2
 80026f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026fc:	461a      	mov	r2, r3
 80026fe:	2310      	movs	r3, #16
 8002700:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d030      	beq.n	800276e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800270c:	6a3b      	ldr	r3, [r7, #32]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002714:	2b80      	cmp	r3, #128	@ 0x80
 8002716:	d109      	bne.n	800272c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	69fa      	ldr	r2, [r7, #28]
 8002722:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002726:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800272a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800272c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800272e:	4613      	mov	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	4413      	add	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	3304      	adds	r3, #4
 8002740:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	78db      	ldrb	r3, [r3, #3]
 8002746:	2b01      	cmp	r3, #1
 8002748:	d108      	bne.n	800275c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	2200      	movs	r2, #0
 800274e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	b2db      	uxtb	r3, r3
 8002754:	4619      	mov	r1, r3
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f008 fd4a 	bl	800b1f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800275c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800275e:	015a      	lsls	r2, r3, #5
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	4413      	add	r3, r2
 8002764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002768:	461a      	mov	r2, r3
 800276a:	2302      	movs	r3, #2
 800276c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	f003 0320 	and.w	r3, r3, #32
 8002774:	2b00      	cmp	r3, #0
 8002776:	d008      	beq.n	800278a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	015a      	lsls	r2, r3, #5
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	4413      	add	r3, r2
 8002780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002784:	461a      	mov	r2, r3
 8002786:	2320      	movs	r3, #32
 8002788:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d009      	beq.n	80027a8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002796:	015a      	lsls	r2, r3, #5
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	4413      	add	r3, r2
 800279c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027a0:	461a      	mov	r2, r3
 80027a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027a6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80027a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027aa:	3301      	adds	r3, #1
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80027ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b0:	085b      	lsrs	r3, r3, #1
 80027b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80027b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f47f af62 	bne.w	8002680 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f005 fb2d 	bl	8007e20 <USB_ReadInterrupts>
 80027c6:	4603      	mov	r3, r0
 80027c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027d0:	f040 80db 	bne.w	800298a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4618      	mov	r0, r3
 80027da:	f005 fb4e 	bl	8007e7a <USB_ReadDevAllInEpInterrupt>
 80027de:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80027e4:	e0cd      	b.n	8002982 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80027e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e8:	f003 0301 	and.w	r3, r3, #1
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	f000 80c2 	beq.w	8002976 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027f8:	b2d2      	uxtb	r2, r2
 80027fa:	4611      	mov	r1, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f005 fb74 	bl	8007eea <USB_ReadDevInEPInterrupt>
 8002802:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d057      	beq.n	80028be <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002810:	f003 030f 	and.w	r3, r3, #15
 8002814:	2201      	movs	r2, #1
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002822:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	43db      	mvns	r3, r3
 8002828:	69f9      	ldr	r1, [r7, #28]
 800282a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800282e:	4013      	ands	r3, r2
 8002830:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002834:	015a      	lsls	r2, r3, #5
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	4413      	add	r3, r2
 800283a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800283e:	461a      	mov	r2, r3
 8002840:	2301      	movs	r3, #1
 8002842:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	799b      	ldrb	r3, [r3, #6]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d132      	bne.n	80028b2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800284c:	6879      	ldr	r1, [r7, #4]
 800284e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002850:	4613      	mov	r3, r2
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	440b      	add	r3, r1
 800285a:	3320      	adds	r3, #32
 800285c:	6819      	ldr	r1, [r3, #0]
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002862:	4613      	mov	r3, r2
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	4413      	add	r3, r2
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4403      	add	r3, r0
 800286c:	331c      	adds	r3, #28
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4419      	add	r1, r3
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002876:	4613      	mov	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	4413      	add	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4403      	add	r3, r0
 8002880:	3320      	adds	r3, #32
 8002882:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002886:	2b00      	cmp	r3, #0
 8002888:	d113      	bne.n	80028b2 <HAL_PCD_IRQHandler+0x3a2>
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800288e:	4613      	mov	r3, r2
 8002890:	00db      	lsls	r3, r3, #3
 8002892:	4413      	add	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	440b      	add	r3, r1
 8002898:	3324      	adds	r3, #36	@ 0x24
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d108      	bne.n	80028b2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6818      	ldr	r0, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028aa:	461a      	mov	r2, r3
 80028ac:	2101      	movs	r1, #1
 80028ae:	f005 fb7d 	bl	8007fac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	4619      	mov	r1, r3
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f008 fc14 	bl	800b0e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	f003 0308 	and.w	r3, r3, #8
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d008      	beq.n	80028da <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80028c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ca:	015a      	lsls	r2, r3, #5
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	4413      	add	r3, r2
 80028d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028d4:	461a      	mov	r2, r3
 80028d6:	2308      	movs	r3, #8
 80028d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	f003 0310 	and.w	r3, r3, #16
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	015a      	lsls	r2, r3, #5
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	4413      	add	r3, r2
 80028ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028f0:	461a      	mov	r2, r3
 80028f2:	2310      	movs	r3, #16
 80028f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d008      	beq.n	8002912 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002902:	015a      	lsls	r2, r3, #5
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	4413      	add	r3, r2
 8002908:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800290c:	461a      	mov	r2, r3
 800290e:	2340      	movs	r3, #64	@ 0x40
 8002910:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d023      	beq.n	8002964 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800291c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800291e:	6a38      	ldr	r0, [r7, #32]
 8002920:	f004 fb5c 	bl	8006fdc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002924:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002926:	4613      	mov	r3, r2
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	4413      	add	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	3310      	adds	r3, #16
 8002930:	687a      	ldr	r2, [r7, #4]
 8002932:	4413      	add	r3, r2
 8002934:	3304      	adds	r3, #4
 8002936:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	78db      	ldrb	r3, [r3, #3]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d108      	bne.n	8002952 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	2200      	movs	r2, #0
 8002944:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002948:	b2db      	uxtb	r3, r3
 800294a:	4619      	mov	r1, r3
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f008 fc61 	bl	800b214 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	015a      	lsls	r2, r3, #5
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	4413      	add	r3, r2
 800295a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800295e:	461a      	mov	r2, r3
 8002960:	2302      	movs	r3, #2
 8002962:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800296e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 fcea 	bl	800334a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002978:	3301      	adds	r3, #1
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800297c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297e:	085b      	lsrs	r3, r3, #1
 8002980:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002984:	2b00      	cmp	r3, #0
 8002986:	f47f af2e 	bne.w	80027e6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f005 fa46 	bl	8007e20 <USB_ReadInterrupts>
 8002994:	4603      	mov	r3, r0
 8002996:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800299a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800299e:	d122      	bne.n	80029e6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	69fa      	ldr	r2, [r7, #28]
 80029aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029ae:	f023 0301 	bic.w	r3, r3, #1
 80029b2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d108      	bne.n	80029d0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80029c6:	2100      	movs	r1, #0
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f008 fddf 	bl	800b58c <HAL_PCDEx_LPM_Callback>
 80029ce:	e002      	b.n	80029d6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f008 fbff 	bl	800b1d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	695a      	ldr	r2, [r3, #20]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80029e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f005 fa18 	bl	8007e20 <USB_ReadInterrupts>
 80029f0:	4603      	mov	r3, r0
 80029f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029fa:	d112      	bne.n	8002a22 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 0301 	and.w	r3, r3, #1
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d102      	bne.n	8002a12 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f008 fbbb 	bl	800b188 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002a20:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f005 f9fa 	bl	8007e20 <USB_ReadInterrupts>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a36:	d121      	bne.n	8002a7c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	695a      	ldr	r2, [r3, #20]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002a46:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d111      	bne.n	8002a76 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a60:	089b      	lsrs	r3, r3, #2
 8002a62:	f003 020f 	and.w	r2, r3, #15
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002a6c:	2101      	movs	r1, #1
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f008 fd8c 	bl	800b58c <HAL_PCDEx_LPM_Callback>
 8002a74:	e002      	b.n	8002a7c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f008 fb86 	bl	800b188 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f005 f9cd 	bl	8007e20 <USB_ReadInterrupts>
 8002a86:	4603      	mov	r3, r0
 8002a88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a90:	f040 80b7 	bne.w	8002c02 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002aa2:	f023 0301 	bic.w	r3, r3, #1
 8002aa6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2110      	movs	r1, #16
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f004 fa94 	bl	8006fdc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ab8:	e046      	b.n	8002b48 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002abc:	015a      	lsls	r2, r3, #5
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	4413      	add	r3, r2
 8002ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002acc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad0:	015a      	lsls	r2, r3, #5
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ade:	0151      	lsls	r1, r2, #5
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	440a      	add	r2, r1
 8002ae4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002ae8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002aec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002af0:	015a      	lsls	r2, r3, #5
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	4413      	add	r3, r2
 8002af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002afa:	461a      	mov	r2, r3
 8002afc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002b00:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b04:	015a      	lsls	r2, r3, #5
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	4413      	add	r3, r2
 8002b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b12:	0151      	lsls	r1, r2, #5
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	440a      	add	r2, r1
 8002b18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b20:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	4413      	add	r3, r2
 8002b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b32:	0151      	lsls	r1, r2, #5
 8002b34:	69fa      	ldr	r2, [r7, #28]
 8002b36:	440a      	add	r2, r1
 8002b38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b3c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002b40:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b44:	3301      	adds	r3, #1
 8002b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	791b      	ldrb	r3, [r3, #4]
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d3b2      	bcc.n	8002aba <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	69fa      	ldr	r2, [r7, #28]
 8002b5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b62:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002b66:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	7bdb      	ldrb	r3, [r3, #15]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d016      	beq.n	8002b9e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b7a:	69fa      	ldr	r2, [r7, #28]
 8002b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b80:	f043 030b 	orr.w	r3, r3, #11
 8002b84:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b90:	69fa      	ldr	r2, [r7, #28]
 8002b92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b96:	f043 030b 	orr.w	r3, r3, #11
 8002b9a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b9c:	e015      	b.n	8002bca <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ba4:	695a      	ldr	r2, [r3, #20]
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bac:	4619      	mov	r1, r3
 8002bae:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	69fa      	ldr	r2, [r7, #28]
 8002bc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bc4:	f043 030b 	orr.w	r3, r3, #11
 8002bc8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	69fa      	ldr	r2, [r7, #28]
 8002bd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bd8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002bdc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6818      	ldr	r0, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002bec:	461a      	mov	r2, r3
 8002bee:	f005 f9dd 	bl	8007fac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	695a      	ldr	r2, [r3, #20]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002c00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4618      	mov	r0, r3
 8002c08:	f005 f90a 	bl	8007e20 <USB_ReadInterrupts>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c16:	d123      	bne.n	8002c60 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f005 f9a1 	bl	8007f64 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f004 fa51 	bl	80070ce <USB_GetDevSpeed>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	461a      	mov	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681c      	ldr	r4, [r3, #0]
 8002c38:	f001 fab2 	bl	80041a0 <HAL_RCC_GetHCLKFreq>
 8002c3c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c42:	461a      	mov	r2, r3
 8002c44:	4620      	mov	r0, r4
 8002c46:	f003 ff49 	bl	8006adc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f008 fa73 	bl	800b136 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	695a      	ldr	r2, [r3, #20]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002c5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f005 f8db 	bl	8007e20 <USB_ReadInterrupts>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	2b08      	cmp	r3, #8
 8002c72:	d10a      	bne.n	8002c8a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f008 fa50 	bl	800b11a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695a      	ldr	r2, [r3, #20]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f002 0208 	and.w	r2, r2, #8
 8002c88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f005 f8c6 	bl	8007e20 <USB_ReadInterrupts>
 8002c94:	4603      	mov	r3, r0
 8002c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c9a:	2b80      	cmp	r3, #128	@ 0x80
 8002c9c:	d123      	bne.n	8002ce6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002c9e:	6a3b      	ldr	r3, [r7, #32]
 8002ca0:	699b      	ldr	r3, [r3, #24]
 8002ca2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ca6:	6a3b      	ldr	r3, [r7, #32]
 8002ca8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002caa:	2301      	movs	r3, #1
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cae:	e014      	b.n	8002cda <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	4413      	add	r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d105      	bne.n	8002cd4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	4619      	mov	r1, r3
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 fb0a 	bl	80032e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	791b      	ldrb	r3, [r3, #4]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d3e4      	bcc.n	8002cb0 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f005 f898 	bl	8007e20 <USB_ReadInterrupts>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002cf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cfa:	d13c      	bne.n	8002d76 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d00:	e02b      	b.n	8002d5a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	015a      	lsls	r2, r3, #5
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	4413      	add	r3, r2
 8002d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d12:	6879      	ldr	r1, [r7, #4]
 8002d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d16:	4613      	mov	r3, r2
 8002d18:	00db      	lsls	r3, r3, #3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	440b      	add	r3, r1
 8002d20:	3318      	adds	r3, #24
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d115      	bne.n	8002d54 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d28:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	da12      	bge.n	8002d54 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d32:	4613      	mov	r3, r2
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	4413      	add	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	3317      	adds	r3, #23
 8002d3e:	2201      	movs	r2, #1
 8002d40:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 faca 	bl	80032e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d56:	3301      	adds	r3, #1
 8002d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	791b      	ldrb	r3, [r3, #4]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d3cd      	bcc.n	8002d02 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	695a      	ldr	r2, [r3, #20]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002d74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f005 f850 	bl	8007e20 <USB_ReadInterrupts>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d8a:	d156      	bne.n	8002e3a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d90:	e045      	b.n	8002e1e <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d94:	015a      	lsls	r2, r3, #5
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da6:	4613      	mov	r3, r2
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	4413      	add	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	440b      	add	r3, r1
 8002db0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d12e      	bne.n	8002e18 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002dba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	da2b      	bge.n	8002e18 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	0c1a      	lsrs	r2, r3, #16
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002dca:	4053      	eors	r3, r2
 8002dcc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d121      	bne.n	8002e18 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002dd4:	6879      	ldr	r1, [r7, #4]
 8002dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dd8:	4613      	mov	r3, r2
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4413      	add	r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002de6:	2201      	movs	r2, #1
 8002de8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002dea:	6a3b      	ldr	r3, [r7, #32]
 8002dec:	699b      	ldr	r3, [r3, #24]
 8002dee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10a      	bne.n	8002e18 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	69fa      	ldr	r2, [r7, #28]
 8002e0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e10:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e14:	6053      	str	r3, [r2, #4]
            break;
 8002e16:	e008      	b.n	8002e2a <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	791b      	ldrb	r3, [r3, #4]
 8002e22:	461a      	mov	r2, r3
 8002e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d3b3      	bcc.n	8002d92 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695a      	ldr	r2, [r3, #20]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002e38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f004 ffee 	bl	8007e20 <USB_ReadInterrupts>
 8002e44:	4603      	mov	r3, r0
 8002e46:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e4e:	d10a      	bne.n	8002e66 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f008 f9f1 	bl	800b238 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	695a      	ldr	r2, [r3, #20]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f004 ffd8 	bl	8007e20 <USB_ReadInterrupts>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	2b04      	cmp	r3, #4
 8002e78:	d115      	bne.n	8002ea6 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f008 f9e1 	bl	800b254 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	6859      	ldr	r1, [r3, #4]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	e000      	b.n	8002ea6 <HAL_PCD_IRQHandler+0x996>
      return;
 8002ea4:	bf00      	nop
    }
  }
}
 8002ea6:	3734      	adds	r7, #52	@ 0x34
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd90      	pop	{r4, r7, pc}

08002eac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d101      	bne.n	8002ec6 <HAL_PCD_SetAddress+0x1a>
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	e012      	b.n	8002eec <HAL_PCD_SetAddress+0x40>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	78fa      	ldrb	r2, [r7, #3]
 8002ed2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	78fa      	ldrb	r2, [r7, #3]
 8002eda:	4611      	mov	r1, r2
 8002edc:	4618      	mov	r0, r3
 8002ede:	f004 ff37 	bl	8007d50 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	4608      	mov	r0, r1
 8002efe:	4611      	mov	r1, r2
 8002f00:	461a      	mov	r2, r3
 8002f02:	4603      	mov	r3, r0
 8002f04:	70fb      	strb	r3, [r7, #3]
 8002f06:	460b      	mov	r3, r1
 8002f08:	803b      	strh	r3, [r7, #0]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	da0f      	bge.n	8002f3a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f1a:	78fb      	ldrb	r3, [r7, #3]
 8002f1c:	f003 020f 	and.w	r2, r3, #15
 8002f20:	4613      	mov	r3, r2
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	4413      	add	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	3310      	adds	r3, #16
 8002f2a:	687a      	ldr	r2, [r7, #4]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	3304      	adds	r3, #4
 8002f30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2201      	movs	r2, #1
 8002f36:	705a      	strb	r2, [r3, #1]
 8002f38:	e00f      	b.n	8002f5a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f3a:	78fb      	ldrb	r3, [r7, #3]
 8002f3c:	f003 020f 	and.w	r2, r3, #15
 8002f40:	4613      	mov	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	4413      	add	r3, r2
 8002f50:	3304      	adds	r3, #4
 8002f52:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2200      	movs	r2, #0
 8002f58:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f5a:	78fb      	ldrb	r3, [r7, #3]
 8002f5c:	f003 030f 	and.w	r3, r3, #15
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002f66:	883b      	ldrh	r3, [r7, #0]
 8002f68:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	78ba      	ldrb	r2, [r7, #2]
 8002f74:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	785b      	ldrb	r3, [r3, #1]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d004      	beq.n	8002f88 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f88:	78bb      	ldrb	r3, [r7, #2]
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d102      	bne.n	8002f94 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2200      	movs	r2, #0
 8002f92:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_PCD_EP_Open+0xae>
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	e00e      	b.n	8002fc0 <HAL_PCD_EP_Open+0xcc>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68f9      	ldr	r1, [r7, #12]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f004 f8b1 	bl	8007118 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002fbe:	7afb      	ldrb	r3, [r7, #11]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	da0f      	bge.n	8002ffc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fdc:	78fb      	ldrb	r3, [r7, #3]
 8002fde:	f003 020f 	and.w	r2, r3, #15
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	4413      	add	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	3310      	adds	r3, #16
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	4413      	add	r3, r2
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	705a      	strb	r2, [r3, #1]
 8002ffa:	e00f      	b.n	800301c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	f003 020f 	and.w	r2, r3, #15
 8003002:	4613      	mov	r3, r2
 8003004:	00db      	lsls	r3, r3, #3
 8003006:	4413      	add	r3, r2
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	3304      	adds	r3, #4
 8003014:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2200      	movs	r2, #0
 800301a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800301c:	78fb      	ldrb	r3, [r7, #3]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	b2da      	uxtb	r2, r3
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800302e:	2b01      	cmp	r3, #1
 8003030:	d101      	bne.n	8003036 <HAL_PCD_EP_Close+0x6e>
 8003032:	2302      	movs	r3, #2
 8003034:	e00e      	b.n	8003054 <HAL_PCD_EP_Close+0x8c>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68f9      	ldr	r1, [r7, #12]
 8003044:	4618      	mov	r0, r3
 8003046:	f004 f8ef 	bl	8007228 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	4618      	mov	r0, r3
 8003056:	3710      	adds	r7, #16
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	607a      	str	r2, [r7, #4]
 8003066:	603b      	str	r3, [r7, #0]
 8003068:	460b      	mov	r3, r1
 800306a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800306c:	7afb      	ldrb	r3, [r7, #11]
 800306e:	f003 020f 	and.w	r2, r3, #15
 8003072:	4613      	mov	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	4413      	add	r3, r2
 8003082:	3304      	adds	r3, #4
 8003084:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	2200      	movs	r2, #0
 8003096:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2200      	movs	r2, #0
 800309c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800309e:	7afb      	ldrb	r3, [r7, #11]
 80030a0:	f003 030f 	and.w	r3, r3, #15
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	799b      	ldrb	r3, [r3, #6]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d102      	bne.n	80030b8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6818      	ldr	r0, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	799b      	ldrb	r3, [r3, #6]
 80030c0:	461a      	mov	r2, r3
 80030c2:	6979      	ldr	r1, [r7, #20]
 80030c4:	f004 f98c 	bl	80073e0 <USB_EPStartXfer>

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3718      	adds	r7, #24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80030d2:	b480      	push	{r7}
 80030d4:	b083      	sub	sp, #12
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
 80030da:	460b      	mov	r3, r1
 80030dc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030de:	78fb      	ldrb	r3, [r7, #3]
 80030e0:	f003 020f 	and.w	r2, r3, #15
 80030e4:	6879      	ldr	r1, [r7, #4]
 80030e6:	4613      	mov	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	4413      	add	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80030f4:	681b      	ldr	r3, [r3, #0]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	370c      	adds	r7, #12
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr

08003102 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b086      	sub	sp, #24
 8003106:	af00      	add	r7, sp, #0
 8003108:	60f8      	str	r0, [r7, #12]
 800310a:	607a      	str	r2, [r7, #4]
 800310c:	603b      	str	r3, [r7, #0]
 800310e:	460b      	mov	r3, r1
 8003110:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003112:	7afb      	ldrb	r3, [r7, #11]
 8003114:	f003 020f 	and.w	r2, r3, #15
 8003118:	4613      	mov	r3, r2
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	3310      	adds	r3, #16
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	4413      	add	r3, r2
 8003126:	3304      	adds	r3, #4
 8003128:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2200      	movs	r2, #0
 800313a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	2201      	movs	r2, #1
 8003140:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003142:	7afb      	ldrb	r3, [r7, #11]
 8003144:	f003 030f 	and.w	r3, r3, #15
 8003148:	b2da      	uxtb	r2, r3
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	799b      	ldrb	r3, [r3, #6]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d102      	bne.n	800315c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6818      	ldr	r0, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	799b      	ldrb	r3, [r3, #6]
 8003164:	461a      	mov	r2, r3
 8003166:	6979      	ldr	r1, [r7, #20]
 8003168:	f004 f93a 	bl	80073e0 <USB_EPStartXfer>

  return HAL_OK;
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b084      	sub	sp, #16
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003182:	78fb      	ldrb	r3, [r7, #3]
 8003184:	f003 030f 	and.w	r3, r3, #15
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	7912      	ldrb	r2, [r2, #4]
 800318c:	4293      	cmp	r3, r2
 800318e:	d901      	bls.n	8003194 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e04f      	b.n	8003234 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003194:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003198:	2b00      	cmp	r3, #0
 800319a:	da0f      	bge.n	80031bc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800319c:	78fb      	ldrb	r3, [r7, #3]
 800319e:	f003 020f 	and.w	r2, r3, #15
 80031a2:	4613      	mov	r3, r2
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	4413      	add	r3, r2
 80031a8:	009b      	lsls	r3, r3, #2
 80031aa:	3310      	adds	r3, #16
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	4413      	add	r3, r2
 80031b0:	3304      	adds	r3, #4
 80031b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	705a      	strb	r2, [r3, #1]
 80031ba:	e00d      	b.n	80031d8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	4613      	mov	r3, r2
 80031c0:	00db      	lsls	r3, r3, #3
 80031c2:	4413      	add	r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	4413      	add	r3, r2
 80031ce:	3304      	adds	r3, #4
 80031d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2201      	movs	r2, #1
 80031dc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031de:	78fb      	ldrb	r3, [r7, #3]
 80031e0:	f003 030f 	and.w	r3, r3, #15
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_PCD_EP_SetStall+0x82>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e01d      	b.n	8003234 <HAL_PCD_EP_SetStall+0xbe>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68f9      	ldr	r1, [r7, #12]
 8003206:	4618      	mov	r0, r3
 8003208:	f004 fcce 	bl	8007ba8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800320c:	78fb      	ldrb	r3, [r7, #3]
 800320e:	f003 030f 	and.w	r3, r3, #15
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6818      	ldr	r0, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	7999      	ldrb	r1, [r3, #6]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003224:	461a      	mov	r2, r3
 8003226:	f004 fec1 	bl	8007fac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	460b      	mov	r3, r1
 8003246:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003248:	78fb      	ldrb	r3, [r7, #3]
 800324a:	f003 030f 	and.w	r3, r3, #15
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	7912      	ldrb	r2, [r2, #4]
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e042      	b.n	80032e0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800325a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800325e:	2b00      	cmp	r3, #0
 8003260:	da0f      	bge.n	8003282 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	f003 020f 	and.w	r2, r3, #15
 8003268:	4613      	mov	r3, r2
 800326a:	00db      	lsls	r3, r3, #3
 800326c:	4413      	add	r3, r2
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	3310      	adds	r3, #16
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	4413      	add	r3, r2
 8003276:	3304      	adds	r3, #4
 8003278:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2201      	movs	r2, #1
 800327e:	705a      	strb	r2, [r3, #1]
 8003280:	e00f      	b.n	80032a2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003282:	78fb      	ldrb	r3, [r7, #3]
 8003284:	f003 020f 	and.w	r2, r3, #15
 8003288:	4613      	mov	r3, r2
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	4413      	add	r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	4413      	add	r3, r2
 8003298:	3304      	adds	r3, #4
 800329a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2200      	movs	r2, #0
 80032a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032a8:	78fb      	ldrb	r3, [r7, #3]
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d101      	bne.n	80032c2 <HAL_PCD_EP_ClrStall+0x86>
 80032be:	2302      	movs	r3, #2
 80032c0:	e00e      	b.n	80032e0 <HAL_PCD_EP_ClrStall+0xa4>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68f9      	ldr	r1, [r7, #12]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f004 fcd7 	bl	8007c84 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b084      	sub	sp, #16
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	460b      	mov	r3, r1
 80032f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80032f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	da0c      	bge.n	8003316 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	f003 020f 	and.w	r2, r3, #15
 8003302:	4613      	mov	r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	3310      	adds	r3, #16
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4413      	add	r3, r2
 8003310:	3304      	adds	r3, #4
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	e00c      	b.n	8003330 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003316:	78fb      	ldrb	r3, [r7, #3]
 8003318:	f003 020f 	and.w	r2, r3, #15
 800331c:	4613      	mov	r3, r2
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	4413      	add	r3, r2
 8003322:	009b      	lsls	r3, r3, #2
 8003324:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	4413      	add	r3, r2
 800332c:	3304      	adds	r3, #4
 800332e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68f9      	ldr	r1, [r7, #12]
 8003336:	4618      	mov	r0, r3
 8003338:	f004 faf6 	bl	8007928 <USB_EPStopXfer>
 800333c:	4603      	mov	r3, r0
 800333e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003340:	7afb      	ldrb	r3, [r7, #11]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3710      	adds	r7, #16
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}

0800334a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800334a:	b580      	push	{r7, lr}
 800334c:	b08a      	sub	sp, #40	@ 0x28
 800334e:	af02      	add	r7, sp, #8
 8003350:	6078      	str	r0, [r7, #4]
 8003352:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	4613      	mov	r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	4413      	add	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	3310      	adds	r3, #16
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	4413      	add	r3, r2
 800336e:	3304      	adds	r3, #4
 8003370:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	695a      	ldr	r2, [r3, #20]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	429a      	cmp	r2, r3
 800337c:	d901      	bls.n	8003382 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e06b      	b.n	800345a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	691a      	ldr	r2, [r3, #16]
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	69fa      	ldr	r2, [r7, #28]
 8003394:	429a      	cmp	r2, r3
 8003396:	d902      	bls.n	800339e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	3303      	adds	r3, #3
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033a6:	e02a      	b.n	80033fe <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	69fa      	ldr	r2, [r7, #28]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d902      	bls.n	80033c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	3303      	adds	r3, #3
 80033c8:	089b      	lsrs	r3, r3, #2
 80033ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	68d9      	ldr	r1, [r3, #12]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	4603      	mov	r3, r0
 80033e0:	6978      	ldr	r0, [r7, #20]
 80033e2:	f004 fb4b 	bl	8007a7c <USB_WritePacket>

    ep->xfer_buff  += len;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	68da      	ldr	r2, [r3, #12]
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	441a      	add	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	695a      	ldr	r2, [r3, #20]
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	441a      	add	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	015a      	lsls	r2, r3, #5
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	4413      	add	r3, r2
 8003406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	429a      	cmp	r2, r3
 8003412:	d809      	bhi.n	8003428 <PCD_WriteEmptyTxFifo+0xde>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	695a      	ldr	r2, [r3, #20]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800341c:	429a      	cmp	r2, r3
 800341e:	d203      	bcs.n	8003428 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1bf      	bne.n	80033a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	691a      	ldr	r2, [r3, #16]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	429a      	cmp	r2, r3
 8003432:	d811      	bhi.n	8003458 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	f003 030f 	and.w	r3, r3, #15
 800343a:	2201      	movs	r2, #1
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	43db      	mvns	r3, r3
 800344e:	6939      	ldr	r1, [r7, #16]
 8003450:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003454:	4013      	ands	r3, r2
 8003456:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3720      	adds	r7, #32
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	333c      	adds	r3, #60	@ 0x3c
 800347c:	3304      	adds	r3, #4
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	015a      	lsls	r2, r3, #5
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	4413      	add	r3, r2
 800348a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	799b      	ldrb	r3, [r3, #6]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d17b      	bne.n	8003592 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	f003 0308 	and.w	r3, r3, #8
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d015      	beq.n	80034d0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	4a61      	ldr	r2, [pc, #388]	@ (800362c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	f240 80b9 	bls.w	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 80b3 	beq.w	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	015a      	lsls	r2, r3, #5
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	4413      	add	r3, r2
 80034c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034c6:	461a      	mov	r2, r3
 80034c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80034cc:	6093      	str	r3, [r2, #8]
 80034ce:	e0a7      	b.n	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	f003 0320 	and.w	r3, r3, #32
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d009      	beq.n	80034ee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	015a      	lsls	r2, r3, #5
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	4413      	add	r3, r2
 80034e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80034e6:	461a      	mov	r2, r3
 80034e8:	2320      	movs	r3, #32
 80034ea:	6093      	str	r3, [r2, #8]
 80034ec:	e098      	b.n	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f040 8093 	bne.w	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	4a4b      	ldr	r2, [pc, #300]	@ (800362c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d90f      	bls.n	8003522 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	015a      	lsls	r2, r3, #5
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	4413      	add	r3, r2
 8003514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003518:	461a      	mov	r2, r3
 800351a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800351e:	6093      	str	r3, [r2, #8]
 8003520:	e07e      	b.n	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003522:	683a      	ldr	r2, [r7, #0]
 8003524:	4613      	mov	r3, r2
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	4413      	add	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	4413      	add	r3, r2
 8003534:	3304      	adds	r3, #4
 8003536:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a1a      	ldr	r2, [r3, #32]
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	0159      	lsls	r1, r3, #5
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	440b      	add	r3, r1
 8003544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800354e:	1ad2      	subs	r2, r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d114      	bne.n	8003584 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d109      	bne.n	8003576 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800356c:	461a      	mov	r2, r3
 800356e:	2101      	movs	r1, #1
 8003570:	f004 fd1c 	bl	8007fac <USB_EP0_OutStart>
 8003574:	e006      	b.n	8003584 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	68da      	ldr	r2, [r3, #12]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	441a      	add	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	4619      	mov	r1, r3
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f007 fd90 	bl	800b0b0 <HAL_PCD_DataOutStageCallback>
 8003590:	e046      	b.n	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	4a26      	ldr	r2, [pc, #152]	@ (8003630 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d124      	bne.n	80035e4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	015a      	lsls	r2, r3, #5
 80035a8:	69bb      	ldr	r3, [r7, #24]
 80035aa:	4413      	add	r3, r2
 80035ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035b0:	461a      	mov	r2, r3
 80035b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80035b6:	6093      	str	r3, [r2, #8]
 80035b8:	e032      	b.n	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	f003 0320 	and.w	r3, r3, #32
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d008      	beq.n	80035d6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	015a      	lsls	r2, r3, #5
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	4413      	add	r3, r2
 80035cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035d0:	461a      	mov	r2, r3
 80035d2:	2320      	movs	r3, #32
 80035d4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	4619      	mov	r1, r3
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f007 fd67 	bl	800b0b0 <HAL_PCD_DataOutStageCallback>
 80035e2:	e01d      	b.n	8003620 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d114      	bne.n	8003614 <PCD_EP_OutXfrComplete_int+0x1b0>
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	683a      	ldr	r2, [r7, #0]
 80035ee:	4613      	mov	r3, r2
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	4413      	add	r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	440b      	add	r3, r1
 80035f8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d108      	bne.n	8003614 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6818      	ldr	r0, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800360c:	461a      	mov	r2, r3
 800360e:	2100      	movs	r1, #0
 8003610:	f004 fccc 	bl	8007fac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	4619      	mov	r1, r3
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f007 fd48 	bl	800b0b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3720      	adds	r7, #32
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	4f54300a 	.word	0x4f54300a
 8003630:	4f54310a 	.word	0x4f54310a

08003634 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	333c      	adds	r3, #60	@ 0x3c
 800364c:	3304      	adds	r3, #4
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	015a      	lsls	r2, r3, #5
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4413      	add	r3, r2
 800365a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	4a15      	ldr	r2, [pc, #84]	@ (80036bc <PCD_EP_OutSetupPacket_int+0x88>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d90e      	bls.n	8003688 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003670:	2b00      	cmp	r3, #0
 8003672:	d009      	beq.n	8003688 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	015a      	lsls	r2, r3, #5
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4413      	add	r3, r2
 800367c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003680:	461a      	mov	r2, r3
 8003682:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003686:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f007 fcff 	bl	800b08c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4a0a      	ldr	r2, [pc, #40]	@ (80036bc <PCD_EP_OutSetupPacket_int+0x88>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d90c      	bls.n	80036b0 <PCD_EP_OutSetupPacket_int+0x7c>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	799b      	ldrb	r3, [r3, #6]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d108      	bne.n	80036b0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6818      	ldr	r0, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80036a8:	461a      	mov	r2, r3
 80036aa:	2101      	movs	r1, #1
 80036ac:	f004 fc7e 	bl	8007fac <USB_EP0_OutStart>
  }

  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3718      	adds	r7, #24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	4f54300a 	.word	0x4f54300a

080036c0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	70fb      	strb	r3, [r7, #3]
 80036cc:	4613      	mov	r3, r2
 80036ce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80036d8:	78fb      	ldrb	r3, [r7, #3]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d107      	bne.n	80036ee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80036de:	883b      	ldrh	r3, [r7, #0]
 80036e0:	0419      	lsls	r1, r3, #16
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	430a      	orrs	r2, r1
 80036ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80036ec:	e028      	b.n	8003740 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f4:	0c1b      	lsrs	r3, r3, #16
 80036f6:	68ba      	ldr	r2, [r7, #8]
 80036f8:	4413      	add	r3, r2
 80036fa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80036fc:	2300      	movs	r3, #0
 80036fe:	73fb      	strb	r3, [r7, #15]
 8003700:	e00d      	b.n	800371e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	7bfb      	ldrb	r3, [r7, #15]
 8003708:	3340      	adds	r3, #64	@ 0x40
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	0c1b      	lsrs	r3, r3, #16
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	4413      	add	r3, r2
 8003716:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	3301      	adds	r3, #1
 800371c:	73fb      	strb	r3, [r7, #15]
 800371e:	7bfa      	ldrb	r2, [r7, #15]
 8003720:	78fb      	ldrb	r3, [r7, #3]
 8003722:	3b01      	subs	r3, #1
 8003724:	429a      	cmp	r2, r3
 8003726:	d3ec      	bcc.n	8003702 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003728:	883b      	ldrh	r3, [r7, #0]
 800372a:	0418      	lsls	r0, r3, #16
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6819      	ldr	r1, [r3, #0]
 8003730:	78fb      	ldrb	r3, [r7, #3]
 8003732:	3b01      	subs	r3, #1
 8003734:	68ba      	ldr	r2, [r7, #8]
 8003736:	4302      	orrs	r2, r0
 8003738:	3340      	adds	r3, #64	@ 0x40
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	440b      	add	r3, r1
 800373e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	3714      	adds	r7, #20
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr

0800374e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
 8003756:	460b      	mov	r3, r1
 8003758:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	887a      	ldrh	r2, [r7, #2]
 8003760:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800379e:	4b05      	ldr	r3, [pc, #20]	@ (80037b4 <HAL_PCDEx_ActivateLPM+0x44>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr
 80037b4:	10000003 	.word	0x10000003

080037b8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037bc:	4b05      	ldr	r3, [pc, #20]	@ (80037d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a04      	ldr	r2, [pc, #16]	@ (80037d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037c6:	6013      	str	r3, [r2, #0]
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40007000 	.word	0x40007000

080037d8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80037de:	2300      	movs	r3, #0
 80037e0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80037e2:	4b23      	ldr	r3, [pc, #140]	@ (8003870 <HAL_PWREx_EnableOverDrive+0x98>)
 80037e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e6:	4a22      	ldr	r2, [pc, #136]	@ (8003870 <HAL_PWREx_EnableOverDrive+0x98>)
 80037e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80037ee:	4b20      	ldr	r3, [pc, #128]	@ (8003870 <HAL_PWREx_EnableOverDrive+0x98>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037f6:	603b      	str	r3, [r7, #0]
 80037f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80037fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003874 <HAL_PWREx_EnableOverDrive+0x9c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003874 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003804:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003806:	f7fd feab 	bl	8001560 <HAL_GetTick>
 800380a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800380c:	e009      	b.n	8003822 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800380e:	f7fd fea7 	bl	8001560 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800381c:	d901      	bls.n	8003822 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e022      	b.n	8003868 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003822:	4b14      	ldr	r3, [pc, #80]	@ (8003874 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800382a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800382e:	d1ee      	bne.n	800380e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003830:	4b10      	ldr	r3, [pc, #64]	@ (8003874 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a0f      	ldr	r2, [pc, #60]	@ (8003874 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003836:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800383a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800383c:	f7fd fe90 	bl	8001560 <HAL_GetTick>
 8003840:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003842:	e009      	b.n	8003858 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003844:	f7fd fe8c 	bl	8001560 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003852:	d901      	bls.n	8003858 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e007      	b.n	8003868 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003858:	4b06      	ldr	r3, [pc, #24]	@ (8003874 <HAL_PWREx_EnableOverDrive+0x9c>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003860:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003864:	d1ee      	bne.n	8003844 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003866:	2300      	movs	r3, #0
}
 8003868:	4618      	mov	r0, r3
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40023800 	.word	0x40023800
 8003874:	40007000 	.word	0x40007000

08003878 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003880:	2300      	movs	r3, #0
 8003882:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e291      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 8087 	beq.w	80039aa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800389c:	4b96      	ldr	r3, [pc, #600]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f003 030c 	and.w	r3, r3, #12
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d00c      	beq.n	80038c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038a8:	4b93      	ldr	r3, [pc, #588]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 030c 	and.w	r3, r3, #12
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d112      	bne.n	80038da <HAL_RCC_OscConfig+0x62>
 80038b4:	4b90      	ldr	r3, [pc, #576]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038c0:	d10b      	bne.n	80038da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c2:	4b8d      	ldr	r3, [pc, #564]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d06c      	beq.n	80039a8 <HAL_RCC_OscConfig+0x130>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d168      	bne.n	80039a8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e26b      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038e2:	d106      	bne.n	80038f2 <HAL_RCC_OscConfig+0x7a>
 80038e4:	4b84      	ldr	r3, [pc, #528]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a83      	ldr	r2, [pc, #524]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80038ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ee:	6013      	str	r3, [r2, #0]
 80038f0:	e02e      	b.n	8003950 <HAL_RCC_OscConfig+0xd8>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10c      	bne.n	8003914 <HAL_RCC_OscConfig+0x9c>
 80038fa:	4b7f      	ldr	r3, [pc, #508]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a7e      	ldr	r2, [pc, #504]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003900:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003904:	6013      	str	r3, [r2, #0]
 8003906:	4b7c      	ldr	r3, [pc, #496]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a7b      	ldr	r2, [pc, #492]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800390c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	e01d      	b.n	8003950 <HAL_RCC_OscConfig+0xd8>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800391c:	d10c      	bne.n	8003938 <HAL_RCC_OscConfig+0xc0>
 800391e:	4b76      	ldr	r3, [pc, #472]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a75      	ldr	r2, [pc, #468]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003924:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003928:	6013      	str	r3, [r2, #0]
 800392a:	4b73      	ldr	r3, [pc, #460]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a72      	ldr	r2, [pc, #456]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	e00b      	b.n	8003950 <HAL_RCC_OscConfig+0xd8>
 8003938:	4b6f      	ldr	r3, [pc, #444]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a6e      	ldr	r2, [pc, #440]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800393e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	4b6c      	ldr	r3, [pc, #432]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a6b      	ldr	r2, [pc, #428]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800394a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800394e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d013      	beq.n	8003980 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7fd fe02 	bl	8001560 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003960:	f7fd fdfe 	bl	8001560 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b64      	cmp	r3, #100	@ 0x64
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e21f      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003972:	4b61      	ldr	r3, [pc, #388]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0f0      	beq.n	8003960 <HAL_RCC_OscConfig+0xe8>
 800397e:	e014      	b.n	80039aa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003980:	f7fd fdee 	bl	8001560 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003988:	f7fd fdea 	bl	8001560 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b64      	cmp	r3, #100	@ 0x64
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e20b      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800399a:	4b57      	ldr	r3, [pc, #348]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1f0      	bne.n	8003988 <HAL_RCC_OscConfig+0x110>
 80039a6:	e000      	b.n	80039aa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0302 	and.w	r3, r3, #2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d069      	beq.n	8003a8a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039b6:	4b50      	ldr	r3, [pc, #320]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 030c 	and.w	r3, r3, #12
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00b      	beq.n	80039da <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039c2:	4b4d      	ldr	r3, [pc, #308]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d11c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x190>
 80039ce:	4b4a      	ldr	r3, [pc, #296]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d116      	bne.n	8003a08 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039da:	4b47      	ldr	r3, [pc, #284]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d005      	beq.n	80039f2 <HAL_RCC_OscConfig+0x17a>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d001      	beq.n	80039f2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e1df      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f2:	4b41      	ldr	r3, [pc, #260]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	493d      	ldr	r1, [pc, #244]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a06:	e040      	b.n	8003a8a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d023      	beq.n	8003a58 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a10:	4b39      	ldr	r3, [pc, #228]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a38      	ldr	r2, [pc, #224]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a16:	f043 0301 	orr.w	r3, r3, #1
 8003a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7fd fda0 	bl	8001560 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a24:	f7fd fd9c 	bl	8001560 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e1bd      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a36:	4b30      	ldr	r3, [pc, #192]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d0f0      	beq.n	8003a24 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a42:	4b2d      	ldr	r3, [pc, #180]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	4929      	ldr	r1, [pc, #164]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	600b      	str	r3, [r1, #0]
 8003a56:	e018      	b.n	8003a8a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a58:	4b27      	ldr	r3, [pc, #156]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a26      	ldr	r2, [pc, #152]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a5e:	f023 0301 	bic.w	r3, r3, #1
 8003a62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fd fd7c 	bl	8001560 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a6c:	f7fd fd78 	bl	8001560 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e199      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0308 	and.w	r3, r3, #8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d038      	beq.n	8003b08 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d019      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a9e:	4b16      	ldr	r3, [pc, #88]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003aa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa2:	4a15      	ldr	r2, [pc, #84]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003aa4:	f043 0301 	orr.w	r3, r3, #1
 8003aa8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aaa:	f7fd fd59 	bl	8001560 <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab0:	e008      	b.n	8003ac4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ab2:	f7fd fd55 	bl	8001560 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e176      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0f0      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x23a>
 8003ad0:	e01a      	b.n	8003b08 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ad2:	4b09      	ldr	r3, [pc, #36]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad6:	4a08      	ldr	r2, [pc, #32]	@ (8003af8 <HAL_RCC_OscConfig+0x280>)
 8003ad8:	f023 0301 	bic.w	r3, r3, #1
 8003adc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ade:	f7fd fd3f 	bl	8001560 <HAL_GetTick>
 8003ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae4:	e00a      	b.n	8003afc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae6:	f7fd fd3b 	bl	8001560 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d903      	bls.n	8003afc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e15c      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
 8003af8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003afc:	4b91      	ldr	r3, [pc, #580]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003afe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1ee      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0304 	and.w	r3, r3, #4
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f000 80a4 	beq.w	8003c5e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b16:	4b8b      	ldr	r3, [pc, #556]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d10d      	bne.n	8003b3e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b22:	4b88      	ldr	r3, [pc, #544]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	4a87      	ldr	r2, [pc, #540]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b2e:	4b85      	ldr	r3, [pc, #532]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b36:	60bb      	str	r3, [r7, #8]
 8003b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b3e:	4b82      	ldr	r3, [pc, #520]	@ (8003d48 <HAL_RCC_OscConfig+0x4d0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d118      	bne.n	8003b7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d48 <HAL_RCC_OscConfig+0x4d0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a7e      	ldr	r2, [pc, #504]	@ (8003d48 <HAL_RCC_OscConfig+0x4d0>)
 8003b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b56:	f7fd fd03 	bl	8001560 <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b5c:	e008      	b.n	8003b70 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b5e:	f7fd fcff 	bl	8001560 <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b64      	cmp	r3, #100	@ 0x64
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e120      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b70:	4b75      	ldr	r3, [pc, #468]	@ (8003d48 <HAL_RCC_OscConfig+0x4d0>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0f0      	beq.n	8003b5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d106      	bne.n	8003b92 <HAL_RCC_OscConfig+0x31a>
 8003b84:	4b6f      	ldr	r3, [pc, #444]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b88:	4a6e      	ldr	r2, [pc, #440]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b8a:	f043 0301 	orr.w	r3, r3, #1
 8003b8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b90:	e02d      	b.n	8003bee <HAL_RCC_OscConfig+0x376>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10c      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x33c>
 8003b9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9e:	4a69      	ldr	r2, [pc, #420]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003ba0:	f023 0301 	bic.w	r3, r3, #1
 8003ba4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba6:	4b67      	ldr	r3, [pc, #412]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003baa:	4a66      	ldr	r2, [pc, #408]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bac:	f023 0304 	bic.w	r3, r3, #4
 8003bb0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb2:	e01c      	b.n	8003bee <HAL_RCC_OscConfig+0x376>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	2b05      	cmp	r3, #5
 8003bba:	d10c      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x35e>
 8003bbc:	4b61      	ldr	r3, [pc, #388]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc0:	4a60      	ldr	r2, [pc, #384]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bc2:	f043 0304 	orr.w	r3, r3, #4
 8003bc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc8:	4b5e      	ldr	r3, [pc, #376]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bcc:	4a5d      	ldr	r2, [pc, #372]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd4:	e00b      	b.n	8003bee <HAL_RCC_OscConfig+0x376>
 8003bd6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bda:	4a5a      	ldr	r2, [pc, #360]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003bdc:	f023 0301 	bic.w	r3, r3, #1
 8003be0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be2:	4b58      	ldr	r3, [pc, #352]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be6:	4a57      	ldr	r2, [pc, #348]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003be8:	f023 0304 	bic.w	r3, r3, #4
 8003bec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d015      	beq.n	8003c22 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf6:	f7fd fcb3 	bl	8001560 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bfc:	e00a      	b.n	8003c14 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfe:	f7fd fcaf 	bl	8001560 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e0ce      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c14:	4b4b      	ldr	r3, [pc, #300]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0ee      	beq.n	8003bfe <HAL_RCC_OscConfig+0x386>
 8003c20:	e014      	b.n	8003c4c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c22:	f7fd fc9d 	bl	8001560 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c28:	e00a      	b.n	8003c40 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2a:	f7fd fc99 	bl	8001560 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e0b8      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c40:	4b40      	ldr	r3, [pc, #256]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d1ee      	bne.n	8003c2a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c4c:	7dfb      	ldrb	r3, [r7, #23]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d105      	bne.n	8003c5e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c52:	4b3c      	ldr	r3, [pc, #240]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c56:	4a3b      	ldr	r2, [pc, #236]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c5c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 80a4 	beq.w	8003db0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c68:	4b36      	ldr	r3, [pc, #216]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 030c 	and.w	r3, r3, #12
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d06b      	beq.n	8003d4c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d149      	bne.n	8003d10 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7c:	4b31      	ldr	r3, [pc, #196]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a30      	ldr	r2, [pc, #192]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003c82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c88:	f7fd fc6a 	bl	8001560 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c90:	f7fd fc66 	bl	8001560 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e087      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca2:	4b28      	ldr	r3, [pc, #160]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1f0      	bne.n	8003c90 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69da      	ldr	r2, [r3, #28]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbc:	019b      	lsls	r3, r3, #6
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc4:	085b      	lsrs	r3, r3, #1
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	041b      	lsls	r3, r3, #16
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd0:	061b      	lsls	r3, r3, #24
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	4a1b      	ldr	r2, [pc, #108]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003cd6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003cda:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cdc:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a18      	ldr	r2, [pc, #96]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003ce2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce8:	f7fd fc3a 	bl	8001560 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf0:	f7fd fc36 	bl	8001560 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e057      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d02:	4b10      	ldr	r3, [pc, #64]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x478>
 8003d0e:	e04f      	b.n	8003db0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d10:	4b0c      	ldr	r3, [pc, #48]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a0b      	ldr	r2, [pc, #44]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003d16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1c:	f7fd fc20 	bl	8001560 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d24:	f7fd fc1c 	bl	8001560 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e03d      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d36:	4b03      	ldr	r3, [pc, #12]	@ (8003d44 <HAL_RCC_OscConfig+0x4cc>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1f0      	bne.n	8003d24 <HAL_RCC_OscConfig+0x4ac>
 8003d42:	e035      	b.n	8003db0 <HAL_RCC_OscConfig+0x538>
 8003d44:	40023800 	.word	0x40023800
 8003d48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003d4c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dbc <HAL_RCC_OscConfig+0x544>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d028      	beq.n	8003dac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d121      	bne.n	8003dac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d11a      	bne.n	8003dac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d82:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d111      	bne.n	8003dac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d92:	085b      	lsrs	r3, r3, #1
 8003d94:	3b01      	subs	r3, #1
 8003d96:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d001      	beq.n	8003db0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e000      	b.n	8003db2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023800 	.word	0x40023800

08003dc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0d0      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd8:	4b6a      	ldr	r3, [pc, #424]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 030f 	and.w	r3, r3, #15
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d910      	bls.n	8003e08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de6:	4b67      	ldr	r3, [pc, #412]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f023 020f 	bic.w	r2, r3, #15
 8003dee:	4965      	ldr	r1, [pc, #404]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003df6:	4b63      	ldr	r3, [pc, #396]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d001      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0b8      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d020      	beq.n	8003e56 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e20:	4b59      	ldr	r3, [pc, #356]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	4a58      	ldr	r2, [pc, #352]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e26:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e38:	4b53      	ldr	r3, [pc, #332]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	4a52      	ldr	r2, [pc, #328]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e44:	4b50      	ldr	r3, [pc, #320]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	494d      	ldr	r1, [pc, #308]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d040      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6a:	4b47      	ldr	r3, [pc, #284]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d115      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e07f      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e82:	4b41      	ldr	r3, [pc, #260]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d109      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e073      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e92:	4b3d      	ldr	r3, [pc, #244]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e06b      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ea2:	4b39      	ldr	r3, [pc, #228]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f023 0203 	bic.w	r2, r3, #3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4936      	ldr	r1, [pc, #216]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003eb4:	f7fd fb54 	bl	8001560 <HAL_GetTick>
 8003eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ebc:	f7fd fb50 	bl	8001560 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e053      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f003 020c 	and.w	r2, r3, #12
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d1eb      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ee4:	4b27      	ldr	r3, [pc, #156]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 030f 	and.w	r3, r3, #15
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d210      	bcs.n	8003f14 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef2:	4b24      	ldr	r3, [pc, #144]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f023 020f 	bic.w	r2, r3, #15
 8003efa:	4922      	ldr	r1, [pc, #136]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f02:	4b20      	ldr	r3, [pc, #128]	@ (8003f84 <HAL_RCC_ClockConfig+0x1c4>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 030f 	and.w	r3, r3, #15
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e032      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d008      	beq.n	8003f32 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f20:	4b19      	ldr	r3, [pc, #100]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	4916      	ldr	r1, [pc, #88]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d009      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f3e:	4b12      	ldr	r3, [pc, #72]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	490e      	ldr	r1, [pc, #56]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f52:	f000 f821 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8003f56:	4602      	mov	r2, r0
 8003f58:	4b0b      	ldr	r3, [pc, #44]	@ (8003f88 <HAL_RCC_ClockConfig+0x1c8>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	490a      	ldr	r1, [pc, #40]	@ (8003f8c <HAL_RCC_ClockConfig+0x1cc>)
 8003f64:	5ccb      	ldrb	r3, [r1, r3]
 8003f66:	fa22 f303 	lsr.w	r3, r2, r3
 8003f6a:	4a09      	ldr	r2, [pc, #36]	@ (8003f90 <HAL_RCC_ClockConfig+0x1d0>)
 8003f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f6e:	4b09      	ldr	r3, [pc, #36]	@ (8003f94 <HAL_RCC_ClockConfig+0x1d4>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fd fab0 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40023c00 	.word	0x40023c00
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	0800b984 	.word	0x0800b984
 8003f90:	20000000 	.word	0x20000000
 8003f94:	20000004 	.word	0x20000004

08003f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f9c:	b094      	sub	sp, #80	@ 0x50
 8003f9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fa8:	2300      	movs	r3, #0
 8003faa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003fac:	2300      	movs	r3, #0
 8003fae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fb0:	4b79      	ldr	r3, [pc, #484]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d00d      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	f200 80e1 	bhi.w	8004184 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d002      	beq.n	8003fcc <HAL_RCC_GetSysClockFreq+0x34>
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d003      	beq.n	8003fd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fca:	e0db      	b.n	8004184 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fcc:	4b73      	ldr	r3, [pc, #460]	@ (800419c <HAL_RCC_GetSysClockFreq+0x204>)
 8003fce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fd0:	e0db      	b.n	800418a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fd2:	4b72      	ldr	r3, [pc, #456]	@ (800419c <HAL_RCC_GetSysClockFreq+0x204>)
 8003fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fd6:	e0d8      	b.n	800418a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fe0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d063      	beq.n	80040b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fee:	4b6a      	ldr	r3, [pc, #424]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	099b      	lsrs	r3, r3, #6
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ff8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004000:	633b      	str	r3, [r7, #48]	@ 0x30
 8004002:	2300      	movs	r3, #0
 8004004:	637b      	str	r3, [r7, #52]	@ 0x34
 8004006:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800400a:	4622      	mov	r2, r4
 800400c:	462b      	mov	r3, r5
 800400e:	f04f 0000 	mov.w	r0, #0
 8004012:	f04f 0100 	mov.w	r1, #0
 8004016:	0159      	lsls	r1, r3, #5
 8004018:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800401c:	0150      	lsls	r0, r2, #5
 800401e:	4602      	mov	r2, r0
 8004020:	460b      	mov	r3, r1
 8004022:	4621      	mov	r1, r4
 8004024:	1a51      	subs	r1, r2, r1
 8004026:	6139      	str	r1, [r7, #16]
 8004028:	4629      	mov	r1, r5
 800402a:	eb63 0301 	sbc.w	r3, r3, r1
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	f04f 0300 	mov.w	r3, #0
 8004038:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800403c:	4659      	mov	r1, fp
 800403e:	018b      	lsls	r3, r1, #6
 8004040:	4651      	mov	r1, sl
 8004042:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004046:	4651      	mov	r1, sl
 8004048:	018a      	lsls	r2, r1, #6
 800404a:	4651      	mov	r1, sl
 800404c:	ebb2 0801 	subs.w	r8, r2, r1
 8004050:	4659      	mov	r1, fp
 8004052:	eb63 0901 	sbc.w	r9, r3, r1
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800406a:	4690      	mov	r8, r2
 800406c:	4699      	mov	r9, r3
 800406e:	4623      	mov	r3, r4
 8004070:	eb18 0303 	adds.w	r3, r8, r3
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	462b      	mov	r3, r5
 8004078:	eb49 0303 	adc.w	r3, r9, r3
 800407c:	60fb      	str	r3, [r7, #12]
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	f04f 0300 	mov.w	r3, #0
 8004086:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800408a:	4629      	mov	r1, r5
 800408c:	028b      	lsls	r3, r1, #10
 800408e:	4621      	mov	r1, r4
 8004090:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004094:	4621      	mov	r1, r4
 8004096:	028a      	lsls	r2, r1, #10
 8004098:	4610      	mov	r0, r2
 800409a:	4619      	mov	r1, r3
 800409c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800409e:	2200      	movs	r2, #0
 80040a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040a8:	f7fc f8ba 	bl	8000220 <__aeabi_uldivmod>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4613      	mov	r3, r2
 80040b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040b4:	e058      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040b6:	4b38      	ldr	r3, [pc, #224]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	099b      	lsrs	r3, r3, #6
 80040bc:	2200      	movs	r2, #0
 80040be:	4618      	mov	r0, r3
 80040c0:	4611      	mov	r1, r2
 80040c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040c6:	623b      	str	r3, [r7, #32]
 80040c8:	2300      	movs	r3, #0
 80040ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80040cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040d0:	4642      	mov	r2, r8
 80040d2:	464b      	mov	r3, r9
 80040d4:	f04f 0000 	mov.w	r0, #0
 80040d8:	f04f 0100 	mov.w	r1, #0
 80040dc:	0159      	lsls	r1, r3, #5
 80040de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040e2:	0150      	lsls	r0, r2, #5
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	4641      	mov	r1, r8
 80040ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80040ee:	4649      	mov	r1, r9
 80040f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004100:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004104:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004108:	ebb2 040a 	subs.w	r4, r2, sl
 800410c:	eb63 050b 	sbc.w	r5, r3, fp
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	f04f 0300 	mov.w	r3, #0
 8004118:	00eb      	lsls	r3, r5, #3
 800411a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800411e:	00e2      	lsls	r2, r4, #3
 8004120:	4614      	mov	r4, r2
 8004122:	461d      	mov	r5, r3
 8004124:	4643      	mov	r3, r8
 8004126:	18e3      	adds	r3, r4, r3
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	464b      	mov	r3, r9
 800412c:	eb45 0303 	adc.w	r3, r5, r3
 8004130:	607b      	str	r3, [r7, #4]
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	f04f 0300 	mov.w	r3, #0
 800413a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800413e:	4629      	mov	r1, r5
 8004140:	028b      	lsls	r3, r1, #10
 8004142:	4621      	mov	r1, r4
 8004144:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004148:	4621      	mov	r1, r4
 800414a:	028a      	lsls	r2, r1, #10
 800414c:	4610      	mov	r0, r2
 800414e:	4619      	mov	r1, r3
 8004150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004152:	2200      	movs	r2, #0
 8004154:	61bb      	str	r3, [r7, #24]
 8004156:	61fa      	str	r2, [r7, #28]
 8004158:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800415c:	f7fc f860 	bl	8000220 <__aeabi_uldivmod>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4613      	mov	r3, r2
 8004166:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	0c1b      	lsrs	r3, r3, #16
 800416e:	f003 0303 	and.w	r3, r3, #3
 8004172:	3301      	adds	r3, #1
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004178:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800417a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800417c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004180:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004182:	e002      	b.n	800418a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004184:	4b05      	ldr	r3, [pc, #20]	@ (800419c <HAL_RCC_GetSysClockFreq+0x204>)
 8004186:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004188:	bf00      	nop
    }
  }
  return sysclockfreq;
 800418a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800418c:	4618      	mov	r0, r3
 800418e:	3750      	adds	r7, #80	@ 0x50
 8004190:	46bd      	mov	sp, r7
 8004192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800
 800419c:	00f42400 	.word	0x00f42400

080041a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041a4:	4b03      	ldr	r3, [pc, #12]	@ (80041b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80041a6:	681b      	ldr	r3, [r3, #0]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	20000000 	.word	0x20000000

080041b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b088      	sub	sp, #32
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041c4:	2300      	movs	r3, #0
 80041c6:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d012      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041dc:	4b65      	ldr	r3, [pc, #404]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	4a64      	ldr	r2, [pc, #400]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041e2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80041e6:	6093      	str	r3, [r2, #8]
 80041e8:	4b62      	ldr	r3, [pc, #392]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f0:	4960      	ldr	r1, [pc, #384]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80041fe:	2301      	movs	r3, #1
 8004200:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d017      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800420e:	4b59      	ldr	r3, [pc, #356]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004210:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004214:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800421c:	4955      	ldr	r1, [pc, #340]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800421e:	4313      	orrs	r3, r2
 8004220:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004228:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800422c:	d101      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800422e:	2301      	movs	r3, #1
 8004230:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 800423a:	2301      	movs	r3, #1
 800423c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d017      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800424a:	4b4a      	ldr	r3, [pc, #296]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800424c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004250:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004258:	4946      	ldr	r1, [pc, #280]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800425a:	4313      	orrs	r3, r2
 800425c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004268:	d101      	bne.n	800426e <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 800426a:	2301      	movs	r3, #1
 800426c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8004276:	2301      	movs	r3, #1
 8004278:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0320 	and.w	r3, r3, #32
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 808b 	beq.w	800439e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004288:	4b3a      	ldr	r3, [pc, #232]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800428a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428c:	4a39      	ldr	r2, [pc, #228]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800428e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004292:	6413      	str	r3, [r2, #64]	@ 0x40
 8004294:	4b37      	ldr	r3, [pc, #220]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80042a0:	4b35      	ldr	r3, [pc, #212]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a34      	ldr	r2, [pc, #208]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ac:	f7fd f958 	bl	8001560 <HAL_GetTick>
 80042b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042b2:	e008      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b4:	f7fd f954 	bl	8001560 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b64      	cmp	r3, #100	@ 0x64
 80042c0:	d901      	bls.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e2bc      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042c6:	4b2c      	ldr	r3, [pc, #176]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042d2:	4b28      	ldr	r3, [pc, #160]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d035      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x196>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d02e      	beq.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042f0:	4b20      	ldr	r3, [pc, #128]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042fa:	4b1e      	ldr	r3, [pc, #120]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fe:	4a1d      	ldr	r2, [pc, #116]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004304:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004306:	4b1b      	ldr	r3, [pc, #108]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800430a:	4a1a      	ldr	r2, [pc, #104]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800430c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004310:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004312:	4a18      	ldr	r2, [pc, #96]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004318:	4b16      	ldr	r3, [pc, #88]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800431a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800431c:	f003 0301 	and.w	r3, r3, #1
 8004320:	2b01      	cmp	r3, #1
 8004322:	d114      	bne.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004324:	f7fd f91c 	bl	8001560 <HAL_GetTick>
 8004328:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432a:	e00a      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800432c:	f7fd f918 	bl	8001560 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	f241 3288 	movw	r2, #5000	@ 0x1388
 800433a:	4293      	cmp	r3, r2
 800433c:	d901      	bls.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e27e      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004342:	4b0c      	ldr	r3, [pc, #48]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004346:	f003 0302 	and.w	r3, r3, #2
 800434a:	2b00      	cmp	r3, #0
 800434c:	d0ee      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004356:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800435a:	d111      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 800435c:	4b05      	ldr	r3, [pc, #20]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004368:	4b04      	ldr	r3, [pc, #16]	@ (800437c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800436a:	400b      	ands	r3, r1
 800436c:	4901      	ldr	r1, [pc, #4]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800436e:	4313      	orrs	r3, r2
 8004370:	608b      	str	r3, [r1, #8]
 8004372:	e00b      	b.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004374:	40023800 	.word	0x40023800
 8004378:	40007000 	.word	0x40007000
 800437c:	0ffffcff 	.word	0x0ffffcff
 8004380:	4ba4      	ldr	r3, [pc, #656]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4aa3      	ldr	r2, [pc, #652]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004386:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800438a:	6093      	str	r3, [r2, #8]
 800438c:	4ba1      	ldr	r3, [pc, #644]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800438e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004394:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004398:	499e      	ldr	r1, [pc, #632]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800439a:	4313      	orrs	r3, r2
 800439c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d010      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043aa:	4b9a      	ldr	r3, [pc, #616]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043b0:	4a98      	ldr	r2, [pc, #608]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043ba:	4b96      	ldr	r3, [pc, #600]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c4:	4993      	ldr	r1, [pc, #588]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00a      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043d8:	4b8e      	ldr	r3, [pc, #568]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e6:	498b      	ldr	r1, [pc, #556]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00a      	beq.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043fa:	4b86      	ldr	r3, [pc, #536]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004400:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004408:	4982      	ldr	r1, [pc, #520]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800440a:	4313      	orrs	r3, r2
 800440c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d00a      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800441c:	4b7d      	ldr	r3, [pc, #500]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800441e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004422:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800442a:	497a      	ldr	r1, [pc, #488]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00a      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800443e:	4b75      	ldr	r3, [pc, #468]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004444:	f023 0203 	bic.w	r2, r3, #3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444c:	4971      	ldr	r1, [pc, #452]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800444e:	4313      	orrs	r3, r2
 8004450:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00a      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004460:	4b6c      	ldr	r3, [pc, #432]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004466:	f023 020c 	bic.w	r2, r3, #12
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446e:	4969      	ldr	r1, [pc, #420]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004470:	4313      	orrs	r3, r2
 8004472:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00a      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004482:	4b64      	ldr	r3, [pc, #400]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004488:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004490:	4960      	ldr	r1, [pc, #384]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004492:	4313      	orrs	r3, r2
 8004494:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00a      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044a4:	4b5b      	ldr	r3, [pc, #364]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b2:	4958      	ldr	r1, [pc, #352]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044c6:	4b53      	ldr	r3, [pc, #332]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d4:	494f      	ldr	r1, [pc, #316]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00a      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80044e8:	4b4a      	ldr	r3, [pc, #296]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f6:	4947      	ldr	r1, [pc, #284]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00a      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800450a:	4b42      	ldr	r3, [pc, #264]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800450c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004510:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004518:	493e      	ldr	r1, [pc, #248]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800451a:	4313      	orrs	r3, r2
 800451c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d00a      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800452c:	4b39      	ldr	r3, [pc, #228]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800452e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004532:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800453a:	4936      	ldr	r1, [pc, #216]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800453c:	4313      	orrs	r3, r2
 800453e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d011      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800454e:	4b31      	ldr	r3, [pc, #196]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004554:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800455c:	492d      	ldr	r1, [pc, #180]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800455e:	4313      	orrs	r3, r2
 8004560:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004568:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800456c:	d101      	bne.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800456e:	2301      	movs	r3, #1
 8004570:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00a      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800457e:	4b25      	ldr	r3, [pc, #148]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004580:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004584:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800458c:	4921      	ldr	r1, [pc, #132]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800458e:	4313      	orrs	r3, r2
 8004590:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00a      	beq.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045ae:	4919      	ldr	r1, [pc, #100]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045b0:	4313      	orrs	r3, r2
 80045b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00a      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80045c2:	4b14      	ldr	r3, [pc, #80]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045d0:	4910      	ldr	r1, [pc, #64]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d006      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x434>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	f000 809d 	beq.w	8004726 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80045ec:	4b09      	ldr	r3, [pc, #36]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a08      	ldr	r2, [pc, #32]	@ (8004614 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f8:	f7fc ffb2 	bl	8001560 <HAL_GetTick>
 80045fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045fe:	e00b      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004600:	f7fc ffae 	bl	8001560 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b64      	cmp	r3, #100	@ 0x64
 800460c:	d904      	bls.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e116      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8004612:	bf00      	nop
 8004614:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004618:	4b8b      	ldr	r3, [pc, #556]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ed      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b00      	cmp	r3, #0
 800462e:	d017      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004634:	2b00      	cmp	r3, #0
 8004636:	d113      	bne.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004638:	4b83      	ldr	r3, [pc, #524]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800463a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463e:	0e1b      	lsrs	r3, r3, #24
 8004640:	f003 030f 	and.w	r3, r3, #15
 8004644:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	019a      	lsls	r2, r3, #6
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	061b      	lsls	r3, r3, #24
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	071b      	lsls	r3, r3, #28
 8004658:	497b      	ldr	r1, [pc, #492]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800465a:	4313      	orrs	r3, r2
 800465c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d004      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004670:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004674:	d00a      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800467e:	2b00      	cmp	r3, #0
 8004680:	d024      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004686:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800468a:	d11f      	bne.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800468c:	4b6e      	ldr	r3, [pc, #440]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800468e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004692:	0f1b      	lsrs	r3, r3, #28
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	019a      	lsls	r2, r3, #6
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	061b      	lsls	r3, r3, #24
 80046a6:	431a      	orrs	r2, r3
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	071b      	lsls	r3, r3, #28
 80046ac:	4966      	ldr	r1, [pc, #408]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80046b4:	4b64      	ldr	r3, [pc, #400]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046ba:	f023 021f 	bic.w	r2, r3, #31
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	4960      	ldr	r1, [pc, #384]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00d      	beq.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	019a      	lsls	r2, r3, #6
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	061b      	lsls	r3, r3, #24
 80046e4:	431a      	orrs	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	071b      	lsls	r3, r3, #28
 80046ec:	4956      	ldr	r1, [pc, #344]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046f4:	4b54      	ldr	r3, [pc, #336]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a53      	ldr	r2, [pc, #332]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004700:	f7fc ff2e 	bl	8001560 <HAL_GetTick>
 8004704:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004706:	e008      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004708:	f7fc ff2a 	bl	8001560 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	2b64      	cmp	r3, #100	@ 0x64
 8004714:	d901      	bls.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004716:	2303      	movs	r3, #3
 8004718:	e092      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800471a:	4b4b      	ldr	r3, [pc, #300]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0f0      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	2b01      	cmp	r3, #1
 800472a:	f040 8088 	bne.w	800483e <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800472e:	4b46      	ldr	r3, [pc, #280]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a45      	ldr	r2, [pc, #276]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004734:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004738:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800473a:	f7fc ff11 	bl	8001560 <HAL_GetTick>
 800473e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004740:	e008      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004742:	f7fc ff0d 	bl	8001560 <HAL_GetTick>
 8004746:	4602      	mov	r2, r0
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	2b64      	cmp	r3, #100	@ 0x64
 800474e:	d901      	bls.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e075      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004754:	4b3c      	ldr	r3, [pc, #240]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800475c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004760:	d0ef      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004772:	2b00      	cmp	r3, #0
 8004774:	d009      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800477e:	2b00      	cmp	r3, #0
 8004780:	d024      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004786:	2b00      	cmp	r3, #0
 8004788:	d120      	bne.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800478a:	4b2f      	ldr	r3, [pc, #188]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800478c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004790:	0c1b      	lsrs	r3, r3, #16
 8004792:	f003 0303 	and.w	r3, r3, #3
 8004796:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	019a      	lsls	r2, r3, #6
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	041b      	lsls	r3, r3, #16
 80047a2:	431a      	orrs	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	061b      	lsls	r3, r3, #24
 80047aa:	4927      	ldr	r1, [pc, #156]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047b2:	4b25      	ldr	r3, [pc, #148]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047b8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	3b01      	subs	r3, #1
 80047c2:	021b      	lsls	r3, r3, #8
 80047c4:	4920      	ldr	r1, [pc, #128]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d018      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x652>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047e0:	d113      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047e2:	4b19      	ldr	r3, [pc, #100]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e8:	0e1b      	lsrs	r3, r3, #24
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	691b      	ldr	r3, [r3, #16]
 80047f4:	019a      	lsls	r2, r3, #6
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	041b      	lsls	r3, r3, #16
 80047fc:	431a      	orrs	r2, r3
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	061b      	lsls	r3, r3, #24
 8004802:	4911      	ldr	r1, [pc, #68]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800480a:	4b0f      	ldr	r3, [pc, #60]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a0e      	ldr	r2, [pc, #56]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004814:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004816:	f7fc fea3 	bl	8001560 <HAL_GetTick>
 800481a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800481c:	e008      	b.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800481e:	f7fc fe9f 	bl	8001560 <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b64      	cmp	r3, #100	@ 0x64
 800482a:	d901      	bls.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e007      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004830:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004838:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800483c:	d1ef      	bne.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	3720      	adds	r7, #32
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40023800 	.word	0x40023800

0800484c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e09d      	b.n	800499a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004862:	2b00      	cmp	r3, #0
 8004864:	d108      	bne.n	8004878 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800486e:	d009      	beq.n	8004884 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	61da      	str	r2, [r3, #28]
 8004876:	e005      	b.n	8004884 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7fc fb9a 	bl	8000fd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048c4:	d902      	bls.n	80048cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
 80048ca:	e002      	b.n	80048d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80048da:	d007      	beq.n	80048ec <HAL_SPI_Init+0xa0>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048e4:	d002      	beq.n	80048ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80048fc:	431a      	orrs	r2, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	691b      	ldr	r3, [r3, #16]
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	431a      	orrs	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	695b      	ldr	r3, [r3, #20]
 800490c:	f003 0301 	and.w	r3, r3, #1
 8004910:	431a      	orrs	r2, r3
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69db      	ldr	r3, [r3, #28]
 8004920:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004924:	431a      	orrs	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800492e:	ea42 0103 	orr.w	r1, r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004936:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	0c1b      	lsrs	r3, r3, #16
 8004948:	f003 0204 	and.w	r2, r3, #4
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004950:	f003 0310 	and.w	r3, r3, #16
 8004954:	431a      	orrs	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004968:	ea42 0103 	orr.w	r1, r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	69da      	ldr	r2, [r3, #28]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004988:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b088      	sub	sp, #32
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	60f8      	str	r0, [r7, #12]
 80049aa:	60b9      	str	r1, [r7, #8]
 80049ac:	603b      	str	r3, [r7, #0]
 80049ae:	4613      	mov	r3, r2
 80049b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049b2:	f7fc fdd5 	bl	8001560 <HAL_GetTick>
 80049b6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80049b8:	88fb      	ldrh	r3, [r7, #6]
 80049ba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d001      	beq.n	80049cc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80049c8:	2302      	movs	r3, #2
 80049ca:	e15c      	b.n	8004c86 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d002      	beq.n	80049d8 <HAL_SPI_Transmit+0x36>
 80049d2:	88fb      	ldrh	r3, [r7, #6]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e154      	b.n	8004c86 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <HAL_SPI_Transmit+0x48>
 80049e6:	2302      	movs	r3, #2
 80049e8:	e14d      	b.n	8004c86 <HAL_SPI_Transmit+0x2e4>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2203      	movs	r2, #3
 80049f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	68ba      	ldr	r2, [r7, #8]
 8004a04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	88fa      	ldrh	r2, [r7, #6]
 8004a0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	88fa      	ldrh	r2, [r7, #6]
 8004a10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a3c:	d10f      	bne.n	8004a5e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a68:	2b40      	cmp	r3, #64	@ 0x40
 8004a6a:	d007      	beq.n	8004a7c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a84:	d952      	bls.n	8004b2c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d002      	beq.n	8004a94 <HAL_SPI_Transmit+0xf2>
 8004a8e:	8b7b      	ldrh	r3, [r7, #26]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	d145      	bne.n	8004b20 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	881a      	ldrh	r2, [r3, #0]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa4:	1c9a      	adds	r2, r3, #2
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	b29a      	uxth	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ab8:	e032      	b.n	8004b20 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d112      	bne.n	8004aee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004acc:	881a      	ldrh	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad8:	1c9a      	adds	r2, r3, #2
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004aec:	e018      	b.n	8004b20 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aee:	f7fc fd37 	bl	8001560 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d803      	bhi.n	8004b06 <HAL_SPI_Transmit+0x164>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b04:	d102      	bne.n	8004b0c <HAL_SPI_Transmit+0x16a>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d109      	bne.n	8004b20 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e0b2      	b.n	8004c86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1c7      	bne.n	8004aba <HAL_SPI_Transmit+0x118>
 8004b2a:	e083      	b.n	8004c34 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <HAL_SPI_Transmit+0x198>
 8004b34:	8b7b      	ldrh	r3, [r7, #26]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d177      	bne.n	8004c2a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d912      	bls.n	8004b6a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b48:	881a      	ldrh	r2, [r3, #0]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b54:	1c9a      	adds	r2, r3, #2
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	3b02      	subs	r3, #2
 8004b62:	b29a      	uxth	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b68:	e05f      	b.n	8004c2a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	330c      	adds	r3, #12
 8004b74:	7812      	ldrb	r2, [r2, #0]
 8004b76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	1c5a      	adds	r2, r3, #1
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	b29a      	uxth	r2, r3
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004b90:	e04b      	b.n	8004c2a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d12b      	bne.n	8004bf8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d912      	bls.n	8004bd0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bae:	881a      	ldrh	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bba:	1c9a      	adds	r2, r3, #2
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b02      	subs	r3, #2
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bce:	e02c      	b.n	8004c2a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	330c      	adds	r3, #12
 8004bda:	7812      	ldrb	r2, [r2, #0]
 8004bdc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bf6:	e018      	b.n	8004c2a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bf8:	f7fc fcb2 	bl	8001560 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	69fb      	ldr	r3, [r7, #28]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d803      	bhi.n	8004c10 <HAL_SPI_Transmit+0x26e>
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c0e:	d102      	bne.n	8004c16 <HAL_SPI_Transmit+0x274>
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d109      	bne.n	8004c2a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e02d      	b.n	8004c86 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1ae      	bne.n	8004b92 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c34:	69fa      	ldr	r2, [r7, #28]
 8004c36:	6839      	ldr	r1, [r7, #0]
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 fe77 	bl	800592c <SPI_EndRxTxTransaction>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10a      	bne.n	8004c68 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c52:	2300      	movs	r3, #0
 8004c54:	617b      	str	r3, [r7, #20]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	617b      	str	r3, [r7, #20]
 8004c66:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e000      	b.n	8004c86 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004c84:	2300      	movs	r3, #0
  }
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3720      	adds	r7, #32
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b08a      	sub	sp, #40	@ 0x28
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	60f8      	str	r0, [r7, #12]
 8004c96:	60b9      	str	r1, [r7, #8]
 8004c98:	607a      	str	r2, [r7, #4]
 8004c9a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ca0:	f7fc fc5e 	bl	8001560 <HAL_GetTick>
 8004ca4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004cac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004cb4:	887b      	ldrh	r3, [r7, #2]
 8004cb6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004cb8:	887b      	ldrh	r3, [r7, #2]
 8004cba:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004cbc:	7ffb      	ldrb	r3, [r7, #31]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d00c      	beq.n	8004cdc <HAL_SPI_TransmitReceive+0x4e>
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cc8:	d106      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d102      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x4a>
 8004cd2:	7ffb      	ldrb	r3, [r7, #31]
 8004cd4:	2b04      	cmp	r3, #4
 8004cd6:	d001      	beq.n	8004cdc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
 8004cda:	e1f3      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d005      	beq.n	8004cee <HAL_SPI_TransmitReceive+0x60>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <HAL_SPI_TransmitReceive+0x60>
 8004ce8:	887b      	ldrh	r3, [r7, #2]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e1e8      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_SPI_TransmitReceive+0x72>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e1e1      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b04      	cmp	r3, #4
 8004d12:	d003      	beq.n	8004d1c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2205      	movs	r2, #5
 8004d18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	887a      	ldrh	r2, [r7, #2]
 8004d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	887a      	ldrh	r2, [r7, #2]
 8004d34:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	68ba      	ldr	r2, [r7, #8]
 8004d3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	887a      	ldrh	r2, [r7, #2]
 8004d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	887a      	ldrh	r2, [r7, #2]
 8004d48:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d5e:	d802      	bhi.n	8004d66 <HAL_SPI_TransmitReceive+0xd8>
 8004d60:	8abb      	ldrh	r3, [r7, #20]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d908      	bls.n	8004d78 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d74:	605a      	str	r2, [r3, #4]
 8004d76:	e007      	b.n	8004d88 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685a      	ldr	r2, [r3, #4]
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d86:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d92:	2b40      	cmp	r3, #64	@ 0x40
 8004d94:	d007      	beq.n	8004da6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004da4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dae:	f240 8083 	bls.w	8004eb8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d002      	beq.n	8004dc0 <HAL_SPI_TransmitReceive+0x132>
 8004dba:	8afb      	ldrh	r3, [r7, #22]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d16f      	bne.n	8004ea0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc4:	881a      	ldrh	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd0:	1c9a      	adds	r2, r3, #2
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	b29a      	uxth	r2, r3
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004de4:	e05c      	b.n	8004ea0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d11b      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x19e>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d016      	beq.n	8004e2c <HAL_SPI_TransmitReceive+0x19e>
 8004dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d113      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e08:	881a      	ldrh	r2, [r3, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e14:	1c9a      	adds	r2, r3, #2
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	3b01      	subs	r3, #1
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d11c      	bne.n	8004e74 <HAL_SPI_TransmitReceive+0x1e6>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d016      	beq.n	8004e74 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e50:	b292      	uxth	r2, r2
 8004e52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e58:	1c9a      	adds	r2, r3, #2
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e70:	2301      	movs	r3, #1
 8004e72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e74:	f7fc fb74 	bl	8001560 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	6a3b      	ldr	r3, [r7, #32]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d80d      	bhi.n	8004ea0 <HAL_SPI_TransmitReceive+0x212>
 8004e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e8a:	d009      	beq.n	8004ea0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e111      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d19d      	bne.n	8004de6 <HAL_SPI_TransmitReceive+0x158>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d197      	bne.n	8004de6 <HAL_SPI_TransmitReceive+0x158>
 8004eb6:	e0e5      	b.n	8005084 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d003      	beq.n	8004ec8 <HAL_SPI_TransmitReceive+0x23a>
 8004ec0:	8afb      	ldrh	r3, [r7, #22]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	f040 80d1 	bne.w	800506a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d912      	bls.n	8004ef8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	881a      	ldrh	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee2:	1c9a      	adds	r2, r3, #2
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b02      	subs	r3, #2
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ef6:	e0b8      	b.n	800506a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	330c      	adds	r3, #12
 8004f02:	7812      	ldrb	r2, [r2, #0]
 8004f04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0a:	1c5a      	adds	r2, r3, #1
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	3b01      	subs	r3, #1
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f1e:	e0a4      	b.n	800506a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d134      	bne.n	8004f98 <HAL_SPI_TransmitReceive+0x30a>
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d02f      	beq.n	8004f98 <HAL_SPI_TransmitReceive+0x30a>
 8004f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d12c      	bne.n	8004f98 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d912      	bls.n	8004f6e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4c:	881a      	ldrh	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f58:	1c9a      	adds	r2, r3, #2
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b02      	subs	r3, #2
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f6c:	e012      	b.n	8004f94 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	330c      	adds	r3, #12
 8004f78:	7812      	ldrb	r2, [r2, #0]
 8004f7a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f80:	1c5a      	adds	r2, r3, #1
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f94:	2300      	movs	r3, #0
 8004f96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d148      	bne.n	8005038 <HAL_SPI_TransmitReceive+0x3aa>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d042      	beq.n	8005038 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d923      	bls.n	8005006 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc8:	b292      	uxth	r2, r2
 8004fca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd0:	1c9a      	adds	r2, r3, #2
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	3b02      	subs	r3, #2
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d81f      	bhi.n	8005034 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685a      	ldr	r2, [r3, #4]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005002:	605a      	str	r2, [r3, #4]
 8005004:	e016      	b.n	8005034 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f103 020c 	add.w	r2, r3, #12
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	7812      	ldrb	r2, [r2, #0]
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005034:	2301      	movs	r3, #1
 8005036:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005038:	f7fc fa92 	bl	8001560 <HAL_GetTick>
 800503c:	4602      	mov	r2, r0
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005044:	429a      	cmp	r2, r3
 8005046:	d803      	bhi.n	8005050 <HAL_SPI_TransmitReceive+0x3c2>
 8005048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800504e:	d102      	bne.n	8005056 <HAL_SPI_TransmitReceive+0x3c8>
 8005050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005052:	2b00      	cmp	r3, #0
 8005054:	d109      	bne.n	800506a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e02c      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800506e:	b29b      	uxth	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	f47f af55 	bne.w	8004f20 <HAL_SPI_TransmitReceive+0x292>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800507c:	b29b      	uxth	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	f47f af4e 	bne.w	8004f20 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005084:	6a3a      	ldr	r2, [r7, #32]
 8005086:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005088:	68f8      	ldr	r0, [r7, #12]
 800508a:	f000 fc4f 	bl	800592c <SPI_EndRxTxTransaction>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d008      	beq.n	80050a6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2220      	movs	r2, #32
 8005098:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e00e      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e000      	b.n	80050c4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80050c2:	2300      	movs	r3, #0
  }
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	3728      	adds	r7, #40	@ 0x28
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
 80050d8:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80050e0:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80050e8:	7dfb      	ldrb	r3, [r7, #23]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d00c      	beq.n	8005108 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050f4:	d106      	bne.n	8005104 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d102      	bne.n	8005104 <HAL_SPI_TransmitReceive_DMA+0x38>
 80050fe:	7dfb      	ldrb	r3, [r7, #23]
 8005100:	2b04      	cmp	r3, #4
 8005102:	d001      	beq.n	8005108 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005104:	2302      	movs	r3, #2
 8005106:	e158      	b.n	80053ba <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d005      	beq.n	800511a <HAL_SPI_TransmitReceive_DMA+0x4e>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d002      	beq.n	800511a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005114:	887b      	ldrh	r3, [r7, #2]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e14d      	b.n	80053ba <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005124:	2b01      	cmp	r3, #1
 8005126:	d101      	bne.n	800512c <HAL_SPI_TransmitReceive_DMA+0x60>
 8005128:	2302      	movs	r3, #2
 800512a:	e146      	b.n	80053ba <HAL_SPI_TransmitReceive_DMA+0x2ee>
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800513a:	b2db      	uxtb	r3, r3
 800513c:	2b04      	cmp	r3, #4
 800513e:	d003      	beq.n	8005148 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2205      	movs	r2, #5
 8005144:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	887a      	ldrh	r2, [r7, #2]
 8005158:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	887a      	ldrh	r2, [r7, #2]
 800515e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	887a      	ldrh	r2, [r7, #2]
 800516a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	887a      	ldrh	r2, [r7, #2]
 8005172:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2200      	movs	r2, #0
 8005180:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8005190:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800519a:	d908      	bls.n	80051ae <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051aa:	605a      	str	r2, [r3, #4]
 80051ac:	e06f      	b.n	800528e <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685a      	ldr	r2, [r3, #4]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80051bc:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051c8:	d126      	bne.n	8005218 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10f      	bne.n	80051f6 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80051e4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	085b      	lsrs	r3, r3, #1
 80051ee:	b29a      	uxth	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80051f4:	e010      	b.n	8005218 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005204:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800520a:	b29b      	uxth	r3, r3
 800520c:	085b      	lsrs	r3, r3, #1
 800520e:	b29b      	uxth	r3, r3
 8005210:	3301      	adds	r3, #1
 8005212:	b29a      	uxth	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005222:	d134      	bne.n	800528e <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005232:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800523a:	b29b      	uxth	r3, r3
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b00      	cmp	r3, #0
 8005242:	d111      	bne.n	8005268 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005252:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800525a:	b29b      	uxth	r3, r3
 800525c:	085b      	lsrs	r3, r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005266:	e012      	b.n	800528e <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005276:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800527e:	b29b      	uxth	r3, r3
 8005280:	085b      	lsrs	r3, r3, #1
 8005282:	b29b      	uxth	r3, r3
 8005284:	3301      	adds	r3, #1
 8005286:	b29a      	uxth	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b04      	cmp	r3, #4
 8005298:	d108      	bne.n	80052ac <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529e:	4a49      	ldr	r2, [pc, #292]	@ (80053c4 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 80052a0:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a6:	4a48      	ldr	r2, [pc, #288]	@ (80053c8 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 80052a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80052aa:	e007      	b.n	80052bc <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b0:	4a46      	ldr	r2, [pc, #280]	@ (80053cc <HAL_SPI_TransmitReceive_DMA+0x300>)
 80052b2:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b8:	4a45      	ldr	r2, [pc, #276]	@ (80053d0 <HAL_SPI_TransmitReceive_DMA+0x304>)
 80052ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c0:	4a44      	ldr	r2, [pc, #272]	@ (80053d4 <HAL_SPI_TransmitReceive_DMA+0x308>)
 80052c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c8:	2200      	movs	r2, #0
 80052ca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	330c      	adds	r3, #12
 80052d6:	4619      	mov	r1, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052dc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80052e4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80052e6:	f7fc fb2b 	bl	8001940 <HAL_DMA_Start_IT>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00b      	beq.n	8005308 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052f4:	f043 0210 	orr.w	r2, r3, #16
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e058      	b.n	80053ba <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f042 0201 	orr.w	r2, r2, #1
 8005316:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531c:	2200      	movs	r2, #0
 800531e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005324:	2200      	movs	r2, #0
 8005326:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532c:	2200      	movs	r2, #0
 800532e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005334:	2200      	movs	r2, #0
 8005336:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005340:	4619      	mov	r1, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	330c      	adds	r3, #12
 8005348:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800534e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005350:	f7fc faf6 	bl	8001940 <HAL_DMA_Start_IT>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00b      	beq.n	8005372 <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800535e:	f043 0210 	orr.w	r2, r3, #16
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e023      	b.n	80053ba <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800537c:	2b40      	cmp	r3, #64	@ 0x40
 800537e:	d007      	beq.n	8005390 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800538e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 0220 	orr.w	r2, r2, #32
 80053a6:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0202 	orr.w	r2, r2, #2
 80053b6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3718      	adds	r7, #24
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
 80053c2:	bf00      	nop
 80053c4:	08005581 	.word	0x08005581
 80053c8:	08005445 	.word	0x08005445
 80053cc:	0800559d 	.word	0x0800559d
 80053d0:	080054ef 	.word	0x080054ef
 80053d4:	080055b9 	.word	0x080055b9

080053d8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005436:	b2db      	uxtb	r3, r3
}
 8005438:	4618      	mov	r0, r3
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005450:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005452:	f7fc f885 	bl	8001560 <HAL_GetTick>
 8005456:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005466:	d03c      	beq.n	80054e2 <SPI_DMAReceiveCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685a      	ldr	r2, [r3, #4]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f022 0220 	bic.w	r2, r2, #32
 8005476:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d10d      	bne.n	800549c <SPI_DMAReceiveCplt+0x58>
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005488:	d108      	bne.n	800549c <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0203 	bic.w	r2, r2, #3
 8005498:	605a      	str	r2, [r3, #4]
 800549a:	e007      	b.n	80054ac <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0201 	bic.w	r2, r2, #1
 80054aa:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	2164      	movs	r1, #100	@ 0x64
 80054b0:	68f8      	ldr	r0, [r7, #12]
 80054b2:	f000 f9bf 	bl	8005834 <SPI_EndRxTransaction>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d002      	beq.n	80054c2 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2220      	movs	r2, #32
 80054c0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <SPI_DMAReceiveCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f7ff ff9a 	bl	8005414 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80054e0:	e002      	b.n	80054e8 <SPI_DMAReceiveCplt+0xa4>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f7fb fa60 	bl	80009a8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fa:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054fc:	f7fc f830 	bl	8001560 <HAL_GetTick>
 8005500:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800550c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005510:	d030      	beq.n	8005574 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0220 	bic.w	r2, r2, #32
 8005520:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	2164      	movs	r1, #100	@ 0x64
 8005526:	68f8      	ldr	r0, [r7, #12]
 8005528:	f000 fa00 	bl	800592c <SPI_EndRxTxTransaction>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d005      	beq.n	800553e <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005536:	f043 0220 	orr.w	r2, r3, #32
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0203 	bic.w	r2, r2, #3
 800554c:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005568:	2b00      	cmp	r3, #0
 800556a:	d003      	beq.n	8005574 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800556c:	68f8      	ldr	r0, [r7, #12]
 800556e:	f7ff ff51 	bl	8005414 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005572:	e002      	b.n	800557a <SPI_DMATransmitReceiveCplt+0x8c>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f7ff ff2f 	bl	80053d8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f7ff ff2c 	bl	80053ec <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005594:	bf00      	nop
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f7ff ff28 	bl	8005400 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80055b0:	bf00      	nop
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f022 0203 	bic.w	r2, r2, #3
 80055d4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055da:	f043 0210 	orr.w	r2, r3, #16
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2201      	movs	r2, #1
 80055e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f7ff ff12 	bl	8005414 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80055f0:	bf00      	nop
 80055f2:	3710      	adds	r7, #16
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b088      	sub	sp, #32
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	60f8      	str	r0, [r7, #12]
 8005600:	60b9      	str	r1, [r7, #8]
 8005602:	603b      	str	r3, [r7, #0]
 8005604:	4613      	mov	r3, r2
 8005606:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005608:	f7fb ffaa 	bl	8001560 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005610:	1a9b      	subs	r3, r3, r2
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	4413      	add	r3, r2
 8005616:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005618:	f7fb ffa2 	bl	8001560 <HAL_GetTick>
 800561c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800561e:	4b39      	ldr	r3, [pc, #228]	@ (8005704 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	015b      	lsls	r3, r3, #5
 8005624:	0d1b      	lsrs	r3, r3, #20
 8005626:	69fa      	ldr	r2, [r7, #28]
 8005628:	fb02 f303 	mul.w	r3, r2, r3
 800562c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800562e:	e055      	b.n	80056dc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005636:	d051      	beq.n	80056dc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005638:	f7fb ff92 	bl	8001560 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	69fa      	ldr	r2, [r7, #28]
 8005644:	429a      	cmp	r2, r3
 8005646:	d902      	bls.n	800564e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d13d      	bne.n	80056ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685a      	ldr	r2, [r3, #4]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800565c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005666:	d111      	bne.n	800568c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005670:	d004      	beq.n	800567c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567a:	d107      	bne.n	800568c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800568a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005690:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005694:	d10f      	bne.n	80056b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e018      	b.n	80056fc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d102      	bne.n	80056d6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	61fb      	str	r3, [r7, #28]
 80056d4:	e002      	b.n	80056dc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	3b01      	subs	r3, #1
 80056da:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689a      	ldr	r2, [r3, #8]
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	4013      	ands	r3, r2
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	bf0c      	ite	eq
 80056ec:	2301      	moveq	r3, #1
 80056ee:	2300      	movne	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	461a      	mov	r2, r3
 80056f4:	79fb      	ldrb	r3, [r7, #7]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d19a      	bne.n	8005630 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3720      	adds	r7, #32
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	20000000 	.word	0x20000000

08005708 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b08a      	sub	sp, #40	@ 0x28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
 8005714:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005716:	2300      	movs	r3, #0
 8005718:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800571a:	f7fb ff21 	bl	8001560 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	1a9b      	subs	r3, r3, r2
 8005724:	683a      	ldr	r2, [r7, #0]
 8005726:	4413      	add	r3, r2
 8005728:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800572a:	f7fb ff19 	bl	8001560 <HAL_GetTick>
 800572e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	330c      	adds	r3, #12
 8005736:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005738:	4b3d      	ldr	r3, [pc, #244]	@ (8005830 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	00da      	lsls	r2, r3, #3
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	0d1b      	lsrs	r3, r3, #20
 8005748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574a:	fb02 f303 	mul.w	r3, r2, r3
 800574e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005750:	e061      	b.n	8005816 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005758:	d107      	bne.n	800576a <SPI_WaitFifoStateUntilTimeout+0x62>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d104      	bne.n	800576a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	b2db      	uxtb	r3, r3
 8005766:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005768:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005770:	d051      	beq.n	8005816 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005772:	f7fb fef5 	bl	8001560 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	6a3b      	ldr	r3, [r7, #32]
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800577e:	429a      	cmp	r2, r3
 8005780:	d902      	bls.n	8005788 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005784:	2b00      	cmp	r3, #0
 8005786:	d13d      	bne.n	8005804 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	685a      	ldr	r2, [r3, #4]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005796:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057a0:	d111      	bne.n	80057c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057aa:	d004      	beq.n	80057b6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057b4:	d107      	bne.n	80057c6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80057c4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057ce:	d10f      	bne.n	80057f0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e011      	b.n	8005828 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d102      	bne.n	8005810 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800580a:	2300      	movs	r3, #0
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24
 800580e:	e002      	b.n	8005816 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	3b01      	subs	r3, #1
 8005814:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	4013      	ands	r3, r2
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	429a      	cmp	r2, r3
 8005824:	d195      	bne.n	8005752 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8005826:	2300      	movs	r3, #0
}
 8005828:	4618      	mov	r0, r3
 800582a:	3728      	adds	r7, #40	@ 0x28
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	20000000 	.word	0x20000000

08005834 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af02      	add	r7, sp, #8
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005848:	d111      	bne.n	800586e <SPI_EndRxTransaction+0x3a>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005852:	d004      	beq.n	800585e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800585c:	d107      	bne.n	800586e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800586c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005876:	d112      	bne.n	800589e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	2200      	movs	r2, #0
 8005880:	2180      	movs	r1, #128	@ 0x80
 8005882:	68f8      	ldr	r0, [r7, #12]
 8005884:	f7ff feb8 	bl	80055f8 <SPI_WaitFlagStateUntilTimeout>
 8005888:	4603      	mov	r3, r0
 800588a:	2b00      	cmp	r3, #0
 800588c:	d021      	beq.n	80058d2 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005892:	f043 0220 	orr.w	r2, r3, #32
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e03d      	b.n	800591a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800589e:	4b21      	ldr	r3, [pc, #132]	@ (8005924 <SPI_EndRxTransaction+0xf0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a21      	ldr	r2, [pc, #132]	@ (8005928 <SPI_EndRxTransaction+0xf4>)
 80058a4:	fba2 2303 	umull	r2, r3, r2, r3
 80058a8:	0d5b      	lsrs	r3, r3, #21
 80058aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80058ae:	fb02 f303 	mul.w	r3, r2, r3
 80058b2:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	3b01      	subs	r3, #1
 80058be:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ca:	2b80      	cmp	r3, #128	@ 0x80
 80058cc:	d0f2      	beq.n	80058b4 <SPI_EndRxTransaction+0x80>
 80058ce:	e000      	b.n	80058d2 <SPI_EndRxTransaction+0x9e>
        break;
 80058d0:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058da:	d11d      	bne.n	8005918 <SPI_EndRxTransaction+0xe4>
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058e4:	d004      	beq.n	80058f0 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058ee:	d113      	bne.n	8005918 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	9300      	str	r3, [sp, #0]
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80058fc:	68f8      	ldr	r0, [r7, #12]
 80058fe:	f7ff ff03 	bl	8005708 <SPI_WaitFifoStateUntilTimeout>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d007      	beq.n	8005918 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800590c:	f043 0220 	orr.w	r2, r3, #32
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e000      	b.n	800591a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	20000000 	.word	0x20000000
 8005928:	165e9f81 	.word	0x165e9f81

0800592c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b088      	sub	sp, #32
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	2200      	movs	r2, #0
 8005940:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f7ff fedf 	bl	8005708 <SPI_WaitFifoStateUntilTimeout>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d007      	beq.n	8005960 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005954:	f043 0220 	orr.w	r2, r3, #32
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e046      	b.n	80059ee <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005960:	4b25      	ldr	r3, [pc, #148]	@ (80059f8 <SPI_EndRxTxTransaction+0xcc>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a25      	ldr	r2, [pc, #148]	@ (80059fc <SPI_EndRxTxTransaction+0xd0>)
 8005966:	fba2 2303 	umull	r2, r3, r2, r3
 800596a:	0d5b      	lsrs	r3, r3, #21
 800596c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005970:	fb02 f303 	mul.w	r3, r2, r3
 8005974:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800597e:	d112      	bne.n	80059a6 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	2200      	movs	r2, #0
 8005988:	2180      	movs	r1, #128	@ 0x80
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f7ff fe34 	bl	80055f8 <SPI_WaitFlagStateUntilTimeout>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d016      	beq.n	80059c4 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800599a:	f043 0220 	orr.w	r2, r3, #32
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80059a2:	2303      	movs	r3, #3
 80059a4:	e023      	b.n	80059ee <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00a      	beq.n	80059c2 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	3b01      	subs	r3, #1
 80059b0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059bc:	2b80      	cmp	r3, #128	@ 0x80
 80059be:	d0f2      	beq.n	80059a6 <SPI_EndRxTxTransaction+0x7a>
 80059c0:	e000      	b.n	80059c4 <SPI_EndRxTxTransaction+0x98>
        break;
 80059c2:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f7ff fe99 	bl	8005708 <SPI_WaitFifoStateUntilTimeout>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d007      	beq.n	80059ec <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e0:	f043 0220 	orr.w	r2, r3, #32
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e000      	b.n	80059ee <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3718      	adds	r7, #24
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	20000000 	.word	0x20000000
 80059fc:	165e9f81 	.word	0x165e9f81

08005a00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e049      	b.n	8005aa6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d106      	bne.n	8005a2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7fb fc1c 	bl	8001264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2202      	movs	r2, #2
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	3304      	adds	r3, #4
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	4610      	mov	r0, r2
 8005a40:	f000 fb6e 	bl	8006120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b082      	sub	sp, #8
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d101      	bne.n	8005ac0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e049      	b.n	8005b54 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d106      	bne.n	8005ada <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f841 	bl	8005b5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2202      	movs	r2, #2
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	3304      	adds	r3, #4
 8005aea:	4619      	mov	r1, r3
 8005aec:	4610      	mov	r0, r2
 8005aee:	f000 fb17 	bl	8006120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d109      	bne.n	8005b94 <HAL_TIM_PWM_Start+0x24>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	bf14      	ite	ne
 8005b8c:	2301      	movne	r3, #1
 8005b8e:	2300      	moveq	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	e03c      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	d109      	bne.n	8005bae <HAL_TIM_PWM_Start+0x3e>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	bf14      	ite	ne
 8005ba6:	2301      	movne	r3, #1
 8005ba8:	2300      	moveq	r3, #0
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	e02f      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b08      	cmp	r3, #8
 8005bb2:	d109      	bne.n	8005bc8 <HAL_TIM_PWM_Start+0x58>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	bf14      	ite	ne
 8005bc0:	2301      	movne	r3, #1
 8005bc2:	2300      	moveq	r3, #0
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	e022      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b0c      	cmp	r3, #12
 8005bcc:	d109      	bne.n	8005be2 <HAL_TIM_PWM_Start+0x72>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	bf14      	ite	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	2300      	moveq	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	e015      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d109      	bne.n	8005bfc <HAL_TIM_PWM_Start+0x8c>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	bf14      	ite	ne
 8005bf4:	2301      	movne	r3, #1
 8005bf6:	2300      	moveq	r3, #0
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	e008      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	bf14      	ite	ne
 8005c08:	2301      	movne	r3, #1
 8005c0a:	2300      	moveq	r3, #0
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e092      	b.n	8005d3c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d104      	bne.n	8005c26 <HAL_TIM_PWM_Start+0xb6>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c24:	e023      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d104      	bne.n	8005c36 <HAL_TIM_PWM_Start+0xc6>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c34:	e01b      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d104      	bne.n	8005c46 <HAL_TIM_PWM_Start+0xd6>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c44:	e013      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b0c      	cmp	r3, #12
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_PWM_Start+0xe6>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c54:	e00b      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d104      	bne.n	8005c66 <HAL_TIM_PWM_Start+0xf6>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c64:	e003      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2202      	movs	r2, #2
 8005c6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2201      	movs	r2, #1
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 fdf0 	bl	800685c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a30      	ldr	r2, [pc, #192]	@ (8005d44 <HAL_TIM_PWM_Start+0x1d4>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d004      	beq.n	8005c90 <HAL_TIM_PWM_Start+0x120>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8005d48 <HAL_TIM_PWM_Start+0x1d8>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d101      	bne.n	8005c94 <HAL_TIM_PWM_Start+0x124>
 8005c90:	2301      	movs	r3, #1
 8005c92:	e000      	b.n	8005c96 <HAL_TIM_PWM_Start+0x126>
 8005c94:	2300      	movs	r3, #0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d007      	beq.n	8005caa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ca8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a25      	ldr	r2, [pc, #148]	@ (8005d44 <HAL_TIM_PWM_Start+0x1d4>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d022      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cbc:	d01d      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a22      	ldr	r2, [pc, #136]	@ (8005d4c <HAL_TIM_PWM_Start+0x1dc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d018      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a20      	ldr	r2, [pc, #128]	@ (8005d50 <HAL_TIM_PWM_Start+0x1e0>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d013      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8005d54 <HAL_TIM_PWM_Start+0x1e4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d00e      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a19      	ldr	r2, [pc, #100]	@ (8005d48 <HAL_TIM_PWM_Start+0x1d8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d009      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a1b      	ldr	r2, [pc, #108]	@ (8005d58 <HAL_TIM_PWM_Start+0x1e8>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d004      	beq.n	8005cfa <HAL_TIM_PWM_Start+0x18a>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a19      	ldr	r2, [pc, #100]	@ (8005d5c <HAL_TIM_PWM_Start+0x1ec>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d115      	bne.n	8005d26 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689a      	ldr	r2, [r3, #8]
 8005d00:	4b17      	ldr	r3, [pc, #92]	@ (8005d60 <HAL_TIM_PWM_Start+0x1f0>)
 8005d02:	4013      	ands	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2b06      	cmp	r3, #6
 8005d0a:	d015      	beq.n	8005d38 <HAL_TIM_PWM_Start+0x1c8>
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d12:	d011      	beq.n	8005d38 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f042 0201 	orr.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d24:	e008      	b.n	8005d38 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f042 0201 	orr.w	r2, r2, #1
 8005d34:	601a      	str	r2, [r3, #0]
 8005d36:	e000      	b.n	8005d3a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	40010000 	.word	0x40010000
 8005d48:	40010400 	.word	0x40010400
 8005d4c:	40000400 	.word	0x40000400
 8005d50:	40000800 	.word	0x40000800
 8005d54:	40000c00 	.word	0x40000c00
 8005d58:	40014000 	.word	0x40014000
 8005d5c:	40001800 	.word	0x40001800
 8005d60:	00010007 	.word	0x00010007

08005d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b086      	sub	sp, #24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d101      	bne.n	8005d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d7e:	2302      	movs	r3, #2
 8005d80:	e0ff      	b.n	8005f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b14      	cmp	r3, #20
 8005d8e:	f200 80f0 	bhi.w	8005f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d92:	a201      	add	r2, pc, #4	@ (adr r2, 8005d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d98:	08005ded 	.word	0x08005ded
 8005d9c:	08005f73 	.word	0x08005f73
 8005da0:	08005f73 	.word	0x08005f73
 8005da4:	08005f73 	.word	0x08005f73
 8005da8:	08005e2d 	.word	0x08005e2d
 8005dac:	08005f73 	.word	0x08005f73
 8005db0:	08005f73 	.word	0x08005f73
 8005db4:	08005f73 	.word	0x08005f73
 8005db8:	08005e6f 	.word	0x08005e6f
 8005dbc:	08005f73 	.word	0x08005f73
 8005dc0:	08005f73 	.word	0x08005f73
 8005dc4:	08005f73 	.word	0x08005f73
 8005dc8:	08005eaf 	.word	0x08005eaf
 8005dcc:	08005f73 	.word	0x08005f73
 8005dd0:	08005f73 	.word	0x08005f73
 8005dd4:	08005f73 	.word	0x08005f73
 8005dd8:	08005ef1 	.word	0x08005ef1
 8005ddc:	08005f73 	.word	0x08005f73
 8005de0:	08005f73 	.word	0x08005f73
 8005de4:	08005f73 	.word	0x08005f73
 8005de8:	08005f31 	.word	0x08005f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fa3a 	bl	800626c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0208 	orr.w	r2, r2, #8
 8005e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f022 0204 	bic.w	r2, r2, #4
 8005e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6999      	ldr	r1, [r3, #24]
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	619a      	str	r2, [r3, #24]
      break;
 8005e2a:	e0a5      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68b9      	ldr	r1, [r7, #8]
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fa8c 	bl	8006350 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699a      	ldr	r2, [r3, #24]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699a      	ldr	r2, [r3, #24]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6999      	ldr	r1, [r3, #24]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	021a      	lsls	r2, r3, #8
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	619a      	str	r2, [r3, #24]
      break;
 8005e6c:	e084      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68b9      	ldr	r1, [r7, #8]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fae3 	bl	8006440 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f042 0208 	orr.w	r2, r2, #8
 8005e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69da      	ldr	r2, [r3, #28]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f022 0204 	bic.w	r2, r2, #4
 8005e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69d9      	ldr	r1, [r3, #28]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	691a      	ldr	r2, [r3, #16]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	430a      	orrs	r2, r1
 8005eaa:	61da      	str	r2, [r3, #28]
      break;
 8005eac:	e064      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	68b9      	ldr	r1, [r7, #8]
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 fb39 	bl	800652c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	69da      	ldr	r2, [r3, #28]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	69da      	ldr	r2, [r3, #28]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	69d9      	ldr	r1, [r3, #28]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	021a      	lsls	r2, r3, #8
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	61da      	str	r2, [r3, #28]
      break;
 8005eee:	e043      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68b9      	ldr	r1, [r7, #8]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fb70 	bl	80065dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0208 	orr.w	r2, r2, #8
 8005f0a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0204 	bic.w	r2, r2, #4
 8005f1a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	691a      	ldr	r2, [r3, #16]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005f2e:	e023      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68b9      	ldr	r1, [r7, #8]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 fba2 	bl	8006680 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	021a      	lsls	r2, r3, #8
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005f70:	e002      	b.n	8005f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	75fb      	strb	r3, [r7, #23]
      break;
 8005f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop

08005f8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f96:	2300      	movs	r3, #0
 8005f98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIM_ConfigClockSource+0x1c>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e0b4      	b.n	8006112 <HAL_TIM_ConfigClockSource+0x186>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2202      	movs	r2, #2
 8005fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	4b56      	ldr	r3, [pc, #344]	@ (800611c <HAL_TIM_ConfigClockSource+0x190>)
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fe0:	d03e      	beq.n	8006060 <HAL_TIM_ConfigClockSource+0xd4>
 8005fe2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fe6:	f200 8087 	bhi.w	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fee:	f000 8086 	beq.w	80060fe <HAL_TIM_ConfigClockSource+0x172>
 8005ff2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff6:	d87f      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ff8:	2b70      	cmp	r3, #112	@ 0x70
 8005ffa:	d01a      	beq.n	8006032 <HAL_TIM_ConfigClockSource+0xa6>
 8005ffc:	2b70      	cmp	r3, #112	@ 0x70
 8005ffe:	d87b      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006000:	2b60      	cmp	r3, #96	@ 0x60
 8006002:	d050      	beq.n	80060a6 <HAL_TIM_ConfigClockSource+0x11a>
 8006004:	2b60      	cmp	r3, #96	@ 0x60
 8006006:	d877      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006008:	2b50      	cmp	r3, #80	@ 0x50
 800600a:	d03c      	beq.n	8006086 <HAL_TIM_ConfigClockSource+0xfa>
 800600c:	2b50      	cmp	r3, #80	@ 0x50
 800600e:	d873      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006010:	2b40      	cmp	r3, #64	@ 0x40
 8006012:	d058      	beq.n	80060c6 <HAL_TIM_ConfigClockSource+0x13a>
 8006014:	2b40      	cmp	r3, #64	@ 0x40
 8006016:	d86f      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006018:	2b30      	cmp	r3, #48	@ 0x30
 800601a:	d064      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 800601c:	2b30      	cmp	r3, #48	@ 0x30
 800601e:	d86b      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006020:	2b20      	cmp	r3, #32
 8006022:	d060      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006024:	2b20      	cmp	r3, #32
 8006026:	d867      	bhi.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
 8006028:	2b00      	cmp	r3, #0
 800602a:	d05c      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 800602c:	2b10      	cmp	r3, #16
 800602e:	d05a      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0x15a>
 8006030:	e062      	b.n	80060f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006042:	f000 fbeb 	bl	800681c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006054:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68ba      	ldr	r2, [r7, #8]
 800605c:	609a      	str	r2, [r3, #8]
      break;
 800605e:	e04f      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006070:	f000 fbd4 	bl	800681c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	689a      	ldr	r2, [r3, #8]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006082:	609a      	str	r2, [r3, #8]
      break;
 8006084:	e03c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006092:	461a      	mov	r2, r3
 8006094:	f000 fb48 	bl	8006728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2150      	movs	r1, #80	@ 0x50
 800609e:	4618      	mov	r0, r3
 80060a0:	f000 fba1 	bl	80067e6 <TIM_ITRx_SetConfig>
      break;
 80060a4:	e02c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060b2:	461a      	mov	r2, r3
 80060b4:	f000 fb67 	bl	8006786 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2160      	movs	r1, #96	@ 0x60
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 fb91 	bl	80067e6 <TIM_ITRx_SetConfig>
      break;
 80060c4:	e01c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060d2:	461a      	mov	r2, r3
 80060d4:	f000 fb28 	bl	8006728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2140      	movs	r1, #64	@ 0x40
 80060de:	4618      	mov	r0, r3
 80060e0:	f000 fb81 	bl	80067e6 <TIM_ITRx_SetConfig>
      break;
 80060e4:	e00c      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4619      	mov	r1, r3
 80060f0:	4610      	mov	r0, r2
 80060f2:	f000 fb78 	bl	80067e6 <TIM_ITRx_SetConfig>
      break;
 80060f6:	e003      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	73fb      	strb	r3, [r7, #15]
      break;
 80060fc:	e000      	b.n	8006100 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80060fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006110:	7bfb      	ldrb	r3, [r7, #15]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	fffeff88 	.word	0xfffeff88

08006120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a43      	ldr	r2, [pc, #268]	@ (8006240 <TIM_Base_SetConfig+0x120>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d013      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613e:	d00f      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a40      	ldr	r2, [pc, #256]	@ (8006244 <TIM_Base_SetConfig+0x124>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d00b      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a3f      	ldr	r2, [pc, #252]	@ (8006248 <TIM_Base_SetConfig+0x128>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d007      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a3e      	ldr	r2, [pc, #248]	@ (800624c <TIM_Base_SetConfig+0x12c>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d003      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a3d      	ldr	r2, [pc, #244]	@ (8006250 <TIM_Base_SetConfig+0x130>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d108      	bne.n	8006172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a32      	ldr	r2, [pc, #200]	@ (8006240 <TIM_Base_SetConfig+0x120>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d02b      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006180:	d027      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a2f      	ldr	r2, [pc, #188]	@ (8006244 <TIM_Base_SetConfig+0x124>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d023      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a2e      	ldr	r2, [pc, #184]	@ (8006248 <TIM_Base_SetConfig+0x128>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d01f      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a2d      	ldr	r2, [pc, #180]	@ (800624c <TIM_Base_SetConfig+0x12c>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d01b      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a2c      	ldr	r2, [pc, #176]	@ (8006250 <TIM_Base_SetConfig+0x130>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d017      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a2b      	ldr	r2, [pc, #172]	@ (8006254 <TIM_Base_SetConfig+0x134>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d013      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a2a      	ldr	r2, [pc, #168]	@ (8006258 <TIM_Base_SetConfig+0x138>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00f      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a29      	ldr	r2, [pc, #164]	@ (800625c <TIM_Base_SetConfig+0x13c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00b      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a28      	ldr	r2, [pc, #160]	@ (8006260 <TIM_Base_SetConfig+0x140>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d007      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a27      	ldr	r2, [pc, #156]	@ (8006264 <TIM_Base_SetConfig+0x144>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d003      	beq.n	80061d2 <TIM_Base_SetConfig+0xb2>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a26      	ldr	r2, [pc, #152]	@ (8006268 <TIM_Base_SetConfig+0x148>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d108      	bne.n	80061e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	689a      	ldr	r2, [r3, #8]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a0e      	ldr	r2, [pc, #56]	@ (8006240 <TIM_Base_SetConfig+0x120>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d003      	beq.n	8006212 <TIM_Base_SetConfig+0xf2>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a10      	ldr	r2, [pc, #64]	@ (8006250 <TIM_Base_SetConfig+0x130>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d103      	bne.n	800621a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	691a      	ldr	r2, [r3, #16]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f043 0204 	orr.w	r2, r3, #4
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68fa      	ldr	r2, [r7, #12]
 8006230:	601a      	str	r2, [r3, #0]
}
 8006232:	bf00      	nop
 8006234:	3714      	adds	r7, #20
 8006236:	46bd      	mov	sp, r7
 8006238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	40010000 	.word	0x40010000
 8006244:	40000400 	.word	0x40000400
 8006248:	40000800 	.word	0x40000800
 800624c:	40000c00 	.word	0x40000c00
 8006250:	40010400 	.word	0x40010400
 8006254:	40014000 	.word	0x40014000
 8006258:	40014400 	.word	0x40014400
 800625c:	40014800 	.word	0x40014800
 8006260:	40001800 	.word	0x40001800
 8006264:	40001c00 	.word	0x40001c00
 8006268:	40002000 	.word	0x40002000

0800626c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f023 0201 	bic.w	r2, r3, #1
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	4b2b      	ldr	r3, [pc, #172]	@ (8006344 <TIM_OC1_SetConfig+0xd8>)
 8006298:	4013      	ands	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	f023 0303 	bic.w	r3, r3, #3
 80062a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	4313      	orrs	r3, r2
 80062ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	f023 0302 	bic.w	r3, r3, #2
 80062b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4313      	orrs	r3, r2
 80062be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a21      	ldr	r2, [pc, #132]	@ (8006348 <TIM_OC1_SetConfig+0xdc>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d003      	beq.n	80062d0 <TIM_OC1_SetConfig+0x64>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a20      	ldr	r2, [pc, #128]	@ (800634c <TIM_OC1_SetConfig+0xe0>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d10c      	bne.n	80062ea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f023 0308 	bic.w	r3, r3, #8
 80062d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	4313      	orrs	r3, r2
 80062e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f023 0304 	bic.w	r3, r3, #4
 80062e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	4a16      	ldr	r2, [pc, #88]	@ (8006348 <TIM_OC1_SetConfig+0xdc>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d003      	beq.n	80062fa <TIM_OC1_SetConfig+0x8e>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	4a15      	ldr	r2, [pc, #84]	@ (800634c <TIM_OC1_SetConfig+0xe0>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d111      	bne.n	800631e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	4313      	orrs	r3, r2
 8006312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	4313      	orrs	r3, r2
 800631c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	621a      	str	r2, [r3, #32]
}
 8006338:	bf00      	nop
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	fffeff8f 	.word	0xfffeff8f
 8006348:	40010000 	.word	0x40010000
 800634c:	40010400 	.word	0x40010400

08006350 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006350:	b480      	push	{r7}
 8006352:	b087      	sub	sp, #28
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
 8006358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	f023 0210 	bic.w	r2, r3, #16
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	699b      	ldr	r3, [r3, #24]
 8006376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	4b2e      	ldr	r3, [pc, #184]	@ (8006434 <TIM_OC2_SetConfig+0xe4>)
 800637c:	4013      	ands	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	021b      	lsls	r3, r3, #8
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f023 0320 	bic.w	r3, r3, #32
 800639a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	011b      	lsls	r3, r3, #4
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a23      	ldr	r2, [pc, #140]	@ (8006438 <TIM_OC2_SetConfig+0xe8>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d003      	beq.n	80063b8 <TIM_OC2_SetConfig+0x68>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a22      	ldr	r2, [pc, #136]	@ (800643c <TIM_OC2_SetConfig+0xec>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d10d      	bne.n	80063d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	011b      	lsls	r3, r3, #4
 80063c6:	697a      	ldr	r2, [r7, #20]
 80063c8:	4313      	orrs	r3, r2
 80063ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a18      	ldr	r2, [pc, #96]	@ (8006438 <TIM_OC2_SetConfig+0xe8>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d003      	beq.n	80063e4 <TIM_OC2_SetConfig+0x94>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a17      	ldr	r2, [pc, #92]	@ (800643c <TIM_OC2_SetConfig+0xec>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d113      	bne.n	800640c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	4313      	orrs	r3, r2
 80063fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	693a      	ldr	r2, [r7, #16]
 8006410:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685a      	ldr	r2, [r3, #4]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	621a      	str	r2, [r3, #32]
}
 8006426:	bf00      	nop
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	feff8fff 	.word	0xfeff8fff
 8006438:	40010000 	.word	0x40010000
 800643c:	40010400 	.word	0x40010400

08006440 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006440:	b480      	push	{r7}
 8006442:	b087      	sub	sp, #28
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	69db      	ldr	r3, [r3, #28]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	4b2d      	ldr	r3, [pc, #180]	@ (8006520 <TIM_OC3_SetConfig+0xe0>)
 800646c:	4013      	ands	r3, r2
 800646e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f023 0303 	bic.w	r3, r3, #3
 8006476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	4313      	orrs	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	021b      	lsls	r3, r3, #8
 8006490:	697a      	ldr	r2, [r7, #20]
 8006492:	4313      	orrs	r3, r2
 8006494:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a22      	ldr	r2, [pc, #136]	@ (8006524 <TIM_OC3_SetConfig+0xe4>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d003      	beq.n	80064a6 <TIM_OC3_SetConfig+0x66>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a21      	ldr	r2, [pc, #132]	@ (8006528 <TIM_OC3_SetConfig+0xe8>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d10d      	bne.n	80064c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	021b      	lsls	r3, r3, #8
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a17      	ldr	r2, [pc, #92]	@ (8006524 <TIM_OC3_SetConfig+0xe4>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d003      	beq.n	80064d2 <TIM_OC3_SetConfig+0x92>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a16      	ldr	r2, [pc, #88]	@ (8006528 <TIM_OC3_SetConfig+0xe8>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d113      	bne.n	80064fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80064da:	693b      	ldr	r3, [r7, #16]
 80064dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80064e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	011b      	lsls	r3, r3, #4
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	011b      	lsls	r3, r3, #4
 80064f4:	693a      	ldr	r2, [r7, #16]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	621a      	str	r2, [r3, #32]
}
 8006514:	bf00      	nop
 8006516:	371c      	adds	r7, #28
 8006518:	46bd      	mov	sp, r7
 800651a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651e:	4770      	bx	lr
 8006520:	fffeff8f 	.word	0xfffeff8f
 8006524:	40010000 	.word	0x40010000
 8006528:	40010400 	.word	0x40010400

0800652c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800652c:	b480      	push	{r7}
 800652e:	b087      	sub	sp, #28
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a1b      	ldr	r3, [r3, #32]
 8006540:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4b1e      	ldr	r3, [pc, #120]	@ (80065d0 <TIM_OC4_SetConfig+0xa4>)
 8006558:	4013      	ands	r3, r2
 800655a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006562:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	021b      	lsls	r3, r3, #8
 800656a:	68fa      	ldr	r2, [r7, #12]
 800656c:	4313      	orrs	r3, r2
 800656e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006576:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	031b      	lsls	r3, r3, #12
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	4313      	orrs	r3, r2
 8006582:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a13      	ldr	r2, [pc, #76]	@ (80065d4 <TIM_OC4_SetConfig+0xa8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d003      	beq.n	8006594 <TIM_OC4_SetConfig+0x68>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a12      	ldr	r2, [pc, #72]	@ (80065d8 <TIM_OC4_SetConfig+0xac>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d109      	bne.n	80065a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800659a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	695b      	ldr	r3, [r3, #20]
 80065a0:	019b      	lsls	r3, r3, #6
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	685a      	ldr	r2, [r3, #4]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	621a      	str	r2, [r3, #32]
}
 80065c2:	bf00      	nop
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr
 80065ce:	bf00      	nop
 80065d0:	feff8fff 	.word	0xfeff8fff
 80065d4:	40010000 	.word	0x40010000
 80065d8:	40010400 	.word	0x40010400

080065dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	4b1b      	ldr	r3, [pc, #108]	@ (8006674 <TIM_OC5_SetConfig+0x98>)
 8006608:	4013      	ands	r3, r2
 800660a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800661c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	689b      	ldr	r3, [r3, #8]
 8006622:	041b      	lsls	r3, r3, #16
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	4313      	orrs	r3, r2
 8006628:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a12      	ldr	r2, [pc, #72]	@ (8006678 <TIM_OC5_SetConfig+0x9c>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d003      	beq.n	800663a <TIM_OC5_SetConfig+0x5e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a11      	ldr	r2, [pc, #68]	@ (800667c <TIM_OC5_SetConfig+0xa0>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d109      	bne.n	800664e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006640:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	697a      	ldr	r2, [r7, #20]
 8006652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	621a      	str	r2, [r3, #32]
}
 8006668:	bf00      	nop
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	fffeff8f 	.word	0xfffeff8f
 8006678:	40010000 	.word	0x40010000
 800667c:	40010400 	.word	0x40010400

08006680 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	4b1c      	ldr	r3, [pc, #112]	@ (800671c <TIM_OC6_SetConfig+0x9c>)
 80066ac:	4013      	ands	r3, r2
 80066ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	021b      	lsls	r3, r3, #8
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	051b      	lsls	r3, r3, #20
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a13      	ldr	r2, [pc, #76]	@ (8006720 <TIM_OC6_SetConfig+0xa0>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d003      	beq.n	80066e0 <TIM_OC6_SetConfig+0x60>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a12      	ldr	r2, [pc, #72]	@ (8006724 <TIM_OC6_SetConfig+0xa4>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d109      	bne.n	80066f4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	695b      	ldr	r3, [r3, #20]
 80066ec:	029b      	lsls	r3, r3, #10
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68fa      	ldr	r2, [r7, #12]
 80066fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	621a      	str	r2, [r3, #32]
}
 800670e:	bf00      	nop
 8006710:	371c      	adds	r7, #28
 8006712:	46bd      	mov	sp, r7
 8006714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop
 800671c:	feff8fff 	.word	0xfeff8fff
 8006720:	40010000 	.word	0x40010000
 8006724:	40010400 	.word	0x40010400

08006728 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006728:	b480      	push	{r7}
 800672a:	b087      	sub	sp, #28
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	6a1b      	ldr	r3, [r3, #32]
 8006738:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	f023 0201 	bic.w	r2, r3, #1
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	011b      	lsls	r3, r3, #4
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	4313      	orrs	r3, r2
 800675c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	f023 030a 	bic.w	r3, r3, #10
 8006764:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006766:	697a      	ldr	r2, [r7, #20]
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	4313      	orrs	r3, r2
 800676c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	693a      	ldr	r2, [r7, #16]
 8006772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	621a      	str	r2, [r3, #32]
}
 800677a:	bf00      	nop
 800677c:	371c      	adds	r7, #28
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006786:	b480      	push	{r7}
 8006788:	b087      	sub	sp, #28
 800678a:	af00      	add	r7, sp, #0
 800678c:	60f8      	str	r0, [r7, #12]
 800678e:	60b9      	str	r1, [r7, #8]
 8006790:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	f023 0210 	bic.w	r2, r3, #16
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	031b      	lsls	r3, r3, #12
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	011b      	lsls	r3, r3, #4
 80067c8:	697a      	ldr	r2, [r7, #20]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	693a      	ldr	r2, [r7, #16]
 80067d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	621a      	str	r2, [r3, #32]
}
 80067da:	bf00      	nop
 80067dc:	371c      	adds	r7, #28
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80067e6:	b480      	push	{r7}
 80067e8:	b085      	sub	sp, #20
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
 80067ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	4313      	orrs	r3, r2
 8006804:	f043 0307 	orr.w	r3, r3, #7
 8006808:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	609a      	str	r2, [r3, #8]
}
 8006810:	bf00      	nop
 8006812:	3714      	adds	r7, #20
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr

0800681c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800681c:	b480      	push	{r7}
 800681e:	b087      	sub	sp, #28
 8006820:	af00      	add	r7, sp, #0
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
 8006828:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006836:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	021a      	lsls	r2, r3, #8
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	431a      	orrs	r2, r3
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	4313      	orrs	r3, r2
 8006844:	697a      	ldr	r2, [r7, #20]
 8006846:	4313      	orrs	r3, r2
 8006848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	609a      	str	r2, [r3, #8]
}
 8006850:	bf00      	nop
 8006852:	371c      	adds	r7, #28
 8006854:	46bd      	mov	sp, r7
 8006856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685a:	4770      	bx	lr

0800685c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800685c:	b480      	push	{r7}
 800685e:	b087      	sub	sp, #28
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	f003 031f 	and.w	r3, r3, #31
 800686e:	2201      	movs	r2, #1
 8006870:	fa02 f303 	lsl.w	r3, r2, r3
 8006874:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6a1a      	ldr	r2, [r3, #32]
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	43db      	mvns	r3, r3
 800687e:	401a      	ands	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6a1a      	ldr	r2, [r3, #32]
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	f003 031f 	and.w	r3, r3, #31
 800688e:	6879      	ldr	r1, [r7, #4]
 8006890:	fa01 f303 	lsl.w	r3, r1, r3
 8006894:	431a      	orrs	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	621a      	str	r2, [r3, #32]
}
 800689a:	bf00      	nop
 800689c:	371c      	adds	r7, #28
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
	...

080068a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d101      	bne.n	80068c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068bc:	2302      	movs	r3, #2
 80068be:	e06d      	b.n	800699c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a30      	ldr	r2, [pc, #192]	@ (80069a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d004      	beq.n	80068f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a2f      	ldr	r2, [pc, #188]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d108      	bne.n	8006906 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80068fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	4313      	orrs	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800690c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	4313      	orrs	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a20      	ldr	r2, [pc, #128]	@ (80069a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d022      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006932:	d01d      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a1d      	ldr	r2, [pc, #116]	@ (80069b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d018      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a1c      	ldr	r2, [pc, #112]	@ (80069b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d013      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a1a      	ldr	r2, [pc, #104]	@ (80069b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d00e      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a15      	ldr	r2, [pc, #84]	@ (80069ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d009      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a16      	ldr	r2, [pc, #88]	@ (80069bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d004      	beq.n	8006970 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a15      	ldr	r2, [pc, #84]	@ (80069c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d10c      	bne.n	800698a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006976:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	4313      	orrs	r3, r2
 8006980:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2201      	movs	r2, #1
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3714      	adds	r7, #20
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	40010000 	.word	0x40010000
 80069ac:	40010400 	.word	0x40010400
 80069b0:	40000400 	.word	0x40000400
 80069b4:	40000800 	.word	0x40000800
 80069b8:	40000c00 	.word	0x40000c00
 80069bc:	40014000 	.word	0x40014000
 80069c0:	40001800 	.word	0x40001800

080069c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80069c4:	b084      	sub	sp, #16
 80069c6:	b580      	push	{r7, lr}
 80069c8:	b084      	sub	sp, #16
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
 80069ce:	f107 001c 	add.w	r0, r7, #28
 80069d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80069d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d127      	bne.n	8006a2e <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68da      	ldr	r2, [r3, #12]
 80069ee:	4b3a      	ldr	r3, [pc, #232]	@ (8006ad8 <USB_CoreInit+0x114>)
 80069f0:	4013      	ands	r3, r2
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f043 0210 	orr.w	r2, r3, #16
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d105      	bne.n	8006a22 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f001 fb20 	bl	8008068 <USB_CoreReset>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	73fb      	strb	r3, [r7, #15]
 8006a2c:	e03c      	b.n	8006aa8 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006a2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a32:	2b03      	cmp	r3, #3
 8006a34:	d127      	bne.n	8006a86 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	68da      	ldr	r2, [r3, #12]
 8006a46:	4b24      	ldr	r3, [pc, #144]	@ (8006ad8 <USB_CoreInit+0x114>)
 8006a48:	4013      	ands	r3, r2
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	f023 0210 	bic.w	r2, r3, #16
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8006a66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d105      	bne.n	8006a7a <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f001 faf4 	bl	8008068 <USB_CoreReset>
 8006a80:	4603      	mov	r3, r0
 8006a82:	73fb      	strb	r3, [r7, #15]
 8006a84:	e010      	b.n	8006aa8 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f001 fae8 	bl	8008068 <USB_CoreReset>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aa0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006aa8:	7fbb      	ldrb	r3, [r7, #30]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d10b      	bne.n	8006ac6 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	f043 0206 	orr.w	r2, r3, #6
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f043 0220 	orr.w	r2, r3, #32
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ac6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3710      	adds	r7, #16
 8006acc:	46bd      	mov	sp, r7
 8006ace:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ad2:	b004      	add	sp, #16
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	ffbdffbf 	.word	0xffbdffbf

08006adc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	4613      	mov	r3, r2
 8006ae8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006aea:	79fb      	ldrb	r3, [r7, #7]
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d165      	bne.n	8006bbc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	4a41      	ldr	r2, [pc, #260]	@ (8006bf8 <USB_SetTurnaroundTime+0x11c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d906      	bls.n	8006b06 <USB_SetTurnaroundTime+0x2a>
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	4a40      	ldr	r2, [pc, #256]	@ (8006bfc <USB_SetTurnaroundTime+0x120>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d202      	bcs.n	8006b06 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006b00:	230f      	movs	r3, #15
 8006b02:	617b      	str	r3, [r7, #20]
 8006b04:	e062      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	4a3c      	ldr	r2, [pc, #240]	@ (8006bfc <USB_SetTurnaroundTime+0x120>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d306      	bcc.n	8006b1c <USB_SetTurnaroundTime+0x40>
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	4a3b      	ldr	r2, [pc, #236]	@ (8006c00 <USB_SetTurnaroundTime+0x124>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d202      	bcs.n	8006b1c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006b16:	230e      	movs	r3, #14
 8006b18:	617b      	str	r3, [r7, #20]
 8006b1a:	e057      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4a38      	ldr	r2, [pc, #224]	@ (8006c00 <USB_SetTurnaroundTime+0x124>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d306      	bcc.n	8006b32 <USB_SetTurnaroundTime+0x56>
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	4a37      	ldr	r2, [pc, #220]	@ (8006c04 <USB_SetTurnaroundTime+0x128>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d202      	bcs.n	8006b32 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006b2c:	230d      	movs	r3, #13
 8006b2e:	617b      	str	r3, [r7, #20]
 8006b30:	e04c      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	4a33      	ldr	r2, [pc, #204]	@ (8006c04 <USB_SetTurnaroundTime+0x128>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d306      	bcc.n	8006b48 <USB_SetTurnaroundTime+0x6c>
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	4a32      	ldr	r2, [pc, #200]	@ (8006c08 <USB_SetTurnaroundTime+0x12c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d802      	bhi.n	8006b48 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006b42:	230c      	movs	r3, #12
 8006b44:	617b      	str	r3, [r7, #20]
 8006b46:	e041      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	4a2f      	ldr	r2, [pc, #188]	@ (8006c08 <USB_SetTurnaroundTime+0x12c>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d906      	bls.n	8006b5e <USB_SetTurnaroundTime+0x82>
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	4a2e      	ldr	r2, [pc, #184]	@ (8006c0c <USB_SetTurnaroundTime+0x130>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d802      	bhi.n	8006b5e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006b58:	230b      	movs	r3, #11
 8006b5a:	617b      	str	r3, [r7, #20]
 8006b5c:	e036      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	4a2a      	ldr	r2, [pc, #168]	@ (8006c0c <USB_SetTurnaroundTime+0x130>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d906      	bls.n	8006b74 <USB_SetTurnaroundTime+0x98>
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	4a29      	ldr	r2, [pc, #164]	@ (8006c10 <USB_SetTurnaroundTime+0x134>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d802      	bhi.n	8006b74 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006b6e:	230a      	movs	r3, #10
 8006b70:	617b      	str	r3, [r7, #20]
 8006b72:	e02b      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	4a26      	ldr	r2, [pc, #152]	@ (8006c10 <USB_SetTurnaroundTime+0x134>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d906      	bls.n	8006b8a <USB_SetTurnaroundTime+0xae>
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	4a25      	ldr	r2, [pc, #148]	@ (8006c14 <USB_SetTurnaroundTime+0x138>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d202      	bcs.n	8006b8a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006b84:	2309      	movs	r3, #9
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	e020      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	4a21      	ldr	r2, [pc, #132]	@ (8006c14 <USB_SetTurnaroundTime+0x138>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d306      	bcc.n	8006ba0 <USB_SetTurnaroundTime+0xc4>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	4a20      	ldr	r2, [pc, #128]	@ (8006c18 <USB_SetTurnaroundTime+0x13c>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d802      	bhi.n	8006ba0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006b9a:	2308      	movs	r3, #8
 8006b9c:	617b      	str	r3, [r7, #20]
 8006b9e:	e015      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	4a1d      	ldr	r2, [pc, #116]	@ (8006c18 <USB_SetTurnaroundTime+0x13c>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d906      	bls.n	8006bb6 <USB_SetTurnaroundTime+0xda>
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	4a1c      	ldr	r2, [pc, #112]	@ (8006c1c <USB_SetTurnaroundTime+0x140>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d202      	bcs.n	8006bb6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006bb0:	2307      	movs	r3, #7
 8006bb2:	617b      	str	r3, [r7, #20]
 8006bb4:	e00a      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006bb6:	2306      	movs	r3, #6
 8006bb8:	617b      	str	r3, [r7, #20]
 8006bba:	e007      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d102      	bne.n	8006bc8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006bc2:	2309      	movs	r3, #9
 8006bc4:	617b      	str	r3, [r7, #20]
 8006bc6:	e001      	b.n	8006bcc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006bc8:	2309      	movs	r3, #9
 8006bca:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	68da      	ldr	r2, [r3, #12]
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	029b      	lsls	r3, r3, #10
 8006be0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006be4:	431a      	orrs	r2, r3
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	371c      	adds	r7, #28
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	00d8acbf 	.word	0x00d8acbf
 8006bfc:	00e4e1c0 	.word	0x00e4e1c0
 8006c00:	00f42400 	.word	0x00f42400
 8006c04:	01067380 	.word	0x01067380
 8006c08:	011a499f 	.word	0x011a499f
 8006c0c:	01312cff 	.word	0x01312cff
 8006c10:	014ca43f 	.word	0x014ca43f
 8006c14:	016e3600 	.word	0x016e3600
 8006c18:	01a6ab1f 	.word	0x01a6ab1f
 8006c1c:	01e84800 	.word	0x01e84800

08006c20 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	f043 0201 	orr.w	r2, r3, #1
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c34:	2300      	movs	r3, #0
}
 8006c36:	4618      	mov	r0, r3
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr

08006c42 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b083      	sub	sp, #12
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f023 0201 	bic.w	r2, r3, #1
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c70:	2300      	movs	r3, #0
 8006c72:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c80:	78fb      	ldrb	r3, [r7, #3]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d115      	bne.n	8006cb2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c92:	200a      	movs	r0, #10
 8006c94:	f7fa fc70 	bl	8001578 <HAL_Delay>
      ms += 10U;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	330a      	adds	r3, #10
 8006c9c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f001 f951 	bl	8007f46 <USB_GetMode>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d01e      	beq.n	8006ce8 <USB_SetCurrentMode+0x84>
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2bc7      	cmp	r3, #199	@ 0xc7
 8006cae:	d9f0      	bls.n	8006c92 <USB_SetCurrentMode+0x2e>
 8006cb0:	e01a      	b.n	8006ce8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006cb2:	78fb      	ldrb	r3, [r7, #3]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d115      	bne.n	8006ce4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006cc4:	200a      	movs	r0, #10
 8006cc6:	f7fa fc57 	bl	8001578 <HAL_Delay>
      ms += 10U;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	330a      	adds	r3, #10
 8006cce:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f001 f938 	bl	8007f46 <USB_GetMode>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d005      	beq.n	8006ce8 <USB_SetCurrentMode+0x84>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ce0:	d9f0      	bls.n	8006cc4 <USB_SetCurrentMode+0x60>
 8006ce2:	e001      	b.n	8006ce8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e005      	b.n	8006cf4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2bc8      	cmp	r3, #200	@ 0xc8
 8006cec:	d101      	bne.n	8006cf2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e000      	b.n	8006cf4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006cfc:	b084      	sub	sp, #16
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b086      	sub	sp, #24
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
 8006d06:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006d0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006d16:	2300      	movs	r3, #0
 8006d18:	613b      	str	r3, [r7, #16]
 8006d1a:	e009      	b.n	8006d30 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006d1c:	687a      	ldr	r2, [r7, #4]
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	3340      	adds	r3, #64	@ 0x40
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	4413      	add	r3, r2
 8006d26:	2200      	movs	r2, #0
 8006d28:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	613b      	str	r3, [r7, #16]
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	2b0e      	cmp	r3, #14
 8006d34:	d9f2      	bls.n	8006d1c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006d36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d11c      	bne.n	8006d78 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	68fa      	ldr	r2, [r7, #12]
 8006d48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d4c:	f043 0302 	orr.w	r3, r3, #2
 8006d50:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d56:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	601a      	str	r2, [r3, #0]
 8006d76:	e005      	b.n	8006d84 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d7c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d90:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d10d      	bne.n	8006db4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006d98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006da0:	2100      	movs	r1, #0
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f97a 	bl	800709c <USB_SetDevSpeed>
 8006da8:	e01a      	b.n	8006de0 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006daa:	2101      	movs	r1, #1
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f000 f975 	bl	800709c <USB_SetDevSpeed>
 8006db2:	e015      	b.n	8006de0 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006db4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006db8:	2b03      	cmp	r3, #3
 8006dba:	d10d      	bne.n	8006dd8 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006dbc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d104      	bne.n	8006dce <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f968 	bl	800709c <USB_SetDevSpeed>
 8006dcc:	e008      	b.n	8006de0 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006dce:	2101      	movs	r1, #1
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 f963 	bl	800709c <USB_SetDevSpeed>
 8006dd6:	e003      	b.n	8006de0 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006dd8:	2103      	movs	r1, #3
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f000 f95e 	bl	800709c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006de0:	2110      	movs	r1, #16
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f000 f8fa 	bl	8006fdc <USB_FlushTxFifo>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f924 	bl	8007040 <USB_FlushRxFifo>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d001      	beq.n	8006e02 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e08:	461a      	mov	r2, r3
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e14:	461a      	mov	r2, r3
 8006e16:	2300      	movs	r3, #0
 8006e18:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e20:	461a      	mov	r2, r3
 8006e22:	2300      	movs	r3, #0
 8006e24:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e26:	2300      	movs	r3, #0
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	e043      	b.n	8006eb4 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e2c:	693b      	ldr	r3, [r7, #16]
 8006e2e:	015a      	lsls	r2, r3, #5
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	4413      	add	r3, r2
 8006e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006e42:	d118      	bne.n	8006e76 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d10a      	bne.n	8006e60 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e56:	461a      	mov	r2, r3
 8006e58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006e5c:	6013      	str	r3, [r2, #0]
 8006e5e:	e013      	b.n	8006e88 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	015a      	lsls	r2, r3, #5
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	4413      	add	r3, r2
 8006e68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006e72:	6013      	str	r3, [r2, #0]
 8006e74:	e008      	b.n	8006e88 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	015a      	lsls	r2, r3, #5
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	4413      	add	r3, r2
 8006e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e82:	461a      	mov	r2, r3
 8006e84:	2300      	movs	r3, #0
 8006e86:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	015a      	lsls	r2, r3, #5
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	4413      	add	r3, r2
 8006e90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e94:	461a      	mov	r2, r3
 8006e96:	2300      	movs	r3, #0
 8006e98:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	015a      	lsls	r2, r3, #5
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006eac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	613b      	str	r3, [r7, #16]
 8006eb4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006eb8:	461a      	mov	r2, r3
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d3b5      	bcc.n	8006e2c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	613b      	str	r3, [r7, #16]
 8006ec4:	e043      	b.n	8006f4e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	015a      	lsls	r2, r3, #5
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	4413      	add	r3, r2
 8006ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ed8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006edc:	d118      	bne.n	8006f10 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10a      	bne.n	8006efa <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006ef6:	6013      	str	r3, [r2, #0]
 8006ef8:	e013      	b.n	8006f22 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	015a      	lsls	r2, r3, #5
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	4413      	add	r3, r2
 8006f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f06:	461a      	mov	r2, r3
 8006f08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f0c:	6013      	str	r3, [r2, #0]
 8006f0e:	e008      	b.n	8006f22 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	015a      	lsls	r2, r3, #5
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	4413      	add	r3, r2
 8006f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	2300      	movs	r3, #0
 8006f20:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	015a      	lsls	r2, r3, #5
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	4413      	add	r3, r2
 8006f2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f2e:	461a      	mov	r2, r3
 8006f30:	2300      	movs	r3, #0
 8006f32:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	015a      	lsls	r2, r3, #5
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f40:	461a      	mov	r2, r3
 8006f42:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	613b      	str	r3, [r7, #16]
 8006f4e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006f52:	461a      	mov	r2, r3
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d3b5      	bcc.n	8006ec6 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	68fa      	ldr	r2, [r7, #12]
 8006f64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f6c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006f7a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006f7c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d105      	bne.n	8006f90 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	f043 0210 	orr.w	r2, r3, #16
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	699a      	ldr	r2, [r3, #24]
 8006f94:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd4 <USB_DevInit+0x2d8>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006f9c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d005      	beq.n	8006fb0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	699b      	ldr	r3, [r3, #24]
 8006fa8:	f043 0208 	orr.w	r2, r3, #8
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006fb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d105      	bne.n	8006fc4 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	699a      	ldr	r2, [r3, #24]
 8006fbc:	4b06      	ldr	r3, [pc, #24]	@ (8006fd8 <USB_DevInit+0x2dc>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006fc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3718      	adds	r7, #24
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fd0:	b004      	add	sp, #16
 8006fd2:	4770      	bx	lr
 8006fd4:	803c3800 	.word	0x803c3800
 8006fd8:	40000004 	.word	0x40000004

08006fdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b085      	sub	sp, #20
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3301      	adds	r3, #1
 8006fee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006ff6:	d901      	bls.n	8006ffc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e01b      	b.n	8007034 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	2b00      	cmp	r3, #0
 8007002:	daf2      	bge.n	8006fea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007004:	2300      	movs	r3, #0
 8007006:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	019b      	lsls	r3, r3, #6
 800700c:	f043 0220 	orr.w	r2, r3, #32
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	3301      	adds	r3, #1
 8007018:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007020:	d901      	bls.n	8007026 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e006      	b.n	8007034 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	f003 0320 	and.w	r3, r3, #32
 800702e:	2b20      	cmp	r3, #32
 8007030:	d0f0      	beq.n	8007014 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3714      	adds	r7, #20
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007048:	2300      	movs	r3, #0
 800704a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	3301      	adds	r3, #1
 8007050:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007058:	d901      	bls.n	800705e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800705a:	2303      	movs	r3, #3
 800705c:	e018      	b.n	8007090 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	daf2      	bge.n	800704c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007066:	2300      	movs	r3, #0
 8007068:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2210      	movs	r2, #16
 800706e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	3301      	adds	r3, #1
 8007074:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800707c:	d901      	bls.n	8007082 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e006      	b.n	8007090 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	691b      	ldr	r3, [r3, #16]
 8007086:	f003 0310 	and.w	r3, r3, #16
 800708a:	2b10      	cmp	r3, #16
 800708c:	d0f0      	beq.n	8007070 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800708e:	2300      	movs	r3, #0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3714      	adds	r7, #20
 8007094:	46bd      	mov	sp, r7
 8007096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709a:	4770      	bx	lr

0800709c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
 80070a4:	460b      	mov	r3, r1
 80070a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	78fb      	ldrb	r3, [r7, #3]
 80070b6:	68f9      	ldr	r1, [r7, #12]
 80070b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80070bc:	4313      	orrs	r3, r2
 80070be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3714      	adds	r7, #20
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b087      	sub	sp, #28
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f003 0306 	and.w	r3, r3, #6
 80070e6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d102      	bne.n	80070f4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80070ee:	2300      	movs	r3, #0
 80070f0:	75fb      	strb	r3, [r7, #23]
 80070f2:	e00a      	b.n	800710a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d002      	beq.n	8007100 <USB_GetDevSpeed+0x32>
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2b06      	cmp	r3, #6
 80070fe:	d102      	bne.n	8007106 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007100:	2302      	movs	r3, #2
 8007102:	75fb      	strb	r3, [r7, #23]
 8007104:	e001      	b.n	800710a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007106:	230f      	movs	r3, #15
 8007108:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800710a:	7dfb      	ldrb	r3, [r7, #23]
}
 800710c:	4618      	mov	r0, r3
 800710e:	371c      	adds	r7, #28
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	785b      	ldrb	r3, [r3, #1]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d139      	bne.n	80071a8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800713a:	69da      	ldr	r2, [r3, #28]
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	781b      	ldrb	r3, [r3, #0]
 8007140:	f003 030f 	and.w	r3, r3, #15
 8007144:	2101      	movs	r1, #1
 8007146:	fa01 f303 	lsl.w	r3, r1, r3
 800714a:	b29b      	uxth	r3, r3
 800714c:	68f9      	ldr	r1, [r7, #12]
 800714e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007152:	4313      	orrs	r3, r2
 8007154:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	015a      	lsls	r2, r3, #5
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	4413      	add	r3, r2
 800715e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d153      	bne.n	8007214 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	015a      	lsls	r2, r3, #5
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	4413      	add	r3, r2
 8007174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	791b      	ldrb	r3, [r3, #4]
 8007186:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007188:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	059b      	lsls	r3, r3, #22
 800718e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007190:	431a      	orrs	r2, r3
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	0159      	lsls	r1, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	440b      	add	r3, r1
 800719a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800719e:	4619      	mov	r1, r3
 80071a0:	4b20      	ldr	r3, [pc, #128]	@ (8007224 <USB_ActivateEndpoint+0x10c>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	600b      	str	r3, [r1, #0]
 80071a6:	e035      	b.n	8007214 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ae:	69da      	ldr	r2, [r3, #28]
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	f003 030f 	and.w	r3, r3, #15
 80071b8:	2101      	movs	r1, #1
 80071ba:	fa01 f303 	lsl.w	r3, r1, r3
 80071be:	041b      	lsls	r3, r3, #16
 80071c0:	68f9      	ldr	r1, [r7, #12]
 80071c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071c6:	4313      	orrs	r3, r2
 80071c8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	015a      	lsls	r2, r3, #5
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	4413      	add	r3, r2
 80071d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d119      	bne.n	8007214 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	791b      	ldrb	r3, [r3, #4]
 80071fa:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80071fc:	430b      	orrs	r3, r1
 80071fe:	431a      	orrs	r2, r3
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	0159      	lsls	r1, r3, #5
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	440b      	add	r3, r1
 8007208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800720c:	4619      	mov	r1, r3
 800720e:	4b05      	ldr	r3, [pc, #20]	@ (8007224 <USB_ActivateEndpoint+0x10c>)
 8007210:	4313      	orrs	r3, r2
 8007212:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3714      	adds	r7, #20
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	10008000 	.word	0x10008000

08007228 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	785b      	ldrb	r3, [r3, #1]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d161      	bne.n	8007308 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	015a      	lsls	r2, r3, #5
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	4413      	add	r3, r2
 800724c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007256:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800725a:	d11f      	bne.n	800729c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	015a      	lsls	r2, r3, #5
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	4413      	add	r3, r2
 8007264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68ba      	ldr	r2, [r7, #8]
 800726c:	0151      	lsls	r1, r2, #5
 800726e:	68fa      	ldr	r2, [r7, #12]
 8007270:	440a      	add	r2, r1
 8007272:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007276:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800727a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	4413      	add	r3, r2
 8007284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	0151      	lsls	r1, r2, #5
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	440a      	add	r2, r1
 8007292:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007296:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800729a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	781b      	ldrb	r3, [r3, #0]
 80072a8:	f003 030f 	and.w	r3, r3, #15
 80072ac:	2101      	movs	r1, #1
 80072ae:	fa01 f303 	lsl.w	r3, r1, r3
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	43db      	mvns	r3, r3
 80072b6:	68f9      	ldr	r1, [r7, #12]
 80072b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072bc:	4013      	ands	r3, r2
 80072be:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072c6:	69da      	ldr	r2, [r3, #28]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	f003 030f 	and.w	r3, r3, #15
 80072d0:	2101      	movs	r1, #1
 80072d2:	fa01 f303 	lsl.w	r3, r1, r3
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	43db      	mvns	r3, r3
 80072da:	68f9      	ldr	r1, [r7, #12]
 80072dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072e0:	4013      	ands	r3, r2
 80072e2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	0159      	lsls	r1, r3, #5
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	440b      	add	r3, r1
 80072fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072fe:	4619      	mov	r1, r3
 8007300:	4b35      	ldr	r3, [pc, #212]	@ (80073d8 <USB_DeactivateEndpoint+0x1b0>)
 8007302:	4013      	ands	r3, r2
 8007304:	600b      	str	r3, [r1, #0]
 8007306:	e060      	b.n	80073ca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800731a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800731e:	d11f      	bne.n	8007360 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	015a      	lsls	r2, r3, #5
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	0151      	lsls	r1, r2, #5
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	440a      	add	r2, r1
 8007336:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800733a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800733e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	015a      	lsls	r2, r3, #5
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	4413      	add	r3, r2
 8007348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	0151      	lsls	r1, r2, #5
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	440a      	add	r2, r1
 8007356:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800735a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800735e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007366:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	f003 030f 	and.w	r3, r3, #15
 8007370:	2101      	movs	r1, #1
 8007372:	fa01 f303 	lsl.w	r3, r1, r3
 8007376:	041b      	lsls	r3, r3, #16
 8007378:	43db      	mvns	r3, r3
 800737a:	68f9      	ldr	r1, [r7, #12]
 800737c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007380:	4013      	ands	r3, r2
 8007382:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800738a:	69da      	ldr	r2, [r3, #28]
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	781b      	ldrb	r3, [r3, #0]
 8007390:	f003 030f 	and.w	r3, r3, #15
 8007394:	2101      	movs	r1, #1
 8007396:	fa01 f303 	lsl.w	r3, r1, r3
 800739a:	041b      	lsls	r3, r3, #16
 800739c:	43db      	mvns	r3, r3
 800739e:	68f9      	ldr	r1, [r7, #12]
 80073a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073a4:	4013      	ands	r3, r2
 80073a6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	0159      	lsls	r1, r3, #5
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	440b      	add	r3, r1
 80073be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073c2:	4619      	mov	r1, r3
 80073c4:	4b05      	ldr	r3, [pc, #20]	@ (80073dc <USB_DeactivateEndpoint+0x1b4>)
 80073c6:	4013      	ands	r3, r2
 80073c8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3714      	adds	r7, #20
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	ec337800 	.word	0xec337800
 80073dc:	eff37800 	.word	0xeff37800

080073e0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b08a      	sub	sp, #40	@ 0x28
 80073e4:	af02      	add	r7, sp, #8
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	4613      	mov	r3, r2
 80073ec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	781b      	ldrb	r3, [r3, #0]
 80073f6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	785b      	ldrb	r3, [r3, #1]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	f040 8185 	bne.w	800770c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d132      	bne.n	8007470 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	015a      	lsls	r2, r3, #5
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	4413      	add	r3, r2
 8007412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007416:	691a      	ldr	r2, [r3, #16]
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	0159      	lsls	r1, r3, #5
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	440b      	add	r3, r1
 8007420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007424:	4619      	mov	r1, r3
 8007426:	4ba7      	ldr	r3, [pc, #668]	@ (80076c4 <USB_EPStartXfer+0x2e4>)
 8007428:	4013      	ands	r3, r2
 800742a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	69ba      	ldr	r2, [r7, #24]
 800743c:	0151      	lsls	r1, r2, #5
 800743e:	69fa      	ldr	r2, [r7, #28]
 8007440:	440a      	add	r2, r1
 8007442:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007446:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800744a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	4413      	add	r3, r2
 8007454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007458:	691a      	ldr	r2, [r3, #16]
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	0159      	lsls	r1, r3, #5
 800745e:	69fb      	ldr	r3, [r7, #28]
 8007460:	440b      	add	r3, r1
 8007462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007466:	4619      	mov	r1, r3
 8007468:	4b97      	ldr	r3, [pc, #604]	@ (80076c8 <USB_EPStartXfer+0x2e8>)
 800746a:	4013      	ands	r3, r2
 800746c:	610b      	str	r3, [r1, #16]
 800746e:	e097      	b.n	80075a0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	015a      	lsls	r2, r3, #5
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	4413      	add	r3, r2
 8007478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800747c:	691a      	ldr	r2, [r3, #16]
 800747e:	69bb      	ldr	r3, [r7, #24]
 8007480:	0159      	lsls	r1, r3, #5
 8007482:	69fb      	ldr	r3, [r7, #28]
 8007484:	440b      	add	r3, r1
 8007486:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800748a:	4619      	mov	r1, r3
 800748c:	4b8e      	ldr	r3, [pc, #568]	@ (80076c8 <USB_EPStartXfer+0x2e8>)
 800748e:	4013      	ands	r3, r2
 8007490:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	015a      	lsls	r2, r3, #5
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	4413      	add	r3, r2
 800749a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800749e:	691a      	ldr	r2, [r3, #16]
 80074a0:	69bb      	ldr	r3, [r7, #24]
 80074a2:	0159      	lsls	r1, r3, #5
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	440b      	add	r3, r1
 80074a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ac:	4619      	mov	r1, r3
 80074ae:	4b85      	ldr	r3, [pc, #532]	@ (80076c4 <USB_EPStartXfer+0x2e4>)
 80074b0:	4013      	ands	r3, r2
 80074b2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d11a      	bne.n	80074f0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	691a      	ldr	r2, [r3, #16]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d903      	bls.n	80074ce <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	689a      	ldr	r2, [r3, #8]
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80074ce:	69bb      	ldr	r3, [r7, #24]
 80074d0:	015a      	lsls	r2, r3, #5
 80074d2:	69fb      	ldr	r3, [r7, #28]
 80074d4:	4413      	add	r3, r2
 80074d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	69ba      	ldr	r2, [r7, #24]
 80074de:	0151      	lsls	r1, r2, #5
 80074e0:	69fa      	ldr	r2, [r7, #28]
 80074e2:	440a      	add	r2, r1
 80074e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80074e8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80074ec:	6113      	str	r3, [r2, #16]
 80074ee:	e044      	b.n	800757a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	691a      	ldr	r2, [r3, #16]
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	4413      	add	r3, r2
 80074fa:	1e5a      	subs	r2, r3, #1
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	fbb2 f3f3 	udiv	r3, r2, r3
 8007504:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	015a      	lsls	r2, r3, #5
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	4413      	add	r3, r2
 800750e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007512:	691a      	ldr	r2, [r3, #16]
 8007514:	8afb      	ldrh	r3, [r7, #22]
 8007516:	04d9      	lsls	r1, r3, #19
 8007518:	4b6c      	ldr	r3, [pc, #432]	@ (80076cc <USB_EPStartXfer+0x2ec>)
 800751a:	400b      	ands	r3, r1
 800751c:	69b9      	ldr	r1, [r7, #24]
 800751e:	0148      	lsls	r0, r1, #5
 8007520:	69f9      	ldr	r1, [r7, #28]
 8007522:	4401      	add	r1, r0
 8007524:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007528:	4313      	orrs	r3, r2
 800752a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	791b      	ldrb	r3, [r3, #4]
 8007530:	2b01      	cmp	r3, #1
 8007532:	d122      	bne.n	800757a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	015a      	lsls	r2, r3, #5
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	4413      	add	r3, r2
 800753c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007540:	691b      	ldr	r3, [r3, #16]
 8007542:	69ba      	ldr	r2, [r7, #24]
 8007544:	0151      	lsls	r1, r2, #5
 8007546:	69fa      	ldr	r2, [r7, #28]
 8007548:	440a      	add	r2, r1
 800754a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800754e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007552:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	015a      	lsls	r2, r3, #5
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	4413      	add	r3, r2
 800755c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007560:	691a      	ldr	r2, [r3, #16]
 8007562:	8afb      	ldrh	r3, [r7, #22]
 8007564:	075b      	lsls	r3, r3, #29
 8007566:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800756a:	69b9      	ldr	r1, [r7, #24]
 800756c:	0148      	lsls	r0, r1, #5
 800756e:	69f9      	ldr	r1, [r7, #28]
 8007570:	4401      	add	r1, r0
 8007572:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007576:	4313      	orrs	r3, r2
 8007578:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	015a      	lsls	r2, r3, #5
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	4413      	add	r3, r2
 8007582:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007586:	691a      	ldr	r2, [r3, #16]
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	691b      	ldr	r3, [r3, #16]
 800758c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007590:	69b9      	ldr	r1, [r7, #24]
 8007592:	0148      	lsls	r0, r1, #5
 8007594:	69f9      	ldr	r1, [r7, #28]
 8007596:	4401      	add	r1, r0
 8007598:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800759c:	4313      	orrs	r3, r2
 800759e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80075a0:	79fb      	ldrb	r3, [r7, #7]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d14b      	bne.n	800763e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d009      	beq.n	80075c2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	015a      	lsls	r2, r3, #5
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	4413      	add	r3, r2
 80075b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ba:	461a      	mov	r2, r3
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	69db      	ldr	r3, [r3, #28]
 80075c0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	791b      	ldrb	r3, [r3, #4]
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d128      	bne.n	800761c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80075ca:	69fb      	ldr	r3, [r7, #28]
 80075cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d110      	bne.n	80075fc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	69ba      	ldr	r2, [r7, #24]
 80075ea:	0151      	lsls	r1, r2, #5
 80075ec:	69fa      	ldr	r2, [r7, #28]
 80075ee:	440a      	add	r2, r1
 80075f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80075f8:	6013      	str	r3, [r2, #0]
 80075fa:	e00f      	b.n	800761c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	69ba      	ldr	r2, [r7, #24]
 800760c:	0151      	lsls	r1, r2, #5
 800760e:	69fa      	ldr	r2, [r7, #28]
 8007610:	440a      	add	r2, r1
 8007612:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800761a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	015a      	lsls	r2, r3, #5
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	4413      	add	r3, r2
 8007624:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	69ba      	ldr	r2, [r7, #24]
 800762c:	0151      	lsls	r1, r2, #5
 800762e:	69fa      	ldr	r2, [r7, #28]
 8007630:	440a      	add	r2, r1
 8007632:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007636:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800763a:	6013      	str	r3, [r2, #0]
 800763c:	e169      	b.n	8007912 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	015a      	lsls	r2, r3, #5
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	4413      	add	r3, r2
 8007646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	69ba      	ldr	r2, [r7, #24]
 800764e:	0151      	lsls	r1, r2, #5
 8007650:	69fa      	ldr	r2, [r7, #28]
 8007652:	440a      	add	r2, r1
 8007654:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007658:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800765c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	791b      	ldrb	r3, [r3, #4]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d015      	beq.n	8007692 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 8151 	beq.w	8007912 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007676:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	f003 030f 	and.w	r3, r3, #15
 8007680:	2101      	movs	r1, #1
 8007682:	fa01 f303 	lsl.w	r3, r1, r3
 8007686:	69f9      	ldr	r1, [r7, #28]
 8007688:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800768c:	4313      	orrs	r3, r2
 800768e:	634b      	str	r3, [r1, #52]	@ 0x34
 8007690:	e13f      	b.n	8007912 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007692:	69fb      	ldr	r3, [r7, #28]
 8007694:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d116      	bne.n	80076d0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	015a      	lsls	r2, r3, #5
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	69ba      	ldr	r2, [r7, #24]
 80076b2:	0151      	lsls	r1, r2, #5
 80076b4:	69fa      	ldr	r2, [r7, #28]
 80076b6:	440a      	add	r2, r1
 80076b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076c0:	6013      	str	r3, [r2, #0]
 80076c2:	e015      	b.n	80076f0 <USB_EPStartXfer+0x310>
 80076c4:	e007ffff 	.word	0xe007ffff
 80076c8:	fff80000 	.word	0xfff80000
 80076cc:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	015a      	lsls	r2, r3, #5
 80076d4:	69fb      	ldr	r3, [r7, #28]
 80076d6:	4413      	add	r3, r2
 80076d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	69ba      	ldr	r2, [r7, #24]
 80076e0:	0151      	lsls	r1, r2, #5
 80076e2:	69fa      	ldr	r2, [r7, #28]
 80076e4:	440a      	add	r2, r1
 80076e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076ee:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	68d9      	ldr	r1, [r3, #12]
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	781a      	ldrb	r2, [r3, #0]
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	b298      	uxth	r0, r3
 80076fe:	79fb      	ldrb	r3, [r7, #7]
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	4603      	mov	r3, r0
 8007704:	68f8      	ldr	r0, [r7, #12]
 8007706:	f000 f9b9 	bl	8007a7c <USB_WritePacket>
 800770a:	e102      	b.n	8007912 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	4413      	add	r3, r2
 8007714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007718:	691a      	ldr	r2, [r3, #16]
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	0159      	lsls	r1, r3, #5
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	440b      	add	r3, r1
 8007722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007726:	4619      	mov	r1, r3
 8007728:	4b7c      	ldr	r3, [pc, #496]	@ (800791c <USB_EPStartXfer+0x53c>)
 800772a:	4013      	ands	r3, r2
 800772c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800772e:	69bb      	ldr	r3, [r7, #24]
 8007730:	015a      	lsls	r2, r3, #5
 8007732:	69fb      	ldr	r3, [r7, #28]
 8007734:	4413      	add	r3, r2
 8007736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800773a:	691a      	ldr	r2, [r3, #16]
 800773c:	69bb      	ldr	r3, [r7, #24]
 800773e:	0159      	lsls	r1, r3, #5
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	440b      	add	r3, r1
 8007744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007748:	4619      	mov	r1, r3
 800774a:	4b75      	ldr	r3, [pc, #468]	@ (8007920 <USB_EPStartXfer+0x540>)
 800774c:	4013      	ands	r3, r2
 800774e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007750:	69bb      	ldr	r3, [r7, #24]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d12f      	bne.n	80077b6 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	691b      	ldr	r3, [r3, #16]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d003      	beq.n	8007766 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	689a      	ldr	r2, [r3, #8]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	689a      	ldr	r2, [r3, #8]
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	015a      	lsls	r2, r3, #5
 8007772:	69fb      	ldr	r3, [r7, #28]
 8007774:	4413      	add	r3, r2
 8007776:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800777a:	691a      	ldr	r2, [r3, #16]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	6a1b      	ldr	r3, [r3, #32]
 8007780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007784:	69b9      	ldr	r1, [r7, #24]
 8007786:	0148      	lsls	r0, r1, #5
 8007788:	69f9      	ldr	r1, [r7, #28]
 800778a:	4401      	add	r1, r0
 800778c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007790:	4313      	orrs	r3, r2
 8007792:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007794:	69bb      	ldr	r3, [r7, #24]
 8007796:	015a      	lsls	r2, r3, #5
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	4413      	add	r3, r2
 800779c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	69ba      	ldr	r2, [r7, #24]
 80077a4:	0151      	lsls	r1, r2, #5
 80077a6:	69fa      	ldr	r2, [r7, #28]
 80077a8:	440a      	add	r2, r1
 80077aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80077b2:	6113      	str	r3, [r2, #16]
 80077b4:	e05f      	b.n	8007876 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d123      	bne.n	8007806 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	015a      	lsls	r2, r3, #5
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	4413      	add	r3, r2
 80077c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ca:	691a      	ldr	r2, [r3, #16]
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077d4:	69b9      	ldr	r1, [r7, #24]
 80077d6:	0148      	lsls	r0, r1, #5
 80077d8:	69f9      	ldr	r1, [r7, #28]
 80077da:	4401      	add	r1, r0
 80077dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80077e0:	4313      	orrs	r3, r2
 80077e2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	015a      	lsls	r2, r3, #5
 80077e8:	69fb      	ldr	r3, [r7, #28]
 80077ea:	4413      	add	r3, r2
 80077ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077f0:	691b      	ldr	r3, [r3, #16]
 80077f2:	69ba      	ldr	r2, [r7, #24]
 80077f4:	0151      	lsls	r1, r2, #5
 80077f6:	69fa      	ldr	r2, [r7, #28]
 80077f8:	440a      	add	r2, r1
 80077fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007802:	6113      	str	r3, [r2, #16]
 8007804:	e037      	b.n	8007876 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	691a      	ldr	r2, [r3, #16]
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	689b      	ldr	r3, [r3, #8]
 800780e:	4413      	add	r3, r2
 8007810:	1e5a      	subs	r2, r3, #1
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	fbb2 f3f3 	udiv	r3, r2, r3
 800781a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	689b      	ldr	r3, [r3, #8]
 8007820:	8afa      	ldrh	r2, [r7, #22]
 8007822:	fb03 f202 	mul.w	r2, r3, r2
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	015a      	lsls	r2, r3, #5
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	4413      	add	r3, r2
 8007832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007836:	691a      	ldr	r2, [r3, #16]
 8007838:	8afb      	ldrh	r3, [r7, #22]
 800783a:	04d9      	lsls	r1, r3, #19
 800783c:	4b39      	ldr	r3, [pc, #228]	@ (8007924 <USB_EPStartXfer+0x544>)
 800783e:	400b      	ands	r3, r1
 8007840:	69b9      	ldr	r1, [r7, #24]
 8007842:	0148      	lsls	r0, r1, #5
 8007844:	69f9      	ldr	r1, [r7, #28]
 8007846:	4401      	add	r1, r0
 8007848:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800784c:	4313      	orrs	r3, r2
 800784e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007850:	69bb      	ldr	r3, [r7, #24]
 8007852:	015a      	lsls	r2, r3, #5
 8007854:	69fb      	ldr	r3, [r7, #28]
 8007856:	4413      	add	r3, r2
 8007858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800785c:	691a      	ldr	r2, [r3, #16]
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	6a1b      	ldr	r3, [r3, #32]
 8007862:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007866:	69b9      	ldr	r1, [r7, #24]
 8007868:	0148      	lsls	r0, r1, #5
 800786a:	69f9      	ldr	r1, [r7, #28]
 800786c:	4401      	add	r1, r0
 800786e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007872:	4313      	orrs	r3, r2
 8007874:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007876:	79fb      	ldrb	r3, [r7, #7]
 8007878:	2b01      	cmp	r3, #1
 800787a:	d10d      	bne.n	8007898 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d009      	beq.n	8007898 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	68d9      	ldr	r1, [r3, #12]
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	015a      	lsls	r2, r3, #5
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	4413      	add	r3, r2
 8007890:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007894:	460a      	mov	r2, r1
 8007896:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	791b      	ldrb	r3, [r3, #4]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d128      	bne.n	80078f2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80078a0:	69fb      	ldr	r3, [r7, #28]
 80078a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d110      	bne.n	80078d2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	015a      	lsls	r2, r3, #5
 80078b4:	69fb      	ldr	r3, [r7, #28]
 80078b6:	4413      	add	r3, r2
 80078b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	69ba      	ldr	r2, [r7, #24]
 80078c0:	0151      	lsls	r1, r2, #5
 80078c2:	69fa      	ldr	r2, [r7, #28]
 80078c4:	440a      	add	r2, r1
 80078c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80078ce:	6013      	str	r3, [r2, #0]
 80078d0:	e00f      	b.n	80078f2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80078d2:	69bb      	ldr	r3, [r7, #24]
 80078d4:	015a      	lsls	r2, r3, #5
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	4413      	add	r3, r2
 80078da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	69ba      	ldr	r2, [r7, #24]
 80078e2:	0151      	lsls	r1, r2, #5
 80078e4:	69fa      	ldr	r2, [r7, #28]
 80078e6:	440a      	add	r2, r1
 80078e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078f0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	015a      	lsls	r2, r3, #5
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	4413      	add	r3, r2
 80078fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	69ba      	ldr	r2, [r7, #24]
 8007902:	0151      	lsls	r1, r2, #5
 8007904:	69fa      	ldr	r2, [r7, #28]
 8007906:	440a      	add	r2, r1
 8007908:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800790c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007910:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3720      	adds	r7, #32
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	fff80000 	.word	0xfff80000
 8007920:	e007ffff 	.word	0xe007ffff
 8007924:	1ff80000 	.word	0x1ff80000

08007928 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007928:	b480      	push	{r7}
 800792a:	b087      	sub	sp, #28
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	785b      	ldrb	r3, [r3, #1]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d14a      	bne.n	80079dc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	015a      	lsls	r2, r3, #5
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	4413      	add	r3, r2
 8007950:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800795a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800795e:	f040 8086 	bne.w	8007a6e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	4413      	add	r3, r2
 800796c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	7812      	ldrb	r2, [r2, #0]
 8007976:	0151      	lsls	r1, r2, #5
 8007978:	693a      	ldr	r2, [r7, #16]
 800797a:	440a      	add	r2, r1
 800797c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007980:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007984:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	015a      	lsls	r2, r3, #5
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	4413      	add	r3, r2
 8007990:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	683a      	ldr	r2, [r7, #0]
 8007998:	7812      	ldrb	r2, [r2, #0]
 800799a:	0151      	lsls	r1, r2, #5
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	440a      	add	r2, r1
 80079a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80079a8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	3301      	adds	r3, #1
 80079ae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d902      	bls.n	80079c0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	75fb      	strb	r3, [r7, #23]
          break;
 80079be:	e056      	b.n	8007a6e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	781b      	ldrb	r3, [r3, #0]
 80079c4:	015a      	lsls	r2, r3, #5
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	4413      	add	r3, r2
 80079ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079d8:	d0e7      	beq.n	80079aa <USB_EPStopXfer+0x82>
 80079da:	e048      	b.n	8007a6e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079f4:	d13b      	bne.n	8007a6e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	781b      	ldrb	r3, [r3, #0]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	683a      	ldr	r2, [r7, #0]
 8007a08:	7812      	ldrb	r2, [r2, #0]
 8007a0a:	0151      	lsls	r1, r2, #5
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	440a      	add	r2, r1
 8007a10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a18:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	015a      	lsls	r2, r3, #5
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	4413      	add	r3, r2
 8007a24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	683a      	ldr	r2, [r7, #0]
 8007a2c:	7812      	ldrb	r2, [r2, #0]
 8007a2e:	0151      	lsls	r1, r2, #5
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	440a      	add	r2, r1
 8007a34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a38:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a3c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	3301      	adds	r3, #1
 8007a42:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d902      	bls.n	8007a54 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	75fb      	strb	r3, [r7, #23]
          break;
 8007a52:	e00c      	b.n	8007a6e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	781b      	ldrb	r3, [r3, #0]
 8007a58:	015a      	lsls	r2, r3, #5
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a6c:	d0e7      	beq.n	8007a3e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	371c      	adds	r7, #28
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b089      	sub	sp, #36	@ 0x24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	4611      	mov	r1, r2
 8007a88:	461a      	mov	r2, r3
 8007a8a:	460b      	mov	r3, r1
 8007a8c:	71fb      	strb	r3, [r7, #7]
 8007a8e:	4613      	mov	r3, r2
 8007a90:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007a9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d123      	bne.n	8007aea <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007aa2:	88bb      	ldrh	r3, [r7, #4]
 8007aa4:	3303      	adds	r3, #3
 8007aa6:	089b      	lsrs	r3, r3, #2
 8007aa8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61bb      	str	r3, [r7, #24]
 8007aae:	e018      	b.n	8007ae2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ab0:	79fb      	ldrb	r3, [r7, #7]
 8007ab2:	031a      	lsls	r2, r3, #12
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	4413      	add	r3, r2
 8007ab8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007abc:	461a      	mov	r2, r3
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007ac4:	69fb      	ldr	r3, [r7, #28]
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	3301      	adds	r3, #1
 8007ace:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	61bb      	str	r3, [r7, #24]
 8007ae2:	69ba      	ldr	r2, [r7, #24]
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d3e2      	bcc.n	8007ab0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3724      	adds	r7, #36	@ 0x24
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b08b      	sub	sp, #44	@ 0x2c
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	4613      	mov	r3, r2
 8007b04:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007b0e:	88fb      	ldrh	r3, [r7, #6]
 8007b10:	089b      	lsrs	r3, r3, #2
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007b16:	88fb      	ldrh	r3, [r7, #6]
 8007b18:	f003 0303 	and.w	r3, r3, #3
 8007b1c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007b1e:	2300      	movs	r3, #0
 8007b20:	623b      	str	r3, [r7, #32]
 8007b22:	e014      	b.n	8007b4e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2e:	601a      	str	r2, [r3, #0]
    pDest++;
 8007b30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b32:	3301      	adds	r3, #1
 8007b34:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	3301      	adds	r3, #1
 8007b3a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3e:	3301      	adds	r3, #1
 8007b40:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b44:	3301      	adds	r3, #1
 8007b46:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007b48:	6a3b      	ldr	r3, [r7, #32]
 8007b4a:	3301      	adds	r3, #1
 8007b4c:	623b      	str	r3, [r7, #32]
 8007b4e:	6a3a      	ldr	r2, [r7, #32]
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	429a      	cmp	r2, r3
 8007b54:	d3e6      	bcc.n	8007b24 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007b56:	8bfb      	ldrh	r3, [r7, #30]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d01e      	beq.n	8007b9a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b66:	461a      	mov	r2, r3
 8007b68:	f107 0310 	add.w	r3, r7, #16
 8007b6c:	6812      	ldr	r2, [r2, #0]
 8007b6e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	6a3b      	ldr	r3, [r7, #32]
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	fa22 f303 	lsr.w	r3, r2, r3
 8007b7c:	b2da      	uxtb	r2, r3
 8007b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b80:	701a      	strb	r2, [r3, #0]
      i++;
 8007b82:	6a3b      	ldr	r3, [r7, #32]
 8007b84:	3301      	adds	r3, #1
 8007b86:	623b      	str	r3, [r7, #32]
      pDest++;
 8007b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007b8e:	8bfb      	ldrh	r3, [r7, #30]
 8007b90:	3b01      	subs	r3, #1
 8007b92:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007b94:	8bfb      	ldrh	r3, [r7, #30]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1ea      	bne.n	8007b70 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	372c      	adds	r7, #44	@ 0x2c
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr

08007ba8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	785b      	ldrb	r3, [r3, #1]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d12c      	bne.n	8007c1e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	015a      	lsls	r2, r3, #5
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4413      	add	r3, r2
 8007bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	db12      	blt.n	8007bfc <USB_EPSetStall+0x54>
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00f      	beq.n	8007bfc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	015a      	lsls	r2, r3, #5
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	4413      	add	r3, r2
 8007be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68ba      	ldr	r2, [r7, #8]
 8007bec:	0151      	lsls	r1, r2, #5
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	440a      	add	r2, r1
 8007bf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bf6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007bfa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	015a      	lsls	r2, r3, #5
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	4413      	add	r3, r2
 8007c04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68ba      	ldr	r2, [r7, #8]
 8007c0c:	0151      	lsls	r1, r2, #5
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	440a      	add	r2, r1
 8007c12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c1a:	6013      	str	r3, [r2, #0]
 8007c1c:	e02b      	b.n	8007c76 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	015a      	lsls	r2, r3, #5
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	4413      	add	r3, r2
 8007c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	db12      	blt.n	8007c56 <USB_EPSetStall+0xae>
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00f      	beq.n	8007c56 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	015a      	lsls	r2, r3, #5
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	4413      	add	r3, r2
 8007c3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68ba      	ldr	r2, [r7, #8]
 8007c46:	0151      	lsls	r1, r2, #5
 8007c48:	68fa      	ldr	r2, [r7, #12]
 8007c4a:	440a      	add	r2, r1
 8007c4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c50:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007c54:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	015a      	lsls	r2, r3, #5
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68ba      	ldr	r2, [r7, #8]
 8007c66:	0151      	lsls	r1, r2, #5
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	440a      	add	r2, r1
 8007c6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007c74:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	785b      	ldrb	r3, [r3, #1]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d128      	bne.n	8007cf2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	015a      	lsls	r2, r3, #5
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	4413      	add	r3, r2
 8007ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	0151      	lsls	r1, r2, #5
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	440a      	add	r2, r1
 8007cb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007cbe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	791b      	ldrb	r3, [r3, #4]
 8007cc4:	2b03      	cmp	r3, #3
 8007cc6:	d003      	beq.n	8007cd0 <USB_EPClearStall+0x4c>
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	791b      	ldrb	r3, [r3, #4]
 8007ccc:	2b02      	cmp	r3, #2
 8007cce:	d138      	bne.n	8007d42 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	0151      	lsls	r1, r2, #5
 8007ce2:	68fa      	ldr	r2, [r7, #12]
 8007ce4:	440a      	add	r2, r1
 8007ce6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007cee:	6013      	str	r3, [r2, #0]
 8007cf0:	e027      	b.n	8007d42 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	015a      	lsls	r2, r3, #5
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68ba      	ldr	r2, [r7, #8]
 8007d02:	0151      	lsls	r1, r2, #5
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	440a      	add	r2, r1
 8007d08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d0c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d10:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	791b      	ldrb	r3, [r3, #4]
 8007d16:	2b03      	cmp	r3, #3
 8007d18:	d003      	beq.n	8007d22 <USB_EPClearStall+0x9e>
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	791b      	ldrb	r3, [r3, #4]
 8007d1e:	2b02      	cmp	r3, #2
 8007d20:	d10f      	bne.n	8007d42 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	015a      	lsls	r2, r3, #5
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68ba      	ldr	r2, [r7, #8]
 8007d32:	0151      	lsls	r1, r2, #5
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	440a      	add	r2, r1
 8007d38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d40:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d6e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007d72:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	78fb      	ldrb	r3, [r7, #3]
 8007d7e:	011b      	lsls	r3, r3, #4
 8007d80:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007d84:	68f9      	ldr	r1, [r7, #12]
 8007d86:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007d8a:	4313      	orrs	r3, r2
 8007d8c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007d8e:	2300      	movs	r3, #0
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3714      	adds	r7, #20
 8007d94:	46bd      	mov	sp, r7
 8007d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9a:	4770      	bx	lr

08007d9c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007db6:	f023 0303 	bic.w	r3, r3, #3
 8007dba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dca:	f023 0302 	bic.w	r3, r3, #2
 8007dce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007dde:	b480      	push	{r7}
 8007de0:	b085      	sub	sp, #20
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007df8:	f023 0303 	bic.w	r3, r3, #3
 8007dfc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e0c:	f043 0302 	orr.w	r3, r3, #2
 8007e10:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	695b      	ldr	r3, [r3, #20]
 8007e2c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	699b      	ldr	r3, [r3, #24]
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	4013      	ands	r3, r2
 8007e36:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007e38:	68fb      	ldr	r3, [r7, #12]
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3714      	adds	r7, #20
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr

08007e46 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b085      	sub	sp, #20
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e58:	699b      	ldr	r3, [r3, #24]
 8007e5a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e62:	69db      	ldr	r3, [r3, #28]
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	4013      	ands	r3, r2
 8007e68:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	0c1b      	lsrs	r3, r3, #16
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr

08007e7a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e7a:	b480      	push	{r7}
 8007e7c:	b085      	sub	sp, #20
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e96:	69db      	ldr	r3, [r3, #28]
 8007e98:	68ba      	ldr	r2, [r7, #8]
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	b29b      	uxth	r3, r3
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b085      	sub	sp, #20
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007ebe:	78fb      	ldrb	r3, [r7, #3]
 8007ec0:	015a      	lsls	r2, r3, #5
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	4413      	add	r3, r2
 8007ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	4013      	ands	r3, r2
 8007eda:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007edc:	68bb      	ldr	r3, [r7, #8]
}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3714      	adds	r7, #20
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr

08007eea <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007eea:	b480      	push	{r7}
 8007eec:	b087      	sub	sp, #28
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f0c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007f0e:	78fb      	ldrb	r3, [r7, #3]
 8007f10:	f003 030f 	and.w	r3, r3, #15
 8007f14:	68fa      	ldr	r2, [r7, #12]
 8007f16:	fa22 f303 	lsr.w	r3, r2, r3
 8007f1a:	01db      	lsls	r3, r3, #7
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	693a      	ldr	r2, [r7, #16]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007f24:	78fb      	ldrb	r3, [r7, #3]
 8007f26:	015a      	lsls	r2, r3, #5
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	693a      	ldr	r2, [r7, #16]
 8007f34:	4013      	ands	r3, r2
 8007f36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007f38:	68bb      	ldr	r3, [r7, #8]
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	371c      	adds	r7, #28
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b083      	sub	sp, #12
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	695b      	ldr	r3, [r3, #20]
 8007f52:	f003 0301 	and.w	r3, r3, #1
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
	...

08007f64 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b085      	sub	sp, #20
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f7e:	4619      	mov	r1, r3
 8007f80:	4b09      	ldr	r3, [pc, #36]	@ (8007fa8 <USB_ActivateSetup+0x44>)
 8007f82:	4013      	ands	r3, r2
 8007f84:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f98:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3714      	adds	r7, #20
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	fffff800 	.word	0xfffff800

08007fac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b087      	sub	sp, #28
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	607a      	str	r2, [r7, #4]
 8007fb8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	333c      	adds	r3, #60	@ 0x3c
 8007fc2:	3304      	adds	r3, #4
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	4a26      	ldr	r2, [pc, #152]	@ (8008064 <USB_EP0_OutStart+0xb8>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d90a      	bls.n	8007fe6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fdc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fe0:	d101      	bne.n	8007fe6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	e037      	b.n	8008056 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fec:	461a      	mov	r2, r3
 8007fee:	2300      	movs	r3, #0
 8007ff0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	697a      	ldr	r2, [r7, #20]
 8007ffc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008000:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008004:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008014:	f043 0318 	orr.w	r3, r3, #24
 8008018:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	697a      	ldr	r2, [r7, #20]
 8008024:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008028:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800802c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800802e:	7afb      	ldrb	r3, [r7, #11]
 8008030:	2b01      	cmp	r3, #1
 8008032:	d10f      	bne.n	8008054 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800803a:	461a      	mov	r2, r3
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	697a      	ldr	r2, [r7, #20]
 800804a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800804e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008052:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	371c      	adds	r7, #28
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	4f54300a 	.word	0x4f54300a

08008068 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008068:	b480      	push	{r7}
 800806a:	b085      	sub	sp, #20
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008070:	2300      	movs	r3, #0
 8008072:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3301      	adds	r3, #1
 8008078:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008080:	d901      	bls.n	8008086 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008082:	2303      	movs	r3, #3
 8008084:	e022      	b.n	80080cc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	2b00      	cmp	r3, #0
 800808c:	daf2      	bge.n	8008074 <USB_CoreReset+0xc>

  count = 10U;
 800808e:	230a      	movs	r3, #10
 8008090:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008092:	e002      	b.n	800809a <USB_CoreReset+0x32>
  {
    count--;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	3b01      	subs	r3, #1
 8008098:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d1f9      	bne.n	8008094 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	691b      	ldr	r3, [r3, #16]
 80080a4:	f043 0201 	orr.w	r2, r3, #1
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	3301      	adds	r3, #1
 80080b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080b8:	d901      	bls.n	80080be <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80080ba:	2303      	movs	r3, #3
 80080bc:	e006      	b.n	80080cc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d0f0      	beq.n	80080ac <USB_CoreReset+0x44>

  return HAL_OK;
 80080ca:	2300      	movs	r3, #0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3714      	adds	r7, #20
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80080dc:	4904      	ldr	r1, [pc, #16]	@ (80080f0 <MX_FATFS_Init+0x18>)
 80080de:	4805      	ldr	r0, [pc, #20]	@ (80080f4 <MX_FATFS_Init+0x1c>)
 80080e0:	f000 fd86 	bl	8008bf0 <FATFS_LinkDriver>
 80080e4:	4603      	mov	r3, r0
 80080e6:	461a      	mov	r2, r3
 80080e8:	4b03      	ldr	r3, [pc, #12]	@ (80080f8 <MX_FATFS_Init+0x20>)
 80080ea:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80080ec:	bf00      	nop
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20004a40 	.word	0x20004a40
 80080f4:	2000000c 	.word	0x2000000c
 80080f8:	20004a3c 	.word	0x20004a3c

080080fc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	4603      	mov	r3, r0
 8008104:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 8008106:	79fb      	ldrb	r3, [r7, #7]
 8008108:	4618      	mov	r0, r3
 800810a:	f000 f9d3 	bl	80084b4 <USER_SPI_initialize>
 800810e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008110:	4618      	mov	r0, r3
 8008112:	3708      	adds	r7, #8
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	4603      	mov	r3, r0
 8008120:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8008122:	79fb      	ldrb	r3, [r7, #7]
 8008124:	4618      	mov	r0, r3
 8008126:	f000 faaf 	bl	8008688 <USER_SPI_status>
 800812a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800812c:	4618      	mov	r0, r3
 800812e:	3708      	adds	r7, #8
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	60b9      	str	r1, [r7, #8]
 800813c:	607a      	str	r2, [r7, #4]
 800813e:	603b      	str	r3, [r7, #0]
 8008140:	4603      	mov	r3, r0
 8008142:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
  return USER_SPI_read(pdrv, buff, sector, count);
 8008144:	7bf8      	ldrb	r0, [r7, #15]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	68b9      	ldr	r1, [r7, #8]
 800814c:	f000 fab2 	bl	80086b4 <USER_SPI_read>
 8008150:	4603      	mov	r3, r0
//	return RES_OK;
  /* USER CODE END READ */
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b084      	sub	sp, #16
 800815e:	af00      	add	r7, sp, #0
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	607a      	str	r2, [r7, #4]
 8008164:	603b      	str	r3, [r7, #0]
 8008166:	4603      	mov	r3, r0
 8008168:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800816a:	7bf8      	ldrb	r0, [r7, #15]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	68b9      	ldr	r1, [r7, #8]
 8008172:	f000 fb05 	bl	8008780 <USER_SPI_write>
 8008176:	4603      	mov	r3, r0
//    return RES_OK;
  /* USER CODE END WRITE */
}
 8008178:	4618      	mov	r0, r3
 800817a:	3710      	adds	r7, #16
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b082      	sub	sp, #8
 8008184:	af00      	add	r7, sp, #0
 8008186:	4603      	mov	r3, r0
 8008188:	603a      	str	r2, [r7, #0]
 800818a:	71fb      	strb	r3, [r7, #7]
 800818c:	460b      	mov	r3, r1
 800818e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
  return USER_SPI_ioctl(pdrv, cmd, buff);
 8008190:	79b9      	ldrb	r1, [r7, #6]
 8008192:	79fb      	ldrb	r3, [r7, #7]
 8008194:	683a      	ldr	r2, [r7, #0]
 8008196:	4618      	mov	r0, r3
 8008198:	f000 fb6e 	bl	8008878 <USER_SPI_ioctl>
 800819c:	4603      	mov	r3, r0
//    DRESULT res = RES_ERROR;
//    return res;
  /* USER CODE END IOCTL */
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b082      	sub	sp, #8
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80081b0:	f7f9 f9d6 	bl	8001560 <HAL_GetTick>
 80081b4:	4603      	mov	r3, r0
 80081b6:	4a04      	ldr	r2, [pc, #16]	@ (80081c8 <SPI_Timer_On+0x20>)
 80081b8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80081ba:	4a04      	ldr	r2, [pc, #16]	@ (80081cc <SPI_Timer_On+0x24>)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6013      	str	r3, [r2, #0]
}
 80081c0:	bf00      	nop
 80081c2:	3708      	adds	r7, #8
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	20004a48 	.word	0x20004a48
 80081cc:	20004a4c 	.word	0x20004a4c

080081d0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80081d0:	b580      	push	{r7, lr}
 80081d2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80081d4:	f7f9 f9c4 	bl	8001560 <HAL_GetTick>
 80081d8:	4602      	mov	r2, r0
 80081da:	4b06      	ldr	r3, [pc, #24]	@ (80081f4 <SPI_Timer_Status+0x24>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	1ad2      	subs	r2, r2, r3
 80081e0:	4b05      	ldr	r3, [pc, #20]	@ (80081f8 <SPI_Timer_Status+0x28>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	bf34      	ite	cc
 80081e8:	2301      	movcc	r3, #1
 80081ea:	2300      	movcs	r3, #0
 80081ec:	b2db      	uxtb	r3, r3
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	20004a48 	.word	0x20004a48
 80081f8:	20004a4c 	.word	0x20004a4c

080081fc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b086      	sub	sp, #24
 8008200:	af02      	add	r7, sp, #8
 8008202:	4603      	mov	r3, r0
 8008204:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8008206:	f107 020f 	add.w	r2, r7, #15
 800820a:	1df9      	adds	r1, r7, #7
 800820c:	2332      	movs	r3, #50	@ 0x32
 800820e:	9300      	str	r3, [sp, #0]
 8008210:	2301      	movs	r3, #1
 8008212:	4804      	ldr	r0, [pc, #16]	@ (8008224 <xchg_spi+0x28>)
 8008214:	f7fc fd3b 	bl	8004c8e <HAL_SPI_TransmitReceive>
    return rxDat;
 8008218:	7bfb      	ldrb	r3, [r7, #15]
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20004860 	.word	0x20004860

08008228 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8008228:	b590      	push	{r4, r7, lr}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8008232:	2300      	movs	r3, #0
 8008234:	60fb      	str	r3, [r7, #12]
 8008236:	e00a      	b.n	800824e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	18d4      	adds	r4, r2, r3
 800823e:	20ff      	movs	r0, #255	@ 0xff
 8008240:	f7ff ffdc 	bl	80081fc <xchg_spi>
 8008244:	4603      	mov	r3, r0
 8008246:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	3301      	adds	r3, #1
 800824c:	60fb      	str	r3, [r7, #12]
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	429a      	cmp	r2, r3
 8008254:	d3f0      	bcc.n	8008238 <rcvr_spi_multi+0x10>
	}
}
 8008256:	bf00      	nop
 8008258:	bf00      	nop
 800825a:	3714      	adds	r7, #20
 800825c:	46bd      	mov	sp, r7
 800825e:	bd90      	pop	{r4, r7, pc}

08008260 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	b29a      	uxth	r2, r3
 800826e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008272:	6879      	ldr	r1, [r7, #4]
 8008274:	4803      	ldr	r0, [pc, #12]	@ (8008284 <xmit_spi_multi+0x24>)
 8008276:	f7fc fb94 	bl	80049a2 <HAL_SPI_Transmit>
}
 800827a:	bf00      	nop
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	20004860 	.word	0x20004860

08008288 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b086      	sub	sp, #24
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008290:	f7f9 f966 	bl	8001560 <HAL_GetTick>
 8008294:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800829a:	20ff      	movs	r0, #255	@ 0xff
 800829c:	f7ff ffae 	bl	80081fc <xchg_spi>
 80082a0:	4603      	mov	r3, r0
 80082a2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80082a4:	7bfb      	ldrb	r3, [r7, #15]
 80082a6:	2bff      	cmp	r3, #255	@ 0xff
 80082a8:	d007      	beq.n	80082ba <wait_ready+0x32>
 80082aa:	f7f9 f959 	bl	8001560 <HAL_GetTick>
 80082ae:	4602      	mov	r2, r0
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	1ad3      	subs	r3, r2, r3
 80082b4:	693a      	ldr	r2, [r7, #16]
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d8ef      	bhi.n	800829a <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80082ba:	7bfb      	ldrb	r3, [r7, #15]
 80082bc:	2bff      	cmp	r3, #255	@ 0xff
 80082be:	bf0c      	ite	eq
 80082c0:	2301      	moveq	r3, #1
 80082c2:	2300      	movne	r3, #0
 80082c4:	b2db      	uxtb	r3, r3
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3718      	adds	r7, #24
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
	...

080082d0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80082d4:	2201      	movs	r2, #1
 80082d6:	2140      	movs	r1, #64	@ 0x40
 80082d8:	4803      	ldr	r0, [pc, #12]	@ (80082e8 <despiselect+0x18>)
 80082da:	f7f9 ffaf 	bl	800223c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80082de:	20ff      	movs	r0, #255	@ 0xff
 80082e0:	f7ff ff8c 	bl	80081fc <xchg_spi>

}
 80082e4:	bf00      	nop
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	40020800 	.word	0x40020800

080082ec <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80082f0:	2200      	movs	r2, #0
 80082f2:	2140      	movs	r1, #64	@ 0x40
 80082f4:	4809      	ldr	r0, [pc, #36]	@ (800831c <spiselect+0x30>)
 80082f6:	f7f9 ffa1 	bl	800223c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80082fa:	20ff      	movs	r0, #255	@ 0xff
 80082fc:	f7ff ff7e 	bl	80081fc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008300:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008304:	f7ff ffc0 	bl	8008288 <wait_ready>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <spiselect+0x26>
 800830e:	2301      	movs	r3, #1
 8008310:	e002      	b.n	8008318 <spiselect+0x2c>

	despiselect();
 8008312:	f7ff ffdd 	bl	80082d0 <despiselect>
	return 0;	/* Timeout */
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	bd80      	pop	{r7, pc}
 800831c:	40020800 	.word	0x40020800

08008320 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800832a:	20c8      	movs	r0, #200	@ 0xc8
 800832c:	f7ff ff3c 	bl	80081a8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008330:	20ff      	movs	r0, #255	@ 0xff
 8008332:	f7ff ff63 	bl	80081fc <xchg_spi>
 8008336:	4603      	mov	r3, r0
 8008338:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800833a:	7bfb      	ldrb	r3, [r7, #15]
 800833c:	2bff      	cmp	r3, #255	@ 0xff
 800833e:	d104      	bne.n	800834a <rcvr_datablock+0x2a>
 8008340:	f7ff ff46 	bl	80081d0 <SPI_Timer_Status>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1f2      	bne.n	8008330 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	2bfe      	cmp	r3, #254	@ 0xfe
 800834e:	d001      	beq.n	8008354 <rcvr_datablock+0x34>
 8008350:	2300      	movs	r3, #0
 8008352:	e00a      	b.n	800836a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008354:	6839      	ldr	r1, [r7, #0]
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7ff ff66 	bl	8008228 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800835c:	20ff      	movs	r0, #255	@ 0xff
 800835e:	f7ff ff4d 	bl	80081fc <xchg_spi>
 8008362:	20ff      	movs	r0, #255	@ 0xff
 8008364:	f7ff ff4a 	bl	80081fc <xchg_spi>

	return 1;						/* Function succeeded */
 8008368:	2301      	movs	r3, #1
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
 800837a:	460b      	mov	r3, r1
 800837c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800837e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008382:	f7ff ff81 	bl	8008288 <wait_ready>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d101      	bne.n	8008390 <xmit_datablock+0x1e>
 800838c:	2300      	movs	r3, #0
 800838e:	e01e      	b.n	80083ce <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008390:	78fb      	ldrb	r3, [r7, #3]
 8008392:	4618      	mov	r0, r3
 8008394:	f7ff ff32 	bl	80081fc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8008398:	78fb      	ldrb	r3, [r7, #3]
 800839a:	2bfd      	cmp	r3, #253	@ 0xfd
 800839c:	d016      	beq.n	80083cc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800839e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7ff ff5c 	bl	8008260 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80083a8:	20ff      	movs	r0, #255	@ 0xff
 80083aa:	f7ff ff27 	bl	80081fc <xchg_spi>
 80083ae:	20ff      	movs	r0, #255	@ 0xff
 80083b0:	f7ff ff24 	bl	80081fc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80083b4:	20ff      	movs	r0, #255	@ 0xff
 80083b6:	f7ff ff21 	bl	80081fc <xchg_spi>
 80083ba:	4603      	mov	r3, r0
 80083bc:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80083be:	7bfb      	ldrb	r3, [r7, #15]
 80083c0:	f003 031f 	and.w	r3, r3, #31
 80083c4:	2b05      	cmp	r3, #5
 80083c6:	d001      	beq.n	80083cc <xmit_datablock+0x5a>
 80083c8:	2300      	movs	r3, #0
 80083ca:	e000      	b.n	80083ce <xmit_datablock+0x5c>
	}
	return 1;
 80083cc:	2301      	movs	r3, #1
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b084      	sub	sp, #16
 80083da:	af00      	add	r7, sp, #0
 80083dc:	4603      	mov	r3, r0
 80083de:	6039      	str	r1, [r7, #0]
 80083e0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80083e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	da0e      	bge.n	8008408 <send_cmd+0x32>
		cmd &= 0x7F;
 80083ea:	79fb      	ldrb	r3, [r7, #7]
 80083ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083f0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80083f2:	2100      	movs	r1, #0
 80083f4:	2037      	movs	r0, #55	@ 0x37
 80083f6:	f7ff ffee 	bl	80083d6 <send_cmd>
 80083fa:	4603      	mov	r3, r0
 80083fc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80083fe:	7bbb      	ldrb	r3, [r7, #14]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d901      	bls.n	8008408 <send_cmd+0x32>
 8008404:	7bbb      	ldrb	r3, [r7, #14]
 8008406:	e051      	b.n	80084ac <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8008408:	79fb      	ldrb	r3, [r7, #7]
 800840a:	2b0c      	cmp	r3, #12
 800840c:	d008      	beq.n	8008420 <send_cmd+0x4a>
        despiselect();
 800840e:	f7ff ff5f 	bl	80082d0 <despiselect>
        if (!spiselect()) {
 8008412:	f7ff ff6b 	bl	80082ec <spiselect>
 8008416:	4603      	mov	r3, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d101      	bne.n	8008420 <send_cmd+0x4a>
			return 0xFF;
 800841c:	23ff      	movs	r3, #255	@ 0xff
 800841e:	e045      	b.n	80084ac <send_cmd+0xd6>
        }
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8008420:	79fb      	ldrb	r3, [r7, #7]
 8008422:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008426:	b2db      	uxtb	r3, r3
 8008428:	4618      	mov	r0, r3
 800842a:	f7ff fee7 	bl	80081fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	0e1b      	lsrs	r3, r3, #24
 8008432:	b2db      	uxtb	r3, r3
 8008434:	4618      	mov	r0, r3
 8008436:	f7ff fee1 	bl	80081fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	0c1b      	lsrs	r3, r3, #16
 800843e:	b2db      	uxtb	r3, r3
 8008440:	4618      	mov	r0, r3
 8008442:	f7ff fedb 	bl	80081fc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	0a1b      	lsrs	r3, r3, #8
 800844a:	b2db      	uxtb	r3, r3
 800844c:	4618      	mov	r0, r3
 800844e:	f7ff fed5 	bl	80081fc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	b2db      	uxtb	r3, r3
 8008456:	4618      	mov	r0, r3
 8008458:	f7ff fed0 	bl	80081fc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800845c:	2301      	movs	r3, #1
 800845e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008460:	79fb      	ldrb	r3, [r7, #7]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d101      	bne.n	800846a <send_cmd+0x94>
 8008466:	2395      	movs	r3, #149	@ 0x95
 8008468:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800846a:	79fb      	ldrb	r3, [r7, #7]
 800846c:	2b08      	cmp	r3, #8
 800846e:	d101      	bne.n	8008474 <send_cmd+0x9e>
 8008470:	2387      	movs	r3, #135	@ 0x87
 8008472:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008474:	7bfb      	ldrb	r3, [r7, #15]
 8008476:	4618      	mov	r0, r3
 8008478:	f7ff fec0 	bl	80081fc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800847c:	79fb      	ldrb	r3, [r7, #7]
 800847e:	2b0c      	cmp	r3, #12
 8008480:	d102      	bne.n	8008488 <send_cmd+0xb2>
 8008482:	20ff      	movs	r0, #255	@ 0xff
 8008484:	f7ff feba 	bl	80081fc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8008488:	230a      	movs	r3, #10
 800848a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800848c:	20ff      	movs	r0, #255	@ 0xff
 800848e:	f7ff feb5 	bl	80081fc <xchg_spi>
 8008492:	4603      	mov	r3, r0
 8008494:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8008496:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800849a:	2b00      	cmp	r3, #0
 800849c:	da05      	bge.n	80084aa <send_cmd+0xd4>
 800849e:	7bfb      	ldrb	r3, [r7, #15]
 80084a0:	3b01      	subs	r3, #1
 80084a2:	73fb      	strb	r3, [r7, #15]
 80084a4:	7bfb      	ldrb	r3, [r7, #15]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d1f0      	bne.n	800848c <send_cmd+0xb6>

	return res;							/* Return received response */
 80084aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3710      	adds	r7, #16
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80084b4:	b590      	push	{r4, r7, lr}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	4603      	mov	r3, r0
 80084bc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80084be:	79fb      	ldrb	r3, [r7, #7]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <USER_SPI_initialize+0x14>
 80084c4:	2301      	movs	r3, #1
 80084c6:	e0d4      	b.n	8008672 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80084c8:	4b6c      	ldr	r3, [pc, #432]	@ (800867c <USER_SPI_initialize+0x1c8>)
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	f003 0302 	and.w	r3, r3, #2
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d003      	beq.n	80084de <USER_SPI_initialize+0x2a>
 80084d6:	4b69      	ldr	r3, [pc, #420]	@ (800867c <USER_SPI_initialize+0x1c8>)
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	e0c9      	b.n	8008672 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 80084de:	4b68      	ldr	r3, [pc, #416]	@ (8008680 <USER_SPI_initialize+0x1cc>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80084e8:	4b65      	ldr	r3, [pc, #404]	@ (8008680 <USER_SPI_initialize+0x1cc>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80084f0:	601a      	str	r2, [r3, #0]
	// FZ
	// CS_LOW();
	// xchg_spi(0xFF);
	// CS_HIGH();

	for (n = 10; n > 0; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80084f2:	230a      	movs	r3, #10
 80084f4:	73fb      	strb	r3, [r7, #15]
 80084f6:	e005      	b.n	8008504 <USER_SPI_initialize+0x50>
 80084f8:	20ff      	movs	r0, #255	@ 0xff
 80084fa:	f7ff fe7f 	bl	80081fc <xchg_spi>
 80084fe:	7bfb      	ldrb	r3, [r7, #15]
 8008500:	3b01      	subs	r3, #1
 8008502:	73fb      	strb	r3, [r7, #15]
 8008504:	7bfb      	ldrb	r3, [r7, #15]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1f6      	bne.n	80084f8 <USER_SPI_initialize+0x44>

	ty = 0;
 800850a:	2300      	movs	r3, #0
 800850c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800850e:	2100      	movs	r1, #0
 8008510:	2000      	movs	r0, #0
 8008512:	f7ff ff60 	bl	80083d6 <send_cmd>
 8008516:	4603      	mov	r3, r0
 8008518:	2b01      	cmp	r3, #1
 800851a:	f040 808b 	bne.w	8008634 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800851e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008522:	f7ff fe41 	bl	80081a8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8008526:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800852a:	2008      	movs	r0, #8
 800852c:	f7ff ff53 	bl	80083d6 <send_cmd>
 8008530:	4603      	mov	r3, r0
 8008532:	2b01      	cmp	r3, #1
 8008534:	d151      	bne.n	80085da <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8008536:	2300      	movs	r3, #0
 8008538:	73fb      	strb	r3, [r7, #15]
 800853a:	e00d      	b.n	8008558 <USER_SPI_initialize+0xa4>
 800853c:	7bfc      	ldrb	r4, [r7, #15]
 800853e:	20ff      	movs	r0, #255	@ 0xff
 8008540:	f7ff fe5c 	bl	80081fc <xchg_spi>
 8008544:	4603      	mov	r3, r0
 8008546:	461a      	mov	r2, r3
 8008548:	f104 0310 	add.w	r3, r4, #16
 800854c:	443b      	add	r3, r7
 800854e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008552:	7bfb      	ldrb	r3, [r7, #15]
 8008554:	3301      	adds	r3, #1
 8008556:	73fb      	strb	r3, [r7, #15]
 8008558:	7bfb      	ldrb	r3, [r7, #15]
 800855a:	2b03      	cmp	r3, #3
 800855c:	d9ee      	bls.n	800853c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800855e:	7abb      	ldrb	r3, [r7, #10]
 8008560:	2b01      	cmp	r3, #1
 8008562:	d167      	bne.n	8008634 <USER_SPI_initialize+0x180>
 8008564:	7afb      	ldrb	r3, [r7, #11]
 8008566:	2baa      	cmp	r3, #170	@ 0xaa
 8008568:	d164      	bne.n	8008634 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800856a:	bf00      	nop
 800856c:	f7ff fe30 	bl	80081d0 <SPI_Timer_Status>
 8008570:	4603      	mov	r3, r0
 8008572:	2b00      	cmp	r3, #0
 8008574:	d007      	beq.n	8008586 <USER_SPI_initialize+0xd2>
 8008576:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800857a:	20a9      	movs	r0, #169	@ 0xa9
 800857c:	f7ff ff2b 	bl	80083d6 <send_cmd>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1f2      	bne.n	800856c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8008586:	f7ff fe23 	bl	80081d0 <SPI_Timer_Status>
 800858a:	4603      	mov	r3, r0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d051      	beq.n	8008634 <USER_SPI_initialize+0x180>
 8008590:	2100      	movs	r1, #0
 8008592:	203a      	movs	r0, #58	@ 0x3a
 8008594:	f7ff ff1f 	bl	80083d6 <send_cmd>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d14a      	bne.n	8008634 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]
 80085a2:	e00d      	b.n	80085c0 <USER_SPI_initialize+0x10c>
 80085a4:	7bfc      	ldrb	r4, [r7, #15]
 80085a6:	20ff      	movs	r0, #255	@ 0xff
 80085a8:	f7ff fe28 	bl	80081fc <xchg_spi>
 80085ac:	4603      	mov	r3, r0
 80085ae:	461a      	mov	r2, r3
 80085b0:	f104 0310 	add.w	r3, r4, #16
 80085b4:	443b      	add	r3, r7
 80085b6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
 80085bc:	3301      	adds	r3, #1
 80085be:	73fb      	strb	r3, [r7, #15]
 80085c0:	7bfb      	ldrb	r3, [r7, #15]
 80085c2:	2b03      	cmp	r3, #3
 80085c4:	d9ee      	bls.n	80085a4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80085c6:	7a3b      	ldrb	r3, [r7, #8]
 80085c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d001      	beq.n	80085d4 <USER_SPI_initialize+0x120>
 80085d0:	230c      	movs	r3, #12
 80085d2:	e000      	b.n	80085d6 <USER_SPI_initialize+0x122>
 80085d4:	2304      	movs	r3, #4
 80085d6:	737b      	strb	r3, [r7, #13]
 80085d8:	e02c      	b.n	8008634 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80085da:	2100      	movs	r1, #0
 80085dc:	20a9      	movs	r0, #169	@ 0xa9
 80085de:	f7ff fefa 	bl	80083d6 <send_cmd>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d804      	bhi.n	80085f2 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80085e8:	2302      	movs	r3, #2
 80085ea:	737b      	strb	r3, [r7, #13]
 80085ec:	23a9      	movs	r3, #169	@ 0xa9
 80085ee:	73bb      	strb	r3, [r7, #14]
 80085f0:	e003      	b.n	80085fa <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80085f2:	2301      	movs	r3, #1
 80085f4:	737b      	strb	r3, [r7, #13]
 80085f6:	2301      	movs	r3, #1
 80085f8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80085fa:	bf00      	nop
 80085fc:	f7ff fde8 	bl	80081d0 <SPI_Timer_Status>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d007      	beq.n	8008616 <USER_SPI_initialize+0x162>
 8008606:	7bbb      	ldrb	r3, [r7, #14]
 8008608:	2100      	movs	r1, #0
 800860a:	4618      	mov	r0, r3
 800860c:	f7ff fee3 	bl	80083d6 <send_cmd>
 8008610:	4603      	mov	r3, r0
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1f2      	bne.n	80085fc <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8008616:	f7ff fddb 	bl	80081d0 <SPI_Timer_Status>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d007      	beq.n	8008630 <USER_SPI_initialize+0x17c>
 8008620:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008624:	2010      	movs	r0, #16
 8008626:	f7ff fed6 	bl	80083d6 <send_cmd>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d001      	beq.n	8008634 <USER_SPI_initialize+0x180>
				ty = 0;
 8008630:	2300      	movs	r3, #0
 8008632:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008634:	4a13      	ldr	r2, [pc, #76]	@ (8008684 <USER_SPI_initialize+0x1d0>)
 8008636:	7b7b      	ldrb	r3, [r7, #13]
 8008638:	7013      	strb	r3, [r2, #0]
	despiselect();
 800863a:	f7ff fe49 	bl	80082d0 <despiselect>

	if (ty) {			/* OK */
 800863e:	7b7b      	ldrb	r3, [r7, #13]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d010      	beq.n	8008666 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8008644:	4b0e      	ldr	r3, [pc, #56]	@ (8008680 <USER_SPI_initialize+0x1cc>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	4b0d      	ldr	r3, [pc, #52]	@ (8008680 <USER_SPI_initialize+0x1cc>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8008652:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8008654:	4b09      	ldr	r3, [pc, #36]	@ (800867c <USER_SPI_initialize+0x1c8>)
 8008656:	781b      	ldrb	r3, [r3, #0]
 8008658:	b2db      	uxtb	r3, r3
 800865a:	f023 0301 	bic.w	r3, r3, #1
 800865e:	b2da      	uxtb	r2, r3
 8008660:	4b06      	ldr	r3, [pc, #24]	@ (800867c <USER_SPI_initialize+0x1c8>)
 8008662:	701a      	strb	r2, [r3, #0]
 8008664:	e002      	b.n	800866c <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8008666:	4b05      	ldr	r3, [pc, #20]	@ (800867c <USER_SPI_initialize+0x1c8>)
 8008668:	2201      	movs	r2, #1
 800866a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800866c:	4b03      	ldr	r3, [pc, #12]	@ (800867c <USER_SPI_initialize+0x1c8>)
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	b2db      	uxtb	r3, r3
}
 8008672:	4618      	mov	r0, r3
 8008674:	3714      	adds	r7, #20
 8008676:	46bd      	mov	sp, r7
 8008678:	bd90      	pop	{r4, r7, pc}
 800867a:	bf00      	nop
 800867c:	20000020 	.word	0x20000020
 8008680:	20004860 	.word	0x20004860
 8008684:	20004a44 	.word	0x20004a44

08008688 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	4603      	mov	r3, r0
 8008690:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8008692:	79fb      	ldrb	r3, [r7, #7]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d001      	beq.n	800869c <USER_SPI_status+0x14>
 8008698:	2301      	movs	r3, #1
 800869a:	e002      	b.n	80086a2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800869c:	4b04      	ldr	r3, [pc, #16]	@ (80086b0 <USER_SPI_status+0x28>)
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	b2db      	uxtb	r3, r3
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	370c      	adds	r7, #12
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	20000020 	.word	0x20000020

080086b4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60b9      	str	r1, [r7, #8]
 80086bc:	607a      	str	r2, [r7, #4]
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	4603      	mov	r3, r0
 80086c2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80086c4:	7bfb      	ldrb	r3, [r7, #15]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d102      	bne.n	80086d0 <USER_SPI_read+0x1c>
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <USER_SPI_read+0x20>
 80086d0:	2304      	movs	r3, #4
 80086d2:	e04d      	b.n	8008770 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80086d4:	4b28      	ldr	r3, [pc, #160]	@ (8008778 <USER_SPI_read+0xc4>)
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	b2db      	uxtb	r3, r3
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d001      	beq.n	80086e6 <USER_SPI_read+0x32>
 80086e2:	2303      	movs	r3, #3
 80086e4:	e044      	b.n	8008770 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80086e6:	4b25      	ldr	r3, [pc, #148]	@ (800877c <USER_SPI_read+0xc8>)
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	f003 0308 	and.w	r3, r3, #8
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d102      	bne.n	80086f8 <USER_SPI_read+0x44>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	025b      	lsls	r3, r3, #9
 80086f6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d111      	bne.n	8008722 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80086fe:	6879      	ldr	r1, [r7, #4]
 8008700:	2011      	movs	r0, #17
 8008702:	f7ff fe68 	bl	80083d6 <send_cmd>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d129      	bne.n	8008760 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800870c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008710:	68b8      	ldr	r0, [r7, #8]
 8008712:	f7ff fe05 	bl	8008320 <rcvr_datablock>
 8008716:	4603      	mov	r3, r0
 8008718:	2b00      	cmp	r3, #0
 800871a:	d021      	beq.n	8008760 <USER_SPI_read+0xac>
			count = 0;
 800871c:	2300      	movs	r3, #0
 800871e:	603b      	str	r3, [r7, #0]
 8008720:	e01e      	b.n	8008760 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8008722:	6879      	ldr	r1, [r7, #4]
 8008724:	2012      	movs	r0, #18
 8008726:	f7ff fe56 	bl	80083d6 <send_cmd>
 800872a:	4603      	mov	r3, r0
 800872c:	2b00      	cmp	r3, #0
 800872e:	d117      	bne.n	8008760 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008734:	68b8      	ldr	r0, [r7, #8]
 8008736:	f7ff fdf3 	bl	8008320 <rcvr_datablock>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d00a      	beq.n	8008756 <USER_SPI_read+0xa2>
				buff += 512;
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008746:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	3b01      	subs	r3, #1
 800874c:	603b      	str	r3, [r7, #0]
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1ed      	bne.n	8008730 <USER_SPI_read+0x7c>
 8008754:	e000      	b.n	8008758 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8008756:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008758:	2100      	movs	r1, #0
 800875a:	200c      	movs	r0, #12
 800875c:	f7ff fe3b 	bl	80083d6 <send_cmd>
		}
	}
	despiselect();
 8008760:	f7ff fdb6 	bl	80082d0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	bf14      	ite	ne
 800876a:	2301      	movne	r3, #1
 800876c:	2300      	moveq	r3, #0
 800876e:	b2db      	uxtb	r3, r3
}
 8008770:	4618      	mov	r0, r3
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	20000020 	.word	0x20000020
 800877c:	20004a44 	.word	0x20004a44

08008780 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	60b9      	str	r1, [r7, #8]
 8008788:	607a      	str	r2, [r7, #4]
 800878a:	603b      	str	r3, [r7, #0]
 800878c:	4603      	mov	r3, r0
 800878e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008790:	7bfb      	ldrb	r3, [r7, #15]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d102      	bne.n	800879c <USER_SPI_write+0x1c>
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d101      	bne.n	80087a0 <USER_SPI_write+0x20>
 800879c:	2304      	movs	r3, #4
 800879e:	e063      	b.n	8008868 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80087a0:	4b33      	ldr	r3, [pc, #204]	@ (8008870 <USER_SPI_write+0xf0>)
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d001      	beq.n	80087b2 <USER_SPI_write+0x32>
 80087ae:	2303      	movs	r3, #3
 80087b0:	e05a      	b.n	8008868 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80087b2:	4b2f      	ldr	r3, [pc, #188]	@ (8008870 <USER_SPI_write+0xf0>)
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	f003 0304 	and.w	r3, r3, #4
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d001      	beq.n	80087c4 <USER_SPI_write+0x44>
 80087c0:	2302      	movs	r3, #2
 80087c2:	e051      	b.n	8008868 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80087c4:	4b2b      	ldr	r3, [pc, #172]	@ (8008874 <USER_SPI_write+0xf4>)
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	f003 0308 	and.w	r3, r3, #8
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d102      	bne.n	80087d6 <USER_SPI_write+0x56>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	025b      	lsls	r3, r3, #9
 80087d4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d110      	bne.n	80087fe <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80087dc:	6879      	ldr	r1, [r7, #4]
 80087de:	2018      	movs	r0, #24
 80087e0:	f7ff fdf9 	bl	80083d6 <send_cmd>
 80087e4:	4603      	mov	r3, r0
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d136      	bne.n	8008858 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80087ea:	21fe      	movs	r1, #254	@ 0xfe
 80087ec:	68b8      	ldr	r0, [r7, #8]
 80087ee:	f7ff fdc0 	bl	8008372 <xmit_datablock>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d02f      	beq.n	8008858 <USER_SPI_write+0xd8>
			count = 0;
 80087f8:	2300      	movs	r3, #0
 80087fa:	603b      	str	r3, [r7, #0]
 80087fc:	e02c      	b.n	8008858 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80087fe:	4b1d      	ldr	r3, [pc, #116]	@ (8008874 <USER_SPI_write+0xf4>)
 8008800:	781b      	ldrb	r3, [r3, #0]
 8008802:	f003 0306 	and.w	r3, r3, #6
 8008806:	2b00      	cmp	r3, #0
 8008808:	d003      	beq.n	8008812 <USER_SPI_write+0x92>
 800880a:	6839      	ldr	r1, [r7, #0]
 800880c:	2097      	movs	r0, #151	@ 0x97
 800880e:	f7ff fde2 	bl	80083d6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8008812:	6879      	ldr	r1, [r7, #4]
 8008814:	2019      	movs	r0, #25
 8008816:	f7ff fdde 	bl	80083d6 <send_cmd>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d11b      	bne.n	8008858 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008820:	21fc      	movs	r1, #252	@ 0xfc
 8008822:	68b8      	ldr	r0, [r7, #8]
 8008824:	f7ff fda5 	bl	8008372 <xmit_datablock>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00a      	beq.n	8008844 <USER_SPI_write+0xc4>
				buff += 512;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8008834:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	3b01      	subs	r3, #1
 800883a:	603b      	str	r3, [r7, #0]
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1ee      	bne.n	8008820 <USER_SPI_write+0xa0>
 8008842:	e000      	b.n	8008846 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8008844:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8008846:	21fd      	movs	r1, #253	@ 0xfd
 8008848:	2000      	movs	r0, #0
 800884a:	f7ff fd92 	bl	8008372 <xmit_datablock>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d101      	bne.n	8008858 <USER_SPI_write+0xd8>
 8008854:	2301      	movs	r3, #1
 8008856:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008858:	f7ff fd3a 	bl	80082d0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	bf14      	ite	ne
 8008862:	2301      	movne	r3, #1
 8008864:	2300      	moveq	r3, #0
 8008866:	b2db      	uxtb	r3, r3
}
 8008868:	4618      	mov	r0, r3
 800886a:	3710      	adds	r7, #16
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	20000020 	.word	0x20000020
 8008874:	20004a44 	.word	0x20004a44

08008878 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b08c      	sub	sp, #48	@ 0x30
 800887c:	af00      	add	r7, sp, #0
 800887e:	4603      	mov	r3, r0
 8008880:	603a      	str	r2, [r7, #0]
 8008882:	71fb      	strb	r3, [r7, #7]
 8008884:	460b      	mov	r3, r1
 8008886:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008888:	79fb      	ldrb	r3, [r7, #7]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <USER_SPI_ioctl+0x1a>
 800888e:	2304      	movs	r3, #4
 8008890:	e15a      	b.n	8008b48 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8008892:	4baf      	ldr	r3, [pc, #700]	@ (8008b50 <USER_SPI_ioctl+0x2d8>)
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	b2db      	uxtb	r3, r3
 8008898:	f003 0301 	and.w	r3, r3, #1
 800889c:	2b00      	cmp	r3, #0
 800889e:	d001      	beq.n	80088a4 <USER_SPI_ioctl+0x2c>
 80088a0:	2303      	movs	r3, #3
 80088a2:	e151      	b.n	8008b48 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80088a4:	2301      	movs	r3, #1
 80088a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80088aa:	79bb      	ldrb	r3, [r7, #6]
 80088ac:	2b04      	cmp	r3, #4
 80088ae:	f200 8136 	bhi.w	8008b1e <USER_SPI_ioctl+0x2a6>
 80088b2:	a201      	add	r2, pc, #4	@ (adr r2, 80088b8 <USER_SPI_ioctl+0x40>)
 80088b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088b8:	080088cd 	.word	0x080088cd
 80088bc:	080088e1 	.word	0x080088e1
 80088c0:	08008b1f 	.word	0x08008b1f
 80088c4:	0800898d 	.word	0x0800898d
 80088c8:	08008a83 	.word	0x08008a83
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80088cc:	f7ff fd0e 	bl	80082ec <spiselect>
 80088d0:	4603      	mov	r3, r0
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	f000 8127 	beq.w	8008b26 <USER_SPI_ioctl+0x2ae>
 80088d8:	2300      	movs	r3, #0
 80088da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80088de:	e122      	b.n	8008b26 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80088e0:	2100      	movs	r1, #0
 80088e2:	2009      	movs	r0, #9
 80088e4:	f7ff fd77 	bl	80083d6 <send_cmd>
 80088e8:	4603      	mov	r3, r0
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	f040 811d 	bne.w	8008b2a <USER_SPI_ioctl+0x2b2>
 80088f0:	f107 030c 	add.w	r3, r7, #12
 80088f4:	2110      	movs	r1, #16
 80088f6:	4618      	mov	r0, r3
 80088f8:	f7ff fd12 	bl	8008320 <rcvr_datablock>
 80088fc:	4603      	mov	r3, r0
 80088fe:	2b00      	cmp	r3, #0
 8008900:	f000 8113 	beq.w	8008b2a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8008904:	7b3b      	ldrb	r3, [r7, #12]
 8008906:	099b      	lsrs	r3, r3, #6
 8008908:	b2db      	uxtb	r3, r3
 800890a:	2b01      	cmp	r3, #1
 800890c:	d111      	bne.n	8008932 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800890e:	7d7b      	ldrb	r3, [r7, #21]
 8008910:	461a      	mov	r2, r3
 8008912:	7d3b      	ldrb	r3, [r7, #20]
 8008914:	021b      	lsls	r3, r3, #8
 8008916:	4413      	add	r3, r2
 8008918:	461a      	mov	r2, r3
 800891a:	7cfb      	ldrb	r3, [r7, #19]
 800891c:	041b      	lsls	r3, r3, #16
 800891e:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 8008922:	4413      	add	r3, r2
 8008924:	3301      	adds	r3, #1
 8008926:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008928:	69fb      	ldr	r3, [r7, #28]
 800892a:	029a      	lsls	r2, r3, #10
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	601a      	str	r2, [r3, #0]
 8008930:	e028      	b.n	8008984 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8008932:	7c7b      	ldrb	r3, [r7, #17]
 8008934:	f003 030f 	and.w	r3, r3, #15
 8008938:	b2da      	uxtb	r2, r3
 800893a:	7dbb      	ldrb	r3, [r7, #22]
 800893c:	09db      	lsrs	r3, r3, #7
 800893e:	b2db      	uxtb	r3, r3
 8008940:	4413      	add	r3, r2
 8008942:	b2da      	uxtb	r2, r3
 8008944:	7d7b      	ldrb	r3, [r7, #21]
 8008946:	005b      	lsls	r3, r3, #1
 8008948:	b2db      	uxtb	r3, r3
 800894a:	f003 0306 	and.w	r3, r3, #6
 800894e:	b2db      	uxtb	r3, r3
 8008950:	4413      	add	r3, r2
 8008952:	b2db      	uxtb	r3, r3
 8008954:	3302      	adds	r3, #2
 8008956:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800895a:	7d3b      	ldrb	r3, [r7, #20]
 800895c:	099b      	lsrs	r3, r3, #6
 800895e:	b2db      	uxtb	r3, r3
 8008960:	461a      	mov	r2, r3
 8008962:	7cfb      	ldrb	r3, [r7, #19]
 8008964:	009b      	lsls	r3, r3, #2
 8008966:	441a      	add	r2, r3
 8008968:	7cbb      	ldrb	r3, [r7, #18]
 800896a:	029b      	lsls	r3, r3, #10
 800896c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008970:	4413      	add	r3, r2
 8008972:	3301      	adds	r3, #1
 8008974:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8008976:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800897a:	3b09      	subs	r3, #9
 800897c:	69fa      	ldr	r2, [r7, #28]
 800897e:	409a      	lsls	r2, r3
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800898a:	e0ce      	b.n	8008b2a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800898c:	4b71      	ldr	r3, [pc, #452]	@ (8008b54 <USER_SPI_ioctl+0x2dc>)
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	f003 0304 	and.w	r3, r3, #4
 8008994:	2b00      	cmp	r3, #0
 8008996:	d031      	beq.n	80089fc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8008998:	2100      	movs	r1, #0
 800899a:	208d      	movs	r0, #141	@ 0x8d
 800899c:	f7ff fd1b 	bl	80083d6 <send_cmd>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	f040 80c3 	bne.w	8008b2e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80089a8:	20ff      	movs	r0, #255	@ 0xff
 80089aa:	f7ff fc27 	bl	80081fc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80089ae:	f107 030c 	add.w	r3, r7, #12
 80089b2:	2110      	movs	r1, #16
 80089b4:	4618      	mov	r0, r3
 80089b6:	f7ff fcb3 	bl	8008320 <rcvr_datablock>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f000 80b6 	beq.w	8008b2e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80089c2:	2330      	movs	r3, #48	@ 0x30
 80089c4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80089c8:	e007      	b.n	80089da <USER_SPI_ioctl+0x162>
 80089ca:	20ff      	movs	r0, #255	@ 0xff
 80089cc:	f7ff fc16 	bl	80081fc <xchg_spi>
 80089d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80089d4:	3b01      	subs	r3, #1
 80089d6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80089da:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1f3      	bne.n	80089ca <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80089e2:	7dbb      	ldrb	r3, [r7, #22]
 80089e4:	091b      	lsrs	r3, r3, #4
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	461a      	mov	r2, r3
 80089ea:	2310      	movs	r3, #16
 80089ec:	fa03 f202 	lsl.w	r2, r3, r2
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80089f4:	2300      	movs	r3, #0
 80089f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80089fa:	e098      	b.n	8008b2e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80089fc:	2100      	movs	r1, #0
 80089fe:	2009      	movs	r0, #9
 8008a00:	f7ff fce9 	bl	80083d6 <send_cmd>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f040 8091 	bne.w	8008b2e <USER_SPI_ioctl+0x2b6>
 8008a0c:	f107 030c 	add.w	r3, r7, #12
 8008a10:	2110      	movs	r1, #16
 8008a12:	4618      	mov	r0, r3
 8008a14:	f7ff fc84 	bl	8008320 <rcvr_datablock>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	f000 8087 	beq.w	8008b2e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008a20:	4b4c      	ldr	r3, [pc, #304]	@ (8008b54 <USER_SPI_ioctl+0x2dc>)
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	f003 0302 	and.w	r3, r3, #2
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d012      	beq.n	8008a52 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008a2c:	7dbb      	ldrb	r3, [r7, #22]
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8008a34:	7dfa      	ldrb	r2, [r7, #23]
 8008a36:	09d2      	lsrs	r2, r2, #7
 8008a38:	b2d2      	uxtb	r2, r2
 8008a3a:	4413      	add	r3, r2
 8008a3c:	1c5a      	adds	r2, r3, #1
 8008a3e:	7e7b      	ldrb	r3, [r7, #25]
 8008a40:	099b      	lsrs	r3, r3, #6
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	3b01      	subs	r3, #1
 8008a46:	fa02 f303 	lsl.w	r3, r2, r3
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	601a      	str	r2, [r3, #0]
 8008a50:	e013      	b.n	8008a7a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8008a52:	7dbb      	ldrb	r3, [r7, #22]
 8008a54:	109b      	asrs	r3, r3, #2
 8008a56:	b29b      	uxth	r3, r3
 8008a58:	f003 031f 	and.w	r3, r3, #31
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	7dfa      	ldrb	r2, [r7, #23]
 8008a60:	00d2      	lsls	r2, r2, #3
 8008a62:	f002 0218 	and.w	r2, r2, #24
 8008a66:	7df9      	ldrb	r1, [r7, #23]
 8008a68:	0949      	lsrs	r1, r1, #5
 8008a6a:	b2c9      	uxtb	r1, r1
 8008a6c:	440a      	add	r2, r1
 8008a6e:	3201      	adds	r2, #1
 8008a70:	fb02 f303 	mul.w	r3, r2, r3
 8008a74:	461a      	mov	r2, r3
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008a80:	e055      	b.n	8008b2e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008a82:	4b34      	ldr	r3, [pc, #208]	@ (8008b54 <USER_SPI_ioctl+0x2dc>)
 8008a84:	781b      	ldrb	r3, [r3, #0]
 8008a86:	f003 0306 	and.w	r3, r3, #6
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d051      	beq.n	8008b32 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008a8e:	f107 020c 	add.w	r2, r7, #12
 8008a92:	79fb      	ldrb	r3, [r7, #7]
 8008a94:	210b      	movs	r1, #11
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7ff feee 	bl	8008878 <USER_SPI_ioctl>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d149      	bne.n	8008b36 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008aa2:	7b3b      	ldrb	r3, [r7, #12]
 8008aa4:	099b      	lsrs	r3, r3, #6
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d104      	bne.n	8008ab6 <USER_SPI_ioctl+0x23e>
 8008aac:	7dbb      	ldrb	r3, [r7, #22]
 8008aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d041      	beq.n	8008b3a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	623b      	str	r3, [r7, #32]
 8008aba:	6a3b      	ldr	r3, [r7, #32]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ac0:	6a3b      	ldr	r3, [r7, #32]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8008ac6:	4b23      	ldr	r3, [pc, #140]	@ (8008b54 <USER_SPI_ioctl+0x2dc>)
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	f003 0308 	and.w	r3, r3, #8
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d105      	bne.n	8008ade <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8008ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad4:	025b      	lsls	r3, r3, #9
 8008ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	025b      	lsls	r3, r3, #9
 8008adc:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8008ade:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ae0:	2020      	movs	r0, #32
 8008ae2:	f7ff fc78 	bl	80083d6 <send_cmd>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d128      	bne.n	8008b3e <USER_SPI_ioctl+0x2c6>
 8008aec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008aee:	2021      	movs	r0, #33	@ 0x21
 8008af0:	f7ff fc71 	bl	80083d6 <send_cmd>
 8008af4:	4603      	mov	r3, r0
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d121      	bne.n	8008b3e <USER_SPI_ioctl+0x2c6>
 8008afa:	2100      	movs	r1, #0
 8008afc:	2026      	movs	r0, #38	@ 0x26
 8008afe:	f7ff fc6a 	bl	80083d6 <send_cmd>
 8008b02:	4603      	mov	r3, r0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d11a      	bne.n	8008b3e <USER_SPI_ioctl+0x2c6>
 8008b08:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008b0c:	f7ff fbbc 	bl	8008288 <wait_ready>
 8008b10:	4603      	mov	r3, r0
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d013      	beq.n	8008b3e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008b16:	2300      	movs	r3, #0
 8008b18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008b1c:	e00f      	b.n	8008b3e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008b1e:	2304      	movs	r3, #4
 8008b20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008b24:	e00c      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		break;
 8008b26:	bf00      	nop
 8008b28:	e00a      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		break;
 8008b2a:	bf00      	nop
 8008b2c:	e008      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		break;
 8008b2e:	bf00      	nop
 8008b30:	e006      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008b32:	bf00      	nop
 8008b34:	e004      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008b36:	bf00      	nop
 8008b38:	e002      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008b3a:	bf00      	nop
 8008b3c:	e000      	b.n	8008b40 <USER_SPI_ioctl+0x2c8>
		break;
 8008b3e:	bf00      	nop
	}

	despiselect();
 8008b40:	f7ff fbc6 	bl	80082d0 <despiselect>

	return res;
 8008b44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3730      	adds	r7, #48	@ 0x30
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}
 8008b50:	20000020 	.word	0x20000020
 8008b54:	20004a44 	.word	0x20004a44

08008b58 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b087      	sub	sp, #28
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	4613      	mov	r3, r2
 8008b64:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008b66:	2301      	movs	r3, #1
 8008b68:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008b70:	7a5b      	ldrb	r3, [r3, #9]
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d131      	bne.n	8008bdc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008b78:	4b1c      	ldr	r3, [pc, #112]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008b7a:	7a5b      	ldrb	r3, [r3, #9]
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	461a      	mov	r2, r3
 8008b80:	4b1a      	ldr	r3, [pc, #104]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008b82:	2100      	movs	r1, #0
 8008b84:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008b86:	4b19      	ldr	r3, [pc, #100]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008b88:	7a5b      	ldrb	r3, [r3, #9]
 8008b8a:	b2db      	uxtb	r3, r3
 8008b8c:	4a17      	ldr	r2, [pc, #92]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	4413      	add	r3, r2
 8008b92:	68fa      	ldr	r2, [r7, #12]
 8008b94:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008b96:	4b15      	ldr	r3, [pc, #84]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008b98:	7a5b      	ldrb	r3, [r3, #9]
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	4b13      	ldr	r3, [pc, #76]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008ba0:	4413      	add	r3, r2
 8008ba2:	79fa      	ldrb	r2, [r7, #7]
 8008ba4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008ba6:	4b11      	ldr	r3, [pc, #68]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008ba8:	7a5b      	ldrb	r3, [r3, #9]
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	1c5a      	adds	r2, r3, #1
 8008bae:	b2d1      	uxtb	r1, r2
 8008bb0:	4a0e      	ldr	r2, [pc, #56]	@ (8008bec <FATFS_LinkDriverEx+0x94>)
 8008bb2:	7251      	strb	r1, [r2, #9]
 8008bb4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008bb6:	7dbb      	ldrb	r3, [r7, #22]
 8008bb8:	3330      	adds	r3, #48	@ 0x30
 8008bba:	b2da      	uxtb	r2, r3
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	3301      	adds	r3, #1
 8008bc4:	223a      	movs	r2, #58	@ 0x3a
 8008bc6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	3302      	adds	r3, #2
 8008bcc:	222f      	movs	r2, #47	@ 0x2f
 8008bce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	3303      	adds	r3, #3
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	371c      	adds	r7, #28
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	20004a50 	.word	0x20004a50

08008bf0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b082      	sub	sp, #8
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	6839      	ldr	r1, [r7, #0]
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7ff ffaa 	bl	8008b58 <FATFS_LinkDriverEx>
 8008c04:	4603      	mov	r3, r0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3708      	adds	r7, #8
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
	...

08008c10 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b084      	sub	sp, #16
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
 8008c18:	460b      	mov	r3, r1
 8008c1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008c1c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008c20:	f002 fd34 	bl	800b68c <malloc>
 8008c24:	4603      	mov	r3, r0
 8008c26:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d109      	bne.n	8008c42 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	32b0      	adds	r2, #176	@ 0xb0
 8008c38:	2100      	movs	r1, #0
 8008c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008c3e:	2302      	movs	r3, #2
 8008c40:	e0d4      	b.n	8008dec <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008c42:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008c46:	2100      	movs	r1, #0
 8008c48:	68f8      	ldr	r0, [r7, #12]
 8008c4a:	f002 fddd 	bl	800b808 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	32b0      	adds	r2, #176	@ 0xb0
 8008c58:	68f9      	ldr	r1, [r7, #12]
 8008c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	32b0      	adds	r2, #176	@ 0xb0
 8008c68:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	7c1b      	ldrb	r3, [r3, #16]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d138      	bne.n	8008cec <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c7a:	4b5e      	ldr	r3, [pc, #376]	@ (8008df4 <USBD_CDC_Init+0x1e4>)
 8008c7c:	7819      	ldrb	r1, [r3, #0]
 8008c7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c82:	2202      	movs	r2, #2
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f002 fb5e 	bl	800b346 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c8a:	4b5a      	ldr	r3, [pc, #360]	@ (8008df4 <USBD_CDC_Init+0x1e4>)
 8008c8c:	781b      	ldrb	r3, [r3, #0]
 8008c8e:	f003 020f 	and.w	r2, r3, #15
 8008c92:	6879      	ldr	r1, [r7, #4]
 8008c94:	4613      	mov	r3, r2
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	4413      	add	r3, r2
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	440b      	add	r3, r1
 8008c9e:	3323      	adds	r3, #35	@ 0x23
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008ca4:	4b54      	ldr	r3, [pc, #336]	@ (8008df8 <USBD_CDC_Init+0x1e8>)
 8008ca6:	7819      	ldrb	r1, [r3, #0]
 8008ca8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008cac:	2202      	movs	r2, #2
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f002 fb49 	bl	800b346 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008cb4:	4b50      	ldr	r3, [pc, #320]	@ (8008df8 <USBD_CDC_Init+0x1e8>)
 8008cb6:	781b      	ldrb	r3, [r3, #0]
 8008cb8:	f003 020f 	and.w	r2, r3, #15
 8008cbc:	6879      	ldr	r1, [r7, #4]
 8008cbe:	4613      	mov	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	4413      	add	r3, r2
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	440b      	add	r3, r1
 8008cc8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008ccc:	2201      	movs	r2, #1
 8008cce:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008cd0:	4b4a      	ldr	r3, [pc, #296]	@ (8008dfc <USBD_CDC_Init+0x1ec>)
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	f003 020f 	and.w	r2, r3, #15
 8008cd8:	6879      	ldr	r1, [r7, #4]
 8008cda:	4613      	mov	r3, r2
 8008cdc:	009b      	lsls	r3, r3, #2
 8008cde:	4413      	add	r3, r2
 8008ce0:	009b      	lsls	r3, r3, #2
 8008ce2:	440b      	add	r3, r1
 8008ce4:	331c      	adds	r3, #28
 8008ce6:	2210      	movs	r2, #16
 8008ce8:	601a      	str	r2, [r3, #0]
 8008cea:	e035      	b.n	8008d58 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008cec:	4b41      	ldr	r3, [pc, #260]	@ (8008df4 <USBD_CDC_Init+0x1e4>)
 8008cee:	7819      	ldrb	r1, [r3, #0]
 8008cf0:	2340      	movs	r3, #64	@ 0x40
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f002 fb26 	bl	800b346 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8008df4 <USBD_CDC_Init+0x1e4>)
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	f003 020f 	and.w	r2, r3, #15
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	4613      	mov	r3, r2
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4413      	add	r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	440b      	add	r3, r1
 8008d0e:	3323      	adds	r3, #35	@ 0x23
 8008d10:	2201      	movs	r2, #1
 8008d12:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008d14:	4b38      	ldr	r3, [pc, #224]	@ (8008df8 <USBD_CDC_Init+0x1e8>)
 8008d16:	7819      	ldrb	r1, [r3, #0]
 8008d18:	2340      	movs	r3, #64	@ 0x40
 8008d1a:	2202      	movs	r2, #2
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f002 fb12 	bl	800b346 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008d22:	4b35      	ldr	r3, [pc, #212]	@ (8008df8 <USBD_CDC_Init+0x1e8>)
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	f003 020f 	and.w	r2, r3, #15
 8008d2a:	6879      	ldr	r1, [r7, #4]
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4413      	add	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	440b      	add	r3, r1
 8008d36:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8008dfc <USBD_CDC_Init+0x1ec>)
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	f003 020f 	and.w	r2, r3, #15
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	4613      	mov	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	4413      	add	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	440b      	add	r3, r1
 8008d52:	331c      	adds	r3, #28
 8008d54:	2210      	movs	r2, #16
 8008d56:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008d58:	4b28      	ldr	r3, [pc, #160]	@ (8008dfc <USBD_CDC_Init+0x1ec>)
 8008d5a:	7819      	ldrb	r1, [r3, #0]
 8008d5c:	2308      	movs	r3, #8
 8008d5e:	2203      	movs	r2, #3
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f002 faf0 	bl	800b346 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008d66:	4b25      	ldr	r3, [pc, #148]	@ (8008dfc <USBD_CDC_Init+0x1ec>)
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	f003 020f 	and.w	r2, r3, #15
 8008d6e:	6879      	ldr	r1, [r7, #4]
 8008d70:	4613      	mov	r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	4413      	add	r3, r2
 8008d76:	009b      	lsls	r3, r3, #2
 8008d78:	440b      	add	r3, r1
 8008d7a:	3323      	adds	r3, #35	@ 0x23
 8008d7c:	2201      	movs	r2, #1
 8008d7e:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	33b0      	adds	r3, #176	@ 0xb0
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8008db6:	2302      	movs	r3, #2
 8008db8:	e018      	b.n	8008dec <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	7c1b      	ldrb	r3, [r3, #16]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d10a      	bne.n	8008dd8 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8008df8 <USBD_CDC_Init+0x1e8>)
 8008dc4:	7819      	ldrb	r1, [r3, #0]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008dcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f002 fba7 	bl	800b524 <USBD_LL_PrepareReceive>
 8008dd6:	e008      	b.n	8008dea <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008dd8:	4b07      	ldr	r3, [pc, #28]	@ (8008df8 <USBD_CDC_Init+0x1e8>)
 8008dda:	7819      	ldrb	r1, [r3, #0]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008de2:	2340      	movs	r3, #64	@ 0x40
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f002 fb9d 	bl	800b524 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	200000ab 	.word	0x200000ab
 8008df8:	200000ac 	.word	0x200000ac
 8008dfc:	200000ad 	.word	0x200000ad

08008e00 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	460b      	mov	r3, r1
 8008e0a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008e0c:	4b3a      	ldr	r3, [pc, #232]	@ (8008ef8 <USBD_CDC_DeInit+0xf8>)
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	4619      	mov	r1, r3
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f002 fabd 	bl	800b392 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008e18:	4b37      	ldr	r3, [pc, #220]	@ (8008ef8 <USBD_CDC_DeInit+0xf8>)
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	f003 020f 	and.w	r2, r3, #15
 8008e20:	6879      	ldr	r1, [r7, #4]
 8008e22:	4613      	mov	r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	440b      	add	r3, r1
 8008e2c:	3323      	adds	r3, #35	@ 0x23
 8008e2e:	2200      	movs	r2, #0
 8008e30:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008e32:	4b32      	ldr	r3, [pc, #200]	@ (8008efc <USBD_CDC_DeInit+0xfc>)
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	4619      	mov	r1, r3
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f002 faaa 	bl	800b392 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8008efc <USBD_CDC_DeInit+0xfc>)
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	f003 020f 	and.w	r2, r3, #15
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	440b      	add	r3, r1
 8008e52:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008e56:	2200      	movs	r2, #0
 8008e58:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008e5a:	4b29      	ldr	r3, [pc, #164]	@ (8008f00 <USBD_CDC_DeInit+0x100>)
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	4619      	mov	r1, r3
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f002 fa96 	bl	800b392 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008e66:	4b26      	ldr	r3, [pc, #152]	@ (8008f00 <USBD_CDC_DeInit+0x100>)
 8008e68:	781b      	ldrb	r3, [r3, #0]
 8008e6a:	f003 020f 	and.w	r2, r3, #15
 8008e6e:	6879      	ldr	r1, [r7, #4]
 8008e70:	4613      	mov	r3, r2
 8008e72:	009b      	lsls	r3, r3, #2
 8008e74:	4413      	add	r3, r2
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	440b      	add	r3, r1
 8008e7a:	3323      	adds	r3, #35	@ 0x23
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008e80:	4b1f      	ldr	r3, [pc, #124]	@ (8008f00 <USBD_CDC_DeInit+0x100>)
 8008e82:	781b      	ldrb	r3, [r3, #0]
 8008e84:	f003 020f 	and.w	r2, r3, #15
 8008e88:	6879      	ldr	r1, [r7, #4]
 8008e8a:	4613      	mov	r3, r2
 8008e8c:	009b      	lsls	r3, r3, #2
 8008e8e:	4413      	add	r3, r2
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	440b      	add	r3, r1
 8008e94:	331c      	adds	r3, #28
 8008e96:	2200      	movs	r2, #0
 8008e98:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	32b0      	adds	r2, #176	@ 0xb0
 8008ea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d01f      	beq.n	8008eec <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	33b0      	adds	r3, #176	@ 0xb0
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	4413      	add	r3, r2
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	32b0      	adds	r2, #176	@ 0xb0
 8008eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f002 fbe4 	bl	800b69c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	32b0      	adds	r2, #176	@ 0xb0
 8008ede:	2100      	movs	r1, #0
 8008ee0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	200000ab 	.word	0x200000ab
 8008efc:	200000ac 	.word	0x200000ac
 8008f00:	200000ad 	.word	0x200000ad

08008f04 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	32b0      	adds	r2, #176	@ 0xb0
 8008f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f1c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008f1e:	2300      	movs	r3, #0
 8008f20:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008f22:	2300      	movs	r3, #0
 8008f24:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f26:	2300      	movs	r3, #0
 8008f28:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008f30:	2303      	movs	r3, #3
 8008f32:	e0bf      	b.n	80090b4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d050      	beq.n	8008fe2 <USBD_CDC_Setup+0xde>
 8008f40:	2b20      	cmp	r3, #32
 8008f42:	f040 80af 	bne.w	80090a4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	88db      	ldrh	r3, [r3, #6]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d03a      	beq.n	8008fc4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	781b      	ldrb	r3, [r3, #0]
 8008f52:	b25b      	sxtb	r3, r3
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	da1b      	bge.n	8008f90 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	33b0      	adds	r3, #176	@ 0xb0
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	4413      	add	r3, r2
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	683a      	ldr	r2, [r7, #0]
 8008f6c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008f6e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f70:	683a      	ldr	r2, [r7, #0]
 8008f72:	88d2      	ldrh	r2, [r2, #6]
 8008f74:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	88db      	ldrh	r3, [r3, #6]
 8008f7a:	2b07      	cmp	r3, #7
 8008f7c:	bf28      	it	cs
 8008f7e:	2307      	movcs	r3, #7
 8008f80:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	89fa      	ldrh	r2, [r7, #14]
 8008f86:	4619      	mov	r1, r3
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f001 fd93 	bl	800aab4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008f8e:	e090      	b.n	80090b2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	785a      	ldrb	r2, [r3, #1]
 8008f94:	693b      	ldr	r3, [r7, #16]
 8008f96:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	88db      	ldrh	r3, [r3, #6]
 8008f9e:	2b3f      	cmp	r3, #63	@ 0x3f
 8008fa0:	d803      	bhi.n	8008faa <USBD_CDC_Setup+0xa6>
 8008fa2:	683b      	ldr	r3, [r7, #0]
 8008fa4:	88db      	ldrh	r3, [r3, #6]
 8008fa6:	b2da      	uxtb	r2, r3
 8008fa8:	e000      	b.n	8008fac <USBD_CDC_Setup+0xa8>
 8008faa:	2240      	movs	r2, #64	@ 0x40
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008fb2:	6939      	ldr	r1, [r7, #16]
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008fba:	461a      	mov	r2, r3
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f001 fda8 	bl	800ab12 <USBD_CtlPrepareRx>
      break;
 8008fc2:	e076      	b.n	80090b2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008fca:	687a      	ldr	r2, [r7, #4]
 8008fcc:	33b0      	adds	r3, #176	@ 0xb0
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	4413      	add	r3, r2
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	7850      	ldrb	r0, [r2, #1]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	6839      	ldr	r1, [r7, #0]
 8008fde:	4798      	blx	r3
      break;
 8008fe0:	e067      	b.n	80090b2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	785b      	ldrb	r3, [r3, #1]
 8008fe6:	2b0b      	cmp	r3, #11
 8008fe8:	d851      	bhi.n	800908e <USBD_CDC_Setup+0x18a>
 8008fea:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff0 <USBD_CDC_Setup+0xec>)
 8008fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff0:	08009021 	.word	0x08009021
 8008ff4:	0800909d 	.word	0x0800909d
 8008ff8:	0800908f 	.word	0x0800908f
 8008ffc:	0800908f 	.word	0x0800908f
 8009000:	0800908f 	.word	0x0800908f
 8009004:	0800908f 	.word	0x0800908f
 8009008:	0800908f 	.word	0x0800908f
 800900c:	0800908f 	.word	0x0800908f
 8009010:	0800908f 	.word	0x0800908f
 8009014:	0800908f 	.word	0x0800908f
 8009018:	0800904b 	.word	0x0800904b
 800901c:	08009075 	.word	0x08009075
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2b03      	cmp	r3, #3
 800902a:	d107      	bne.n	800903c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800902c:	f107 030a 	add.w	r3, r7, #10
 8009030:	2202      	movs	r2, #2
 8009032:	4619      	mov	r1, r3
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f001 fd3d 	bl	800aab4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800903a:	e032      	b.n	80090a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800903c:	6839      	ldr	r1, [r7, #0]
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f001 fcbb 	bl	800a9ba <USBD_CtlError>
            ret = USBD_FAIL;
 8009044:	2303      	movs	r3, #3
 8009046:	75fb      	strb	r3, [r7, #23]
          break;
 8009048:	e02b      	b.n	80090a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009050:	b2db      	uxtb	r3, r3
 8009052:	2b03      	cmp	r3, #3
 8009054:	d107      	bne.n	8009066 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009056:	f107 030d 	add.w	r3, r7, #13
 800905a:	2201      	movs	r2, #1
 800905c:	4619      	mov	r1, r3
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f001 fd28 	bl	800aab4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009064:	e01d      	b.n	80090a2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f001 fca6 	bl	800a9ba <USBD_CtlError>
            ret = USBD_FAIL;
 800906e:	2303      	movs	r3, #3
 8009070:	75fb      	strb	r3, [r7, #23]
          break;
 8009072:	e016      	b.n	80090a2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800907a:	b2db      	uxtb	r3, r3
 800907c:	2b03      	cmp	r3, #3
 800907e:	d00f      	beq.n	80090a0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009080:	6839      	ldr	r1, [r7, #0]
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f001 fc99 	bl	800a9ba <USBD_CtlError>
            ret = USBD_FAIL;
 8009088:	2303      	movs	r3, #3
 800908a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800908c:	e008      	b.n	80090a0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800908e:	6839      	ldr	r1, [r7, #0]
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f001 fc92 	bl	800a9ba <USBD_CtlError>
          ret = USBD_FAIL;
 8009096:	2303      	movs	r3, #3
 8009098:	75fb      	strb	r3, [r7, #23]
          break;
 800909a:	e002      	b.n	80090a2 <USBD_CDC_Setup+0x19e>
          break;
 800909c:	bf00      	nop
 800909e:	e008      	b.n	80090b2 <USBD_CDC_Setup+0x1ae>
          break;
 80090a0:	bf00      	nop
      }
      break;
 80090a2:	e006      	b.n	80090b2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80090a4:	6839      	ldr	r1, [r7, #0]
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f001 fc87 	bl	800a9ba <USBD_CtlError>
      ret = USBD_FAIL;
 80090ac:	2303      	movs	r3, #3
 80090ae:	75fb      	strb	r3, [r7, #23]
      break;
 80090b0:	bf00      	nop
  }

  return (uint8_t)ret;
 80090b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3718      	adds	r7, #24
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b084      	sub	sp, #16
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	460b      	mov	r3, r1
 80090c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090ce:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	32b0      	adds	r2, #176	@ 0xb0
 80090da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80090e2:	2303      	movs	r3, #3
 80090e4:	e065      	b.n	80091b2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	32b0      	adds	r2, #176	@ 0xb0
 80090f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090f4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80090f6:	78fb      	ldrb	r3, [r7, #3]
 80090f8:	f003 020f 	and.w	r2, r3, #15
 80090fc:	6879      	ldr	r1, [r7, #4]
 80090fe:	4613      	mov	r3, r2
 8009100:	009b      	lsls	r3, r3, #2
 8009102:	4413      	add	r3, r2
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	440b      	add	r3, r1
 8009108:	3314      	adds	r3, #20
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d02f      	beq.n	8009170 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009110:	78fb      	ldrb	r3, [r7, #3]
 8009112:	f003 020f 	and.w	r2, r3, #15
 8009116:	6879      	ldr	r1, [r7, #4]
 8009118:	4613      	mov	r3, r2
 800911a:	009b      	lsls	r3, r3, #2
 800911c:	4413      	add	r3, r2
 800911e:	009b      	lsls	r3, r3, #2
 8009120:	440b      	add	r3, r1
 8009122:	3314      	adds	r3, #20
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	78fb      	ldrb	r3, [r7, #3]
 8009128:	f003 010f 	and.w	r1, r3, #15
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	460b      	mov	r3, r1
 8009130:	00db      	lsls	r3, r3, #3
 8009132:	440b      	add	r3, r1
 8009134:	009b      	lsls	r3, r3, #2
 8009136:	4403      	add	r3, r0
 8009138:	331c      	adds	r3, #28
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009140:	fb01 f303 	mul.w	r3, r1, r3
 8009144:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009146:	2b00      	cmp	r3, #0
 8009148:	d112      	bne.n	8009170 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800914a:	78fb      	ldrb	r3, [r7, #3]
 800914c:	f003 020f 	and.w	r2, r3, #15
 8009150:	6879      	ldr	r1, [r7, #4]
 8009152:	4613      	mov	r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	4413      	add	r3, r2
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	440b      	add	r3, r1
 800915c:	3314      	adds	r3, #20
 800915e:	2200      	movs	r2, #0
 8009160:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009162:	78f9      	ldrb	r1, [r7, #3]
 8009164:	2300      	movs	r3, #0
 8009166:	2200      	movs	r2, #0
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f002 f9ba 	bl	800b4e2 <USBD_LL_Transmit>
 800916e:	e01f      	b.n	80091b0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2200      	movs	r2, #0
 8009174:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	33b0      	adds	r3, #176	@ 0xb0
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d010      	beq.n	80091b0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	33b0      	adds	r3, #176	@ 0xb0
 8009198:	009b      	lsls	r3, r3, #2
 800919a:	4413      	add	r3, r2
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	68ba      	ldr	r2, [r7, #8]
 80091a2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80091ac:	78fa      	ldrb	r2, [r7, #3]
 80091ae:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3710      	adds	r7, #16
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}

080091ba <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b084      	sub	sp, #16
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
 80091c2:	460b      	mov	r3, r1
 80091c4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	32b0      	adds	r2, #176	@ 0xb0
 80091d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091d4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	32b0      	adds	r2, #176	@ 0xb0
 80091e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d101      	bne.n	80091ec <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80091e8:	2303      	movs	r3, #3
 80091ea:	e01a      	b.n	8009222 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80091ec:	78fb      	ldrb	r3, [r7, #3]
 80091ee:	4619      	mov	r1, r3
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f002 f9b8 	bl	800b566 <USBD_LL_GetRxDataSize>
 80091f6:	4602      	mov	r2, r0
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	33b0      	adds	r3, #176	@ 0xb0
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	4413      	add	r3, r2
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	68fa      	ldr	r2, [r7, #12]
 8009212:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009216:	68fa      	ldr	r2, [r7, #12]
 8009218:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800921c:	4611      	mov	r1, r2
 800921e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3710      	adds	r7, #16
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800922a:	b580      	push	{r7, lr}
 800922c:	b084      	sub	sp, #16
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	32b0      	adds	r2, #176	@ 0xb0
 800923c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009240:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d101      	bne.n	800924c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009248:	2303      	movs	r3, #3
 800924a:	e024      	b.n	8009296 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	33b0      	adds	r3, #176	@ 0xb0
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4413      	add	r3, r2
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d019      	beq.n	8009294 <USBD_CDC_EP0_RxReady+0x6a>
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009266:	2bff      	cmp	r3, #255	@ 0xff
 8009268:	d014      	beq.n	8009294 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	33b0      	adds	r3, #176	@ 0xb0
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	4413      	add	r3, r2
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	68fa      	ldr	r2, [r7, #12]
 800927e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009282:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800928a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	22ff      	movs	r2, #255	@ 0xff
 8009290:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3710      	adds	r7, #16
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
	...

080092a0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b086      	sub	sp, #24
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80092a8:	2182      	movs	r1, #130	@ 0x82
 80092aa:	4818      	ldr	r0, [pc, #96]	@ (800930c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80092ac:	f000 fd22 	bl	8009cf4 <USBD_GetEpDesc>
 80092b0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80092b2:	2101      	movs	r1, #1
 80092b4:	4815      	ldr	r0, [pc, #84]	@ (800930c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80092b6:	f000 fd1d 	bl	8009cf4 <USBD_GetEpDesc>
 80092ba:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80092bc:	2181      	movs	r1, #129	@ 0x81
 80092be:	4813      	ldr	r0, [pc, #76]	@ (800930c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80092c0:	f000 fd18 	bl	8009cf4 <USBD_GetEpDesc>
 80092c4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d002      	beq.n	80092d2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	2210      	movs	r2, #16
 80092d0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d006      	beq.n	80092e6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	2200      	movs	r2, #0
 80092dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092e0:	711a      	strb	r2, [r3, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d006      	beq.n	80092fa <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2200      	movs	r2, #0
 80092f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092f4:	711a      	strb	r2, [r3, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2243      	movs	r2, #67	@ 0x43
 80092fe:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009300:	4b02      	ldr	r3, [pc, #8]	@ (800930c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009302:	4618      	mov	r0, r3
 8009304:	3718      	adds	r7, #24
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	20000068 	.word	0x20000068

08009310 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b086      	sub	sp, #24
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009318:	2182      	movs	r1, #130	@ 0x82
 800931a:	4818      	ldr	r0, [pc, #96]	@ (800937c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800931c:	f000 fcea 	bl	8009cf4 <USBD_GetEpDesc>
 8009320:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009322:	2101      	movs	r1, #1
 8009324:	4815      	ldr	r0, [pc, #84]	@ (800937c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009326:	f000 fce5 	bl	8009cf4 <USBD_GetEpDesc>
 800932a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800932c:	2181      	movs	r1, #129	@ 0x81
 800932e:	4813      	ldr	r0, [pc, #76]	@ (800937c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009330:	f000 fce0 	bl	8009cf4 <USBD_GetEpDesc>
 8009334:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d002      	beq.n	8009342 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	2210      	movs	r2, #16
 8009340:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d006      	beq.n	8009356 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	2200      	movs	r2, #0
 800934c:	711a      	strb	r2, [r3, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	f042 0202 	orr.w	r2, r2, #2
 8009354:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d006      	beq.n	800936a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2200      	movs	r2, #0
 8009360:	711a      	strb	r2, [r3, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	f042 0202 	orr.w	r2, r2, #2
 8009368:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2243      	movs	r2, #67	@ 0x43
 800936e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009370:	4b02      	ldr	r3, [pc, #8]	@ (800937c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009372:	4618      	mov	r0, r3
 8009374:	3718      	adds	r7, #24
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}
 800937a:	bf00      	nop
 800937c:	20000068 	.word	0x20000068

08009380 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b086      	sub	sp, #24
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009388:	2182      	movs	r1, #130	@ 0x82
 800938a:	4818      	ldr	r0, [pc, #96]	@ (80093ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800938c:	f000 fcb2 	bl	8009cf4 <USBD_GetEpDesc>
 8009390:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009392:	2101      	movs	r1, #1
 8009394:	4815      	ldr	r0, [pc, #84]	@ (80093ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009396:	f000 fcad 	bl	8009cf4 <USBD_GetEpDesc>
 800939a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800939c:	2181      	movs	r1, #129	@ 0x81
 800939e:	4813      	ldr	r0, [pc, #76]	@ (80093ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80093a0:	f000 fca8 	bl	8009cf4 <USBD_GetEpDesc>
 80093a4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d002      	beq.n	80093b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	2210      	movs	r2, #16
 80093b0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d006      	beq.n	80093c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	2200      	movs	r2, #0
 80093bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093c0:	711a      	strb	r2, [r3, #4]
 80093c2:	2200      	movs	r2, #0
 80093c4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d006      	beq.n	80093da <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2200      	movs	r2, #0
 80093d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093d4:	711a      	strb	r2, [r3, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2243      	movs	r2, #67	@ 0x43
 80093de:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80093e0:	4b02      	ldr	r3, [pc, #8]	@ (80093ec <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	3718      	adds	r7, #24
 80093e6:	46bd      	mov	sp, r7
 80093e8:	bd80      	pop	{r7, pc}
 80093ea:	bf00      	nop
 80093ec:	20000068 	.word	0x20000068

080093f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b083      	sub	sp, #12
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	220a      	movs	r2, #10
 80093fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80093fe:	4b03      	ldr	r3, [pc, #12]	@ (800940c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009400:	4618      	mov	r0, r3
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr
 800940c:	20000024 	.word	0x20000024

08009410 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d101      	bne.n	8009424 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009420:	2303      	movs	r3, #3
 8009422:	e009      	b.n	8009438 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	33b0      	adds	r3, #176	@ 0xb0
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	4413      	add	r3, r2
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009436:	2300      	movs	r3, #0
}
 8009438:	4618      	mov	r0, r3
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr

08009444 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009444:	b480      	push	{r7}
 8009446:	b087      	sub	sp, #28
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	32b0      	adds	r2, #176	@ 0xb0
 800945a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800945e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009466:	2303      	movs	r3, #3
 8009468:	e008      	b.n	800947c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	68ba      	ldr	r2, [r7, #8]
 800946e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	371c      	adds	r7, #28
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
 8009490:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	32b0      	adds	r2, #176	@ 0xb0
 800949c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094a0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d101      	bne.n	80094ac <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80094a8:	2303      	movs	r3, #3
 80094aa:	e004      	b.n	80094b6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	683a      	ldr	r2, [r7, #0]
 80094b0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80094b4:	2300      	movs	r3, #0
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3714      	adds	r7, #20
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
	...

080094c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	32b0      	adds	r2, #176	@ 0xb0
 80094d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094da:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	32b0      	adds	r2, #176	@ 0xb0
 80094e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d101      	bne.n	80094f2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80094ee:	2303      	movs	r3, #3
 80094f0:	e018      	b.n	8009524 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	7c1b      	ldrb	r3, [r3, #16]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10a      	bne.n	8009510 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80094fa:	4b0c      	ldr	r3, [pc, #48]	@ (800952c <USBD_CDC_ReceivePacket+0x68>)
 80094fc:	7819      	ldrb	r1, [r3, #0]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009504:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f002 f80b 	bl	800b524 <USBD_LL_PrepareReceive>
 800950e:	e008      	b.n	8009522 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009510:	4b06      	ldr	r3, [pc, #24]	@ (800952c <USBD_CDC_ReceivePacket+0x68>)
 8009512:	7819      	ldrb	r1, [r3, #0]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800951a:	2340      	movs	r3, #64	@ 0x40
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f002 f801 	bl	800b524 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	200000ac 	.word	0x200000ac

08009530 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b086      	sub	sp, #24
 8009534:	af00      	add	r7, sp, #0
 8009536:	60f8      	str	r0, [r7, #12]
 8009538:	60b9      	str	r1, [r7, #8]
 800953a:	4613      	mov	r3, r2
 800953c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d101      	bne.n	8009548 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009544:	2303      	movs	r3, #3
 8009546:	e01f      	b.n	8009588 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2200      	movs	r2, #0
 800954c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2200      	movs	r2, #0
 800955c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d003      	beq.n	800956e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2201      	movs	r2, #1
 8009572:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	79fa      	ldrb	r2, [r7, #7]
 800957a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800957c:	68f8      	ldr	r0, [r7, #12]
 800957e:	f001 fe77 	bl	800b270 <USBD_LL_Init>
 8009582:	4603      	mov	r3, r0
 8009584:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009586:	7dfb      	ldrb	r3, [r7, #23]
}
 8009588:	4618      	mov	r0, r3
 800958a:	3718      	adds	r7, #24
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800959a:	2300      	movs	r3, #0
 800959c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d101      	bne.n	80095a8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80095a4:	2303      	movs	r3, #3
 80095a6:	e025      	b.n	80095f4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	32ae      	adds	r2, #174	@ 0xae
 80095ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00f      	beq.n	80095e4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	32ae      	adds	r2, #174	@ 0xae
 80095ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d4:	f107 020e 	add.w	r2, r7, #14
 80095d8:	4610      	mov	r0, r2
 80095da:	4798      	blx	r3
 80095dc:	4602      	mov	r2, r0
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80095ea:	1c5a      	adds	r2, r3, #1
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80095f2:	2300      	movs	r3, #0
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3710      	adds	r7, #16
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f001 fe83 	bl	800b310 <USBD_LL_Start>
 800960a:	4603      	mov	r3, r0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3708      	adds	r7, #8
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}

08009614 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800961c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800961e:	4618      	mov	r0, r3
 8009620:	370c      	adds	r7, #12
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b084      	sub	sp, #16
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
 8009632:	460b      	mov	r3, r1
 8009634:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009636:	2300      	movs	r3, #0
 8009638:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009640:	2b00      	cmp	r3, #0
 8009642:	d009      	beq.n	8009658 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	78fa      	ldrb	r2, [r7, #3]
 800964e:	4611      	mov	r1, r2
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	4798      	blx	r3
 8009654:	4603      	mov	r3, r0
 8009656:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009658:	7bfb      	ldrb	r3, [r7, #15]
}
 800965a:	4618      	mov	r0, r3
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b084      	sub	sp, #16
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	460b      	mov	r3, r1
 800966c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800966e:	2300      	movs	r3, #0
 8009670:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	78fa      	ldrb	r2, [r7, #3]
 800967c:	4611      	mov	r1, r2
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	4798      	blx	r3
 8009682:	4603      	mov	r3, r0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d001      	beq.n	800968c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009688:	2303      	movs	r3, #3
 800968a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800968c:	7bfb      	ldrb	r3, [r7, #15]
}
 800968e:	4618      	mov	r0, r3
 8009690:	3710      	adds	r7, #16
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b084      	sub	sp, #16
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
 800969e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096a6:	6839      	ldr	r1, [r7, #0]
 80096a8:	4618      	mov	r0, r3
 80096aa:	f001 f94c 	bl	800a946 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2201      	movs	r2, #1
 80096b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80096bc:	461a      	mov	r2, r3
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80096ca:	f003 031f 	and.w	r3, r3, #31
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d01a      	beq.n	8009708 <USBD_LL_SetupStage+0x72>
 80096d2:	2b02      	cmp	r3, #2
 80096d4:	d822      	bhi.n	800971c <USBD_LL_SetupStage+0x86>
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d002      	beq.n	80096e0 <USBD_LL_SetupStage+0x4a>
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d00a      	beq.n	80096f4 <USBD_LL_SetupStage+0x5e>
 80096de:	e01d      	b.n	800971c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096e6:	4619      	mov	r1, r3
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f000 fb77 	bl	8009ddc <USBD_StdDevReq>
 80096ee:	4603      	mov	r3, r0
 80096f0:	73fb      	strb	r3, [r7, #15]
      break;
 80096f2:	e020      	b.n	8009736 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096fa:	4619      	mov	r1, r3
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 fbdf 	bl	8009ec0 <USBD_StdItfReq>
 8009702:	4603      	mov	r3, r0
 8009704:	73fb      	strb	r3, [r7, #15]
      break;
 8009706:	e016      	b.n	8009736 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800970e:	4619      	mov	r1, r3
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fc41 	bl	8009f98 <USBD_StdEPReq>
 8009716:	4603      	mov	r3, r0
 8009718:	73fb      	strb	r3, [r7, #15]
      break;
 800971a:	e00c      	b.n	8009736 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009722:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009726:	b2db      	uxtb	r3, r3
 8009728:	4619      	mov	r1, r3
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f001 fe50 	bl	800b3d0 <USBD_LL_StallEP>
 8009730:	4603      	mov	r3, r0
 8009732:	73fb      	strb	r3, [r7, #15]
      break;
 8009734:	bf00      	nop
  }

  return ret;
 8009736:	7bfb      	ldrb	r3, [r7, #15]
}
 8009738:	4618      	mov	r0, r3
 800973a:	3710      	adds	r7, #16
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b086      	sub	sp, #24
 8009744:	af00      	add	r7, sp, #0
 8009746:	60f8      	str	r0, [r7, #12]
 8009748:	460b      	mov	r3, r1
 800974a:	607a      	str	r2, [r7, #4]
 800974c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800974e:	2300      	movs	r3, #0
 8009750:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009752:	7afb      	ldrb	r3, [r7, #11]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d177      	bne.n	8009848 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800975e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009766:	2b03      	cmp	r3, #3
 8009768:	f040 80a1 	bne.w	80098ae <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	8992      	ldrh	r2, [r2, #12]
 8009774:	4293      	cmp	r3, r2
 8009776:	d91c      	bls.n	80097b2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	693a      	ldr	r2, [r7, #16]
 800977e:	8992      	ldrh	r2, [r2, #12]
 8009780:	1a9a      	subs	r2, r3, r2
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009786:	693b      	ldr	r3, [r7, #16]
 8009788:	691b      	ldr	r3, [r3, #16]
 800978a:	693a      	ldr	r2, [r7, #16]
 800978c:	8992      	ldrh	r2, [r2, #12]
 800978e:	441a      	add	r2, r3
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	6919      	ldr	r1, [r3, #16]
 8009798:	693b      	ldr	r3, [r7, #16]
 800979a:	899b      	ldrh	r3, [r3, #12]
 800979c:	461a      	mov	r2, r3
 800979e:	693b      	ldr	r3, [r7, #16]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	4293      	cmp	r3, r2
 80097a4:	bf38      	it	cc
 80097a6:	4613      	movcc	r3, r2
 80097a8:	461a      	mov	r2, r3
 80097aa:	68f8      	ldr	r0, [r7, #12]
 80097ac:	f001 f9d2 	bl	800ab54 <USBD_CtlContinueRx>
 80097b0:	e07d      	b.n	80098ae <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80097b8:	f003 031f 	and.w	r3, r3, #31
 80097bc:	2b02      	cmp	r3, #2
 80097be:	d014      	beq.n	80097ea <USBD_LL_DataOutStage+0xaa>
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d81d      	bhi.n	8009800 <USBD_LL_DataOutStage+0xc0>
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d002      	beq.n	80097ce <USBD_LL_DataOutStage+0x8e>
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d003      	beq.n	80097d4 <USBD_LL_DataOutStage+0x94>
 80097cc:	e018      	b.n	8009800 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80097ce:	2300      	movs	r3, #0
 80097d0:	75bb      	strb	r3, [r7, #22]
            break;
 80097d2:	e018      	b.n	8009806 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	4619      	mov	r1, r3
 80097de:	68f8      	ldr	r0, [r7, #12]
 80097e0:	f000 fa6e 	bl	8009cc0 <USBD_CoreFindIF>
 80097e4:	4603      	mov	r3, r0
 80097e6:	75bb      	strb	r3, [r7, #22]
            break;
 80097e8:	e00d      	b.n	8009806 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80097f0:	b2db      	uxtb	r3, r3
 80097f2:	4619      	mov	r1, r3
 80097f4:	68f8      	ldr	r0, [r7, #12]
 80097f6:	f000 fa70 	bl	8009cda <USBD_CoreFindEP>
 80097fa:	4603      	mov	r3, r0
 80097fc:	75bb      	strb	r3, [r7, #22]
            break;
 80097fe:	e002      	b.n	8009806 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009800:	2300      	movs	r3, #0
 8009802:	75bb      	strb	r3, [r7, #22]
            break;
 8009804:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009806:	7dbb      	ldrb	r3, [r7, #22]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d119      	bne.n	8009840 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009812:	b2db      	uxtb	r3, r3
 8009814:	2b03      	cmp	r3, #3
 8009816:	d113      	bne.n	8009840 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009818:	7dba      	ldrb	r2, [r7, #22]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	32ae      	adds	r2, #174	@ 0xae
 800981e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009822:	691b      	ldr	r3, [r3, #16]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00b      	beq.n	8009840 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009828:	7dba      	ldrb	r2, [r7, #22]
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009830:	7dba      	ldrb	r2, [r7, #22]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	32ae      	adds	r2, #174	@ 0xae
 8009836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	68f8      	ldr	r0, [r7, #12]
 800983e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009840:	68f8      	ldr	r0, [r7, #12]
 8009842:	f001 f998 	bl	800ab76 <USBD_CtlSendStatus>
 8009846:	e032      	b.n	80098ae <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009848:	7afb      	ldrb	r3, [r7, #11]
 800984a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800984e:	b2db      	uxtb	r3, r3
 8009850:	4619      	mov	r1, r3
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	f000 fa41 	bl	8009cda <USBD_CoreFindEP>
 8009858:	4603      	mov	r3, r0
 800985a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800985c:	7dbb      	ldrb	r3, [r7, #22]
 800985e:	2bff      	cmp	r3, #255	@ 0xff
 8009860:	d025      	beq.n	80098ae <USBD_LL_DataOutStage+0x16e>
 8009862:	7dbb      	ldrb	r3, [r7, #22]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d122      	bne.n	80098ae <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800986e:	b2db      	uxtb	r3, r3
 8009870:	2b03      	cmp	r3, #3
 8009872:	d117      	bne.n	80098a4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009874:	7dba      	ldrb	r2, [r7, #22]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	32ae      	adds	r2, #174	@ 0xae
 800987a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800987e:	699b      	ldr	r3, [r3, #24]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d00f      	beq.n	80098a4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009884:	7dba      	ldrb	r2, [r7, #22]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800988c:	7dba      	ldrb	r2, [r7, #22]
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	32ae      	adds	r2, #174	@ 0xae
 8009892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009896:	699b      	ldr	r3, [r3, #24]
 8009898:	7afa      	ldrb	r2, [r7, #11]
 800989a:	4611      	mov	r1, r2
 800989c:	68f8      	ldr	r0, [r7, #12]
 800989e:	4798      	blx	r3
 80098a0:	4603      	mov	r3, r0
 80098a2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d001      	beq.n	80098ae <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80098aa:	7dfb      	ldrb	r3, [r7, #23]
 80098ac:	e000      	b.n	80098b0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80098ae:	2300      	movs	r3, #0
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3718      	adds	r7, #24
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bd80      	pop	{r7, pc}

080098b8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af00      	add	r7, sp, #0
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	460b      	mov	r3, r1
 80098c2:	607a      	str	r2, [r7, #4]
 80098c4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80098c6:	7afb      	ldrb	r3, [r7, #11]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d178      	bne.n	80099be <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	3314      	adds	r3, #20
 80098d0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80098d8:	2b02      	cmp	r3, #2
 80098da:	d163      	bne.n	80099a4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	8992      	ldrh	r2, [r2, #12]
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d91c      	bls.n	8009922 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80098e8:	693b      	ldr	r3, [r7, #16]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	693a      	ldr	r2, [r7, #16]
 80098ee:	8992      	ldrh	r2, [r2, #12]
 80098f0:	1a9a      	subs	r2, r3, r2
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	691b      	ldr	r3, [r3, #16]
 80098fa:	693a      	ldr	r2, [r7, #16]
 80098fc:	8992      	ldrh	r2, [r2, #12]
 80098fe:	441a      	add	r2, r3
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	6919      	ldr	r1, [r3, #16]
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	461a      	mov	r2, r3
 800990e:	68f8      	ldr	r0, [r7, #12]
 8009910:	f001 f8ee 	bl	800aaf0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009914:	2300      	movs	r3, #0
 8009916:	2200      	movs	r2, #0
 8009918:	2100      	movs	r1, #0
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f001 fe02 	bl	800b524 <USBD_LL_PrepareReceive>
 8009920:	e040      	b.n	80099a4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	899b      	ldrh	r3, [r3, #12]
 8009926:	461a      	mov	r2, r3
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	429a      	cmp	r2, r3
 800992e:	d11c      	bne.n	800996a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	693a      	ldr	r2, [r7, #16]
 8009936:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009938:	4293      	cmp	r3, r2
 800993a:	d316      	bcc.n	800996a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009946:	429a      	cmp	r2, r3
 8009948:	d20f      	bcs.n	800996a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800994a:	2200      	movs	r2, #0
 800994c:	2100      	movs	r1, #0
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f001 f8ce 	bl	800aaf0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2200      	movs	r2, #0
 8009958:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800995c:	2300      	movs	r3, #0
 800995e:	2200      	movs	r2, #0
 8009960:	2100      	movs	r1, #0
 8009962:	68f8      	ldr	r0, [r7, #12]
 8009964:	f001 fdde 	bl	800b524 <USBD_LL_PrepareReceive>
 8009968:	e01c      	b.n	80099a4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009970:	b2db      	uxtb	r3, r3
 8009972:	2b03      	cmp	r3, #3
 8009974:	d10f      	bne.n	8009996 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d009      	beq.n	8009996 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	68f8      	ldr	r0, [r7, #12]
 8009994:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009996:	2180      	movs	r1, #128	@ 0x80
 8009998:	68f8      	ldr	r0, [r7, #12]
 800999a:	f001 fd19 	bl	800b3d0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f001 f8fc 	bl	800ab9c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d03a      	beq.n	8009a24 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	f7ff fe30 	bl	8009614 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80099bc:	e032      	b.n	8009a24 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80099be:	7afb      	ldrb	r3, [r7, #11]
 80099c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	4619      	mov	r1, r3
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 f986 	bl	8009cda <USBD_CoreFindEP>
 80099ce:	4603      	mov	r3, r0
 80099d0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099d2:	7dfb      	ldrb	r3, [r7, #23]
 80099d4:	2bff      	cmp	r3, #255	@ 0xff
 80099d6:	d025      	beq.n	8009a24 <USBD_LL_DataInStage+0x16c>
 80099d8:	7dfb      	ldrb	r3, [r7, #23]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d122      	bne.n	8009a24 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b03      	cmp	r3, #3
 80099e8:	d11c      	bne.n	8009a24 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80099ea:	7dfa      	ldrb	r2, [r7, #23]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	32ae      	adds	r2, #174	@ 0xae
 80099f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099f4:	695b      	ldr	r3, [r3, #20]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d014      	beq.n	8009a24 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80099fa:	7dfa      	ldrb	r2, [r7, #23]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009a02:	7dfa      	ldrb	r2, [r7, #23]
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	32ae      	adds	r2, #174	@ 0xae
 8009a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	7afa      	ldrb	r2, [r7, #11]
 8009a10:	4611      	mov	r1, r2
 8009a12:	68f8      	ldr	r0, [r7, #12]
 8009a14:	4798      	blx	r3
 8009a16:	4603      	mov	r3, r0
 8009a18:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009a1a:	7dbb      	ldrb	r3, [r7, #22]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d001      	beq.n	8009a24 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009a20:	7dbb      	ldrb	r3, [r7, #22]
 8009a22:	e000      	b.n	8009a26 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3718      	adds	r7, #24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b084      	sub	sp, #16
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a36:	2300      	movs	r3, #0
 8009a38:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d014      	beq.n	8009a94 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00e      	beq.n	8009a94 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	6852      	ldr	r2, [r2, #4]
 8009a82:	b2d2      	uxtb	r2, r2
 8009a84:	4611      	mov	r1, r2
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	4798      	blx	r3
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d001      	beq.n	8009a94 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009a90:	2303      	movs	r3, #3
 8009a92:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a94:	2340      	movs	r3, #64	@ 0x40
 8009a96:	2200      	movs	r2, #0
 8009a98:	2100      	movs	r1, #0
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f001 fc53 	bl	800b346 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2240      	movs	r2, #64	@ 0x40
 8009aac:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ab0:	2340      	movs	r3, #64	@ 0x40
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	2180      	movs	r1, #128	@ 0x80
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f001 fc45 	bl	800b346 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2240      	movs	r2, #64	@ 0x40
 8009ac8:	841a      	strh	r2, [r3, #32]

  return ret;
 8009aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
 8009adc:	460b      	mov	r3, r1
 8009ade:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	78fa      	ldrb	r2, [r7, #3]
 8009ae4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	370c      	adds	r7, #12
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009af4:	b480      	push	{r7}
 8009af6:	b083      	sub	sp, #12
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	2b04      	cmp	r3, #4
 8009b06:	d006      	beq.n	8009b16 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b0e:	b2da      	uxtb	r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2204      	movs	r2, #4
 8009b1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr

08009b2c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	2b04      	cmp	r3, #4
 8009b3e:	d106      	bne.n	8009b4e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009b46:	b2da      	uxtb	r2, r3
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009b4e:	2300      	movs	r3, #0
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	370c      	adds	r7, #12
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b082      	sub	sp, #8
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	2b03      	cmp	r3, #3
 8009b6e:	d110      	bne.n	8009b92 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d00b      	beq.n	8009b92 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b80:	69db      	ldr	r3, [r3, #28]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d005      	beq.n	8009b92 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b8c:	69db      	ldr	r3, [r3, #28]
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009b92:	2300      	movs	r3, #0
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	3708      	adds	r7, #8
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	bd80      	pop	{r7, pc}

08009b9c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b082      	sub	sp, #8
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	32ae      	adds	r2, #174	@ 0xae
 8009bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d101      	bne.n	8009bbe <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009bba:	2303      	movs	r3, #3
 8009bbc:	e01c      	b.n	8009bf8 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d115      	bne.n	8009bf6 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	32ae      	adds	r2, #174	@ 0xae
 8009bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bd8:	6a1b      	ldr	r3, [r3, #32]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00b      	beq.n	8009bf6 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	32ae      	adds	r2, #174	@ 0xae
 8009be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bec:	6a1b      	ldr	r3, [r3, #32]
 8009bee:	78fa      	ldrb	r2, [r7, #3]
 8009bf0:	4611      	mov	r1, r2
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009bf6:	2300      	movs	r3, #0
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	3708      	adds	r7, #8
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	bd80      	pop	{r7, pc}

08009c00 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	460b      	mov	r3, r1
 8009c0a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	32ae      	adds	r2, #174	@ 0xae
 8009c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d101      	bne.n	8009c22 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	e01c      	b.n	8009c5c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d115      	bne.n	8009c5a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	32ae      	adds	r2, #174	@ 0xae
 8009c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d00b      	beq.n	8009c5a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	32ae      	adds	r2, #174	@ 0xae
 8009c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c52:	78fa      	ldrb	r2, [r7, #3]
 8009c54:	4611      	mov	r1, r2
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009c5a:	2300      	movs	r3, #0
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3708      	adds	r7, #8
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b083      	sub	sp, #12
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009c6c:	2300      	movs	r3, #0
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	370c      	adds	r7, #12
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr

08009c7a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009c7a:	b580      	push	{r7, lr}
 8009c7c:	b084      	sub	sp, #16
 8009c7e:	af00      	add	r7, sp, #0
 8009c80:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009c82:	2300      	movs	r3, #0
 8009c84:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2201      	movs	r2, #1
 8009c8a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d00e      	beq.n	8009cb6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	687a      	ldr	r2, [r7, #4]
 8009ca2:	6852      	ldr	r2, [r2, #4]
 8009ca4:	b2d2      	uxtb	r2, r2
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	4798      	blx	r3
 8009cac:	4603      	mov	r3, r0
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d001      	beq.n	8009cb6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009cb2:	2303      	movs	r3, #3
 8009cb4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3710      	adds	r7, #16
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	b083      	sub	sp, #12
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	460b      	mov	r3, r1
 8009cca:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ccc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009cce:	4618      	mov	r0, r3
 8009cd0:	370c      	adds	r7, #12
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd8:	4770      	bx	lr

08009cda <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009cda:	b480      	push	{r7}
 8009cdc:	b083      	sub	sp, #12
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ce6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	370c      	adds	r7, #12
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr

08009cf4 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	885b      	ldrh	r3, [r3, #2]
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	7812      	ldrb	r2, [r2, #0]
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d91f      	bls.n	8009d5a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009d20:	e013      	b.n	8009d4a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009d22:	f107 030a 	add.w	r3, r7, #10
 8009d26:	4619      	mov	r1, r3
 8009d28:	6978      	ldr	r0, [r7, #20]
 8009d2a:	f000 f81b 	bl	8009d64 <USBD_GetNextDesc>
 8009d2e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	785b      	ldrb	r3, [r3, #1]
 8009d34:	2b05      	cmp	r3, #5
 8009d36:	d108      	bne.n	8009d4a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	789b      	ldrb	r3, [r3, #2]
 8009d40:	78fa      	ldrb	r2, [r7, #3]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d008      	beq.n	8009d58 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009d46:	2300      	movs	r3, #0
 8009d48:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	885b      	ldrh	r3, [r3, #2]
 8009d4e:	b29a      	uxth	r2, r3
 8009d50:	897b      	ldrh	r3, [r7, #10]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	d8e5      	bhi.n	8009d22 <USBD_GetEpDesc+0x2e>
 8009d56:	e000      	b.n	8009d5a <USBD_GetEpDesc+0x66>
          break;
 8009d58:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009d5a:	693b      	ldr	r3, [r7, #16]
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3718      	adds	r7, #24
 8009d60:	46bd      	mov	sp, r7
 8009d62:	bd80      	pop	{r7, pc}

08009d64 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b085      	sub	sp, #20
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
 8009d6c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	881b      	ldrh	r3, [r3, #0]
 8009d76:	68fa      	ldr	r2, [r7, #12]
 8009d78:	7812      	ldrb	r2, [r2, #0]
 8009d7a:	4413      	add	r3, r2
 8009d7c:	b29a      	uxth	r2, r3
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	461a      	mov	r2, r3
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	4413      	add	r3, r2
 8009d8c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b087      	sub	sp, #28
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	3301      	adds	r3, #1
 8009db2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	781b      	ldrb	r3, [r3, #0]
 8009db8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009dba:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009dbe:	021b      	lsls	r3, r3, #8
 8009dc0:	b21a      	sxth	r2, r3
 8009dc2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009dc6:	4313      	orrs	r3, r2
 8009dc8:	b21b      	sxth	r3, r3
 8009dca:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009dcc:	89fb      	ldrh	r3, [r7, #14]
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	371c      	adds	r7, #28
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
	...

08009ddc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009de6:	2300      	movs	r3, #0
 8009de8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009df2:	2b40      	cmp	r3, #64	@ 0x40
 8009df4:	d005      	beq.n	8009e02 <USBD_StdDevReq+0x26>
 8009df6:	2b40      	cmp	r3, #64	@ 0x40
 8009df8:	d857      	bhi.n	8009eaa <USBD_StdDevReq+0xce>
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00f      	beq.n	8009e1e <USBD_StdDevReq+0x42>
 8009dfe:	2b20      	cmp	r3, #32
 8009e00:	d153      	bne.n	8009eaa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	32ae      	adds	r2, #174	@ 0xae
 8009e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	6839      	ldr	r1, [r7, #0]
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	4798      	blx	r3
 8009e18:	4603      	mov	r3, r0
 8009e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8009e1c:	e04a      	b.n	8009eb4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	785b      	ldrb	r3, [r3, #1]
 8009e22:	2b09      	cmp	r3, #9
 8009e24:	d83b      	bhi.n	8009e9e <USBD_StdDevReq+0xc2>
 8009e26:	a201      	add	r2, pc, #4	@ (adr r2, 8009e2c <USBD_StdDevReq+0x50>)
 8009e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e2c:	08009e81 	.word	0x08009e81
 8009e30:	08009e95 	.word	0x08009e95
 8009e34:	08009e9f 	.word	0x08009e9f
 8009e38:	08009e8b 	.word	0x08009e8b
 8009e3c:	08009e9f 	.word	0x08009e9f
 8009e40:	08009e5f 	.word	0x08009e5f
 8009e44:	08009e55 	.word	0x08009e55
 8009e48:	08009e9f 	.word	0x08009e9f
 8009e4c:	08009e77 	.word	0x08009e77
 8009e50:	08009e69 	.word	0x08009e69
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009e54:	6839      	ldr	r1, [r7, #0]
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 fa3e 	bl	800a2d8 <USBD_GetDescriptor>
          break;
 8009e5c:	e024      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009e5e:	6839      	ldr	r1, [r7, #0]
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 fbcd 	bl	800a600 <USBD_SetAddress>
          break;
 8009e66:	e01f      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009e68:	6839      	ldr	r1, [r7, #0]
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f000 fc0c 	bl	800a688 <USBD_SetConfig>
 8009e70:	4603      	mov	r3, r0
 8009e72:	73fb      	strb	r3, [r7, #15]
          break;
 8009e74:	e018      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009e76:	6839      	ldr	r1, [r7, #0]
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fcaf 	bl	800a7dc <USBD_GetConfig>
          break;
 8009e7e:	e013      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009e80:	6839      	ldr	r1, [r7, #0]
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f000 fce0 	bl	800a848 <USBD_GetStatus>
          break;
 8009e88:	e00e      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009e8a:	6839      	ldr	r1, [r7, #0]
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fd0f 	bl	800a8b0 <USBD_SetFeature>
          break;
 8009e92:	e009      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009e94:	6839      	ldr	r1, [r7, #0]
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 fd33 	bl	800a902 <USBD_ClrFeature>
          break;
 8009e9c:	e004      	b.n	8009ea8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009e9e:	6839      	ldr	r1, [r7, #0]
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 fd8a 	bl	800a9ba <USBD_CtlError>
          break;
 8009ea6:	bf00      	nop
      }
      break;
 8009ea8:	e004      	b.n	8009eb4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009eaa:	6839      	ldr	r1, [r7, #0]
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 fd84 	bl	800a9ba <USBD_CtlError>
      break;
 8009eb2:	bf00      	nop
  }

  return ret;
 8009eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3710      	adds	r7, #16
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	bd80      	pop	{r7, pc}
 8009ebe:	bf00      	nop

08009ec0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b084      	sub	sp, #16
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
 8009ec8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ed6:	2b40      	cmp	r3, #64	@ 0x40
 8009ed8:	d005      	beq.n	8009ee6 <USBD_StdItfReq+0x26>
 8009eda:	2b40      	cmp	r3, #64	@ 0x40
 8009edc:	d852      	bhi.n	8009f84 <USBD_StdItfReq+0xc4>
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d001      	beq.n	8009ee6 <USBD_StdItfReq+0x26>
 8009ee2:	2b20      	cmp	r3, #32
 8009ee4:	d14e      	bne.n	8009f84 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	3b01      	subs	r3, #1
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d840      	bhi.n	8009f76 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	889b      	ldrh	r3, [r3, #4]
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d836      	bhi.n	8009f6c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	889b      	ldrh	r3, [r3, #4]
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	4619      	mov	r1, r3
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f7ff feda 	bl	8009cc0 <USBD_CoreFindIF>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f10:	7bbb      	ldrb	r3, [r7, #14]
 8009f12:	2bff      	cmp	r3, #255	@ 0xff
 8009f14:	d01d      	beq.n	8009f52 <USBD_StdItfReq+0x92>
 8009f16:	7bbb      	ldrb	r3, [r7, #14]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d11a      	bne.n	8009f52 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009f1c:	7bba      	ldrb	r2, [r7, #14]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	32ae      	adds	r2, #174	@ 0xae
 8009f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00f      	beq.n	8009f4c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009f2c:	7bba      	ldrb	r2, [r7, #14]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f34:	7bba      	ldrb	r2, [r7, #14]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	32ae      	adds	r2, #174	@ 0xae
 8009f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	6839      	ldr	r1, [r7, #0]
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	4798      	blx	r3
 8009f46:	4603      	mov	r3, r0
 8009f48:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009f4a:	e004      	b.n	8009f56 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009f4c:	2303      	movs	r3, #3
 8009f4e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009f50:	e001      	b.n	8009f56 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009f52:	2303      	movs	r3, #3
 8009f54:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	88db      	ldrh	r3, [r3, #6]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d110      	bne.n	8009f80 <USBD_StdItfReq+0xc0>
 8009f5e:	7bfb      	ldrb	r3, [r7, #15]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d10d      	bne.n	8009f80 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 fe06 	bl	800ab76 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009f6a:	e009      	b.n	8009f80 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009f6c:	6839      	ldr	r1, [r7, #0]
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 fd23 	bl	800a9ba <USBD_CtlError>
          break;
 8009f74:	e004      	b.n	8009f80 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009f76:	6839      	ldr	r1, [r7, #0]
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 fd1e 	bl	800a9ba <USBD_CtlError>
          break;
 8009f7e:	e000      	b.n	8009f82 <USBD_StdItfReq+0xc2>
          break;
 8009f80:	bf00      	nop
      }
      break;
 8009f82:	e004      	b.n	8009f8e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009f84:	6839      	ldr	r1, [r7, #0]
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fd17 	bl	800a9ba <USBD_CtlError>
      break;
 8009f8c:	bf00      	nop
  }

  return ret;
 8009f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3710      	adds	r7, #16
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}

08009f98 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b084      	sub	sp, #16
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
 8009fa0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	889b      	ldrh	r3, [r3, #4]
 8009faa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	781b      	ldrb	r3, [r3, #0]
 8009fb0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009fb4:	2b40      	cmp	r3, #64	@ 0x40
 8009fb6:	d007      	beq.n	8009fc8 <USBD_StdEPReq+0x30>
 8009fb8:	2b40      	cmp	r3, #64	@ 0x40
 8009fba:	f200 8181 	bhi.w	800a2c0 <USBD_StdEPReq+0x328>
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d02a      	beq.n	800a018 <USBD_StdEPReq+0x80>
 8009fc2:	2b20      	cmp	r3, #32
 8009fc4:	f040 817c 	bne.w	800a2c0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009fc8:	7bbb      	ldrb	r3, [r7, #14]
 8009fca:	4619      	mov	r1, r3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f7ff fe84 	bl	8009cda <USBD_CoreFindEP>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009fd6:	7b7b      	ldrb	r3, [r7, #13]
 8009fd8:	2bff      	cmp	r3, #255	@ 0xff
 8009fda:	f000 8176 	beq.w	800a2ca <USBD_StdEPReq+0x332>
 8009fde:	7b7b      	ldrb	r3, [r7, #13]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	f040 8172 	bne.w	800a2ca <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009fe6:	7b7a      	ldrb	r2, [r7, #13]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009fee:	7b7a      	ldrb	r2, [r7, #13]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	32ae      	adds	r2, #174	@ 0xae
 8009ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	f000 8165 	beq.w	800a2ca <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a000:	7b7a      	ldrb	r2, [r7, #13]
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	32ae      	adds	r2, #174	@ 0xae
 800a006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a00a:	689b      	ldr	r3, [r3, #8]
 800a00c:	6839      	ldr	r1, [r7, #0]
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	4798      	blx	r3
 800a012:	4603      	mov	r3, r0
 800a014:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a016:	e158      	b.n	800a2ca <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	785b      	ldrb	r3, [r3, #1]
 800a01c:	2b03      	cmp	r3, #3
 800a01e:	d008      	beq.n	800a032 <USBD_StdEPReq+0x9a>
 800a020:	2b03      	cmp	r3, #3
 800a022:	f300 8147 	bgt.w	800a2b4 <USBD_StdEPReq+0x31c>
 800a026:	2b00      	cmp	r3, #0
 800a028:	f000 809b 	beq.w	800a162 <USBD_StdEPReq+0x1ca>
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d03c      	beq.n	800a0aa <USBD_StdEPReq+0x112>
 800a030:	e140      	b.n	800a2b4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b02      	cmp	r3, #2
 800a03c:	d002      	beq.n	800a044 <USBD_StdEPReq+0xac>
 800a03e:	2b03      	cmp	r3, #3
 800a040:	d016      	beq.n	800a070 <USBD_StdEPReq+0xd8>
 800a042:	e02c      	b.n	800a09e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a044:	7bbb      	ldrb	r3, [r7, #14]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00d      	beq.n	800a066 <USBD_StdEPReq+0xce>
 800a04a:	7bbb      	ldrb	r3, [r7, #14]
 800a04c:	2b80      	cmp	r3, #128	@ 0x80
 800a04e:	d00a      	beq.n	800a066 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a050:	7bbb      	ldrb	r3, [r7, #14]
 800a052:	4619      	mov	r1, r3
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f001 f9bb 	bl	800b3d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a05a:	2180      	movs	r1, #128	@ 0x80
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f001 f9b7 	bl	800b3d0 <USBD_LL_StallEP>
 800a062:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a064:	e020      	b.n	800a0a8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fca6 	bl	800a9ba <USBD_CtlError>
              break;
 800a06e:	e01b      	b.n	800a0a8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	885b      	ldrh	r3, [r3, #2]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d10e      	bne.n	800a096 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a078:	7bbb      	ldrb	r3, [r7, #14]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00b      	beq.n	800a096 <USBD_StdEPReq+0xfe>
 800a07e:	7bbb      	ldrb	r3, [r7, #14]
 800a080:	2b80      	cmp	r3, #128	@ 0x80
 800a082:	d008      	beq.n	800a096 <USBD_StdEPReq+0xfe>
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	88db      	ldrh	r3, [r3, #6]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d104      	bne.n	800a096 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a08c:	7bbb      	ldrb	r3, [r7, #14]
 800a08e:	4619      	mov	r1, r3
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f001 f99d 	bl	800b3d0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a096:	6878      	ldr	r0, [r7, #4]
 800a098:	f000 fd6d 	bl	800ab76 <USBD_CtlSendStatus>

              break;
 800a09c:	e004      	b.n	800a0a8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a09e:	6839      	ldr	r1, [r7, #0]
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f000 fc8a 	bl	800a9ba <USBD_CtlError>
              break;
 800a0a6:	bf00      	nop
          }
          break;
 800a0a8:	e109      	b.n	800a2be <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	2b02      	cmp	r3, #2
 800a0b4:	d002      	beq.n	800a0bc <USBD_StdEPReq+0x124>
 800a0b6:	2b03      	cmp	r3, #3
 800a0b8:	d016      	beq.n	800a0e8 <USBD_StdEPReq+0x150>
 800a0ba:	e04b      	b.n	800a154 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0bc:	7bbb      	ldrb	r3, [r7, #14]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00d      	beq.n	800a0de <USBD_StdEPReq+0x146>
 800a0c2:	7bbb      	ldrb	r3, [r7, #14]
 800a0c4:	2b80      	cmp	r3, #128	@ 0x80
 800a0c6:	d00a      	beq.n	800a0de <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a0c8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	6878      	ldr	r0, [r7, #4]
 800a0ce:	f001 f97f 	bl	800b3d0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0d2:	2180      	movs	r1, #128	@ 0x80
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f001 f97b 	bl	800b3d0 <USBD_LL_StallEP>
 800a0da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0dc:	e040      	b.n	800a160 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a0de:	6839      	ldr	r1, [r7, #0]
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 fc6a 	bl	800a9ba <USBD_CtlError>
              break;
 800a0e6:	e03b      	b.n	800a160 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	885b      	ldrh	r3, [r3, #2]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d136      	bne.n	800a15e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a0f0:	7bbb      	ldrb	r3, [r7, #14]
 800a0f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d004      	beq.n	800a104 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a0fa:	7bbb      	ldrb	r3, [r7, #14]
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f001 f985 	bl	800b40e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	f000 fd36 	bl	800ab76 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a10a:	7bbb      	ldrb	r3, [r7, #14]
 800a10c:	4619      	mov	r1, r3
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7ff fde3 	bl	8009cda <USBD_CoreFindEP>
 800a114:	4603      	mov	r3, r0
 800a116:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a118:	7b7b      	ldrb	r3, [r7, #13]
 800a11a:	2bff      	cmp	r3, #255	@ 0xff
 800a11c:	d01f      	beq.n	800a15e <USBD_StdEPReq+0x1c6>
 800a11e:	7b7b      	ldrb	r3, [r7, #13]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d11c      	bne.n	800a15e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a124:	7b7a      	ldrb	r2, [r7, #13]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a12c:	7b7a      	ldrb	r2, [r7, #13]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	32ae      	adds	r2, #174	@ 0xae
 800a132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d010      	beq.n	800a15e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a13c:	7b7a      	ldrb	r2, [r7, #13]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	32ae      	adds	r2, #174	@ 0xae
 800a142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	6839      	ldr	r1, [r7, #0]
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	4798      	blx	r3
 800a14e:	4603      	mov	r3, r0
 800a150:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a152:	e004      	b.n	800a15e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a154:	6839      	ldr	r1, [r7, #0]
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fc2f 	bl	800a9ba <USBD_CtlError>
              break;
 800a15c:	e000      	b.n	800a160 <USBD_StdEPReq+0x1c8>
              break;
 800a15e:	bf00      	nop
          }
          break;
 800a160:	e0ad      	b.n	800a2be <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	2b02      	cmp	r3, #2
 800a16c:	d002      	beq.n	800a174 <USBD_StdEPReq+0x1dc>
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d033      	beq.n	800a1da <USBD_StdEPReq+0x242>
 800a172:	e099      	b.n	800a2a8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d007      	beq.n	800a18a <USBD_StdEPReq+0x1f2>
 800a17a:	7bbb      	ldrb	r3, [r7, #14]
 800a17c:	2b80      	cmp	r3, #128	@ 0x80
 800a17e:	d004      	beq.n	800a18a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fc19 	bl	800a9ba <USBD_CtlError>
                break;
 800a188:	e093      	b.n	800a2b2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a18a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	da0b      	bge.n	800a1aa <USBD_StdEPReq+0x212>
 800a192:	7bbb      	ldrb	r3, [r7, #14]
 800a194:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a198:	4613      	mov	r3, r2
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	4413      	add	r3, r2
 800a19e:	009b      	lsls	r3, r3, #2
 800a1a0:	3310      	adds	r3, #16
 800a1a2:	687a      	ldr	r2, [r7, #4]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	3304      	adds	r3, #4
 800a1a8:	e00b      	b.n	800a1c2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a1aa:	7bbb      	ldrb	r3, [r7, #14]
 800a1ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1b0:	4613      	mov	r3, r2
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	4413      	add	r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	4413      	add	r3, r2
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	330e      	adds	r3, #14
 800a1ce:	2202      	movs	r2, #2
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 fc6e 	bl	800aab4 <USBD_CtlSendData>
              break;
 800a1d8:	e06b      	b.n	800a2b2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a1da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	da11      	bge.n	800a206 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a1e2:	7bbb      	ldrb	r3, [r7, #14]
 800a1e4:	f003 020f 	and.w	r2, r3, #15
 800a1e8:	6879      	ldr	r1, [r7, #4]
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	009b      	lsls	r3, r3, #2
 800a1ee:	4413      	add	r3, r2
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	440b      	add	r3, r1
 800a1f4:	3323      	adds	r3, #35	@ 0x23
 800a1f6:	781b      	ldrb	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d117      	bne.n	800a22c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a1fc:	6839      	ldr	r1, [r7, #0]
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f000 fbdb 	bl	800a9ba <USBD_CtlError>
                  break;
 800a204:	e055      	b.n	800a2b2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a206:	7bbb      	ldrb	r3, [r7, #14]
 800a208:	f003 020f 	and.w	r2, r3, #15
 800a20c:	6879      	ldr	r1, [r7, #4]
 800a20e:	4613      	mov	r3, r2
 800a210:	009b      	lsls	r3, r3, #2
 800a212:	4413      	add	r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	440b      	add	r3, r1
 800a218:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a21c:	781b      	ldrb	r3, [r3, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d104      	bne.n	800a22c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a222:	6839      	ldr	r1, [r7, #0]
 800a224:	6878      	ldr	r0, [r7, #4]
 800a226:	f000 fbc8 	bl	800a9ba <USBD_CtlError>
                  break;
 800a22a:	e042      	b.n	800a2b2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a22c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a230:	2b00      	cmp	r3, #0
 800a232:	da0b      	bge.n	800a24c <USBD_StdEPReq+0x2b4>
 800a234:	7bbb      	ldrb	r3, [r7, #14]
 800a236:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a23a:	4613      	mov	r3, r2
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	4413      	add	r3, r2
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	3310      	adds	r3, #16
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	4413      	add	r3, r2
 800a248:	3304      	adds	r3, #4
 800a24a:	e00b      	b.n	800a264 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a24c:	7bbb      	ldrb	r3, [r7, #14]
 800a24e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a252:	4613      	mov	r3, r2
 800a254:	009b      	lsls	r3, r3, #2
 800a256:	4413      	add	r3, r2
 800a258:	009b      	lsls	r3, r3, #2
 800a25a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a25e:	687a      	ldr	r2, [r7, #4]
 800a260:	4413      	add	r3, r2
 800a262:	3304      	adds	r3, #4
 800a264:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a266:	7bbb      	ldrb	r3, [r7, #14]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d002      	beq.n	800a272 <USBD_StdEPReq+0x2da>
 800a26c:	7bbb      	ldrb	r3, [r7, #14]
 800a26e:	2b80      	cmp	r3, #128	@ 0x80
 800a270:	d103      	bne.n	800a27a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	2200      	movs	r2, #0
 800a276:	739a      	strb	r2, [r3, #14]
 800a278:	e00e      	b.n	800a298 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a27a:	7bbb      	ldrb	r3, [r7, #14]
 800a27c:	4619      	mov	r1, r3
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f001 f8e4 	bl	800b44c <USBD_LL_IsStallEP>
 800a284:	4603      	mov	r3, r0
 800a286:	2b00      	cmp	r3, #0
 800a288:	d003      	beq.n	800a292 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a28a:	68bb      	ldr	r3, [r7, #8]
 800a28c:	2201      	movs	r2, #1
 800a28e:	739a      	strb	r2, [r3, #14]
 800a290:	e002      	b.n	800a298 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2200      	movs	r2, #0
 800a296:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	330e      	adds	r3, #14
 800a29c:	2202      	movs	r2, #2
 800a29e:	4619      	mov	r1, r3
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 fc07 	bl	800aab4 <USBD_CtlSendData>
              break;
 800a2a6:	e004      	b.n	800a2b2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a2a8:	6839      	ldr	r1, [r7, #0]
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 fb85 	bl	800a9ba <USBD_CtlError>
              break;
 800a2b0:	bf00      	nop
          }
          break;
 800a2b2:	e004      	b.n	800a2be <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a2b4:	6839      	ldr	r1, [r7, #0]
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f000 fb7f 	bl	800a9ba <USBD_CtlError>
          break;
 800a2bc:	bf00      	nop
      }
      break;
 800a2be:	e005      	b.n	800a2cc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a2c0:	6839      	ldr	r1, [r7, #0]
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fb79 	bl	800a9ba <USBD_CtlError>
      break;
 800a2c8:	e000      	b.n	800a2cc <USBD_StdEPReq+0x334>
      break;
 800a2ca:	bf00      	nop
  }

  return ret;
 800a2cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3710      	adds	r7, #16
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
	...

0800a2d8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	885b      	ldrh	r3, [r3, #2]
 800a2f2:	0a1b      	lsrs	r3, r3, #8
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	3b01      	subs	r3, #1
 800a2f8:	2b0e      	cmp	r3, #14
 800a2fa:	f200 8152 	bhi.w	800a5a2 <USBD_GetDescriptor+0x2ca>
 800a2fe:	a201      	add	r2, pc, #4	@ (adr r2, 800a304 <USBD_GetDescriptor+0x2c>)
 800a300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a304:	0800a375 	.word	0x0800a375
 800a308:	0800a38d 	.word	0x0800a38d
 800a30c:	0800a3cd 	.word	0x0800a3cd
 800a310:	0800a5a3 	.word	0x0800a5a3
 800a314:	0800a5a3 	.word	0x0800a5a3
 800a318:	0800a543 	.word	0x0800a543
 800a31c:	0800a56f 	.word	0x0800a56f
 800a320:	0800a5a3 	.word	0x0800a5a3
 800a324:	0800a5a3 	.word	0x0800a5a3
 800a328:	0800a5a3 	.word	0x0800a5a3
 800a32c:	0800a5a3 	.word	0x0800a5a3
 800a330:	0800a5a3 	.word	0x0800a5a3
 800a334:	0800a5a3 	.word	0x0800a5a3
 800a338:	0800a5a3 	.word	0x0800a5a3
 800a33c:	0800a341 	.word	0x0800a341
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a346:	69db      	ldr	r3, [r3, #28]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00b      	beq.n	800a364 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a352:	69db      	ldr	r3, [r3, #28]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	7c12      	ldrb	r2, [r2, #16]
 800a358:	f107 0108 	add.w	r1, r7, #8
 800a35c:	4610      	mov	r0, r2
 800a35e:	4798      	blx	r3
 800a360:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a362:	e126      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a364:	6839      	ldr	r1, [r7, #0]
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 fb27 	bl	800a9ba <USBD_CtlError>
        err++;
 800a36c:	7afb      	ldrb	r3, [r7, #11]
 800a36e:	3301      	adds	r3, #1
 800a370:	72fb      	strb	r3, [r7, #11]
      break;
 800a372:	e11e      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	687a      	ldr	r2, [r7, #4]
 800a37e:	7c12      	ldrb	r2, [r2, #16]
 800a380:	f107 0108 	add.w	r1, r7, #8
 800a384:	4610      	mov	r0, r2
 800a386:	4798      	blx	r3
 800a388:	60f8      	str	r0, [r7, #12]
      break;
 800a38a:	e112      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	7c1b      	ldrb	r3, [r3, #16]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d10d      	bne.n	800a3b0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a39c:	f107 0208 	add.w	r2, r7, #8
 800a3a0:	4610      	mov	r0, r2
 800a3a2:	4798      	blx	r3
 800a3a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	3301      	adds	r3, #1
 800a3aa:	2202      	movs	r2, #2
 800a3ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a3ae:	e100      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b8:	f107 0208 	add.w	r2, r7, #8
 800a3bc:	4610      	mov	r0, r2
 800a3be:	4798      	blx	r3
 800a3c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	2202      	movs	r2, #2
 800a3c8:	701a      	strb	r2, [r3, #0]
      break;
 800a3ca:	e0f2      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	885b      	ldrh	r3, [r3, #2]
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b05      	cmp	r3, #5
 800a3d4:	f200 80ac 	bhi.w	800a530 <USBD_GetDescriptor+0x258>
 800a3d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a3e0 <USBD_GetDescriptor+0x108>)
 800a3da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3de:	bf00      	nop
 800a3e0:	0800a3f9 	.word	0x0800a3f9
 800a3e4:	0800a42d 	.word	0x0800a42d
 800a3e8:	0800a461 	.word	0x0800a461
 800a3ec:	0800a495 	.word	0x0800a495
 800a3f0:	0800a4c9 	.word	0x0800a4c9
 800a3f4:	0800a4fd 	.word	0x0800a4fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d00b      	beq.n	800a41c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a40a:	685b      	ldr	r3, [r3, #4]
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	7c12      	ldrb	r2, [r2, #16]
 800a410:	f107 0108 	add.w	r1, r7, #8
 800a414:	4610      	mov	r0, r2
 800a416:	4798      	blx	r3
 800a418:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a41a:	e091      	b.n	800a540 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a41c:	6839      	ldr	r1, [r7, #0]
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f000 facb 	bl	800a9ba <USBD_CtlError>
            err++;
 800a424:	7afb      	ldrb	r3, [r7, #11]
 800a426:	3301      	adds	r3, #1
 800a428:	72fb      	strb	r3, [r7, #11]
          break;
 800a42a:	e089      	b.n	800a540 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d00b      	beq.n	800a450 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	687a      	ldr	r2, [r7, #4]
 800a442:	7c12      	ldrb	r2, [r2, #16]
 800a444:	f107 0108 	add.w	r1, r7, #8
 800a448:	4610      	mov	r0, r2
 800a44a:	4798      	blx	r3
 800a44c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a44e:	e077      	b.n	800a540 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a450:	6839      	ldr	r1, [r7, #0]
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fab1 	bl	800a9ba <USBD_CtlError>
            err++;
 800a458:	7afb      	ldrb	r3, [r7, #11]
 800a45a:	3301      	adds	r3, #1
 800a45c:	72fb      	strb	r3, [r7, #11]
          break;
 800a45e:	e06f      	b.n	800a540 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a466:	68db      	ldr	r3, [r3, #12]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00b      	beq.n	800a484 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	7c12      	ldrb	r2, [r2, #16]
 800a478:	f107 0108 	add.w	r1, r7, #8
 800a47c:	4610      	mov	r0, r2
 800a47e:	4798      	blx	r3
 800a480:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a482:	e05d      	b.n	800a540 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a484:	6839      	ldr	r1, [r7, #0]
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 fa97 	bl	800a9ba <USBD_CtlError>
            err++;
 800a48c:	7afb      	ldrb	r3, [r7, #11]
 800a48e:	3301      	adds	r3, #1
 800a490:	72fb      	strb	r3, [r7, #11]
          break;
 800a492:	e055      	b.n	800a540 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d00b      	beq.n	800a4b8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4a6:	691b      	ldr	r3, [r3, #16]
 800a4a8:	687a      	ldr	r2, [r7, #4]
 800a4aa:	7c12      	ldrb	r2, [r2, #16]
 800a4ac:	f107 0108 	add.w	r1, r7, #8
 800a4b0:	4610      	mov	r0, r2
 800a4b2:	4798      	blx	r3
 800a4b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4b6:	e043      	b.n	800a540 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a4b8:	6839      	ldr	r1, [r7, #0]
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fa7d 	bl	800a9ba <USBD_CtlError>
            err++;
 800a4c0:	7afb      	ldrb	r3, [r7, #11]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	72fb      	strb	r3, [r7, #11]
          break;
 800a4c6:	e03b      	b.n	800a540 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d00b      	beq.n	800a4ec <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4da:	695b      	ldr	r3, [r3, #20]
 800a4dc:	687a      	ldr	r2, [r7, #4]
 800a4de:	7c12      	ldrb	r2, [r2, #16]
 800a4e0:	f107 0108 	add.w	r1, r7, #8
 800a4e4:	4610      	mov	r0, r2
 800a4e6:	4798      	blx	r3
 800a4e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4ea:	e029      	b.n	800a540 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a4ec:	6839      	ldr	r1, [r7, #0]
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f000 fa63 	bl	800a9ba <USBD_CtlError>
            err++;
 800a4f4:	7afb      	ldrb	r3, [r7, #11]
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a4fa:	e021      	b.n	800a540 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a502:	699b      	ldr	r3, [r3, #24]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d00b      	beq.n	800a520 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a50e:	699b      	ldr	r3, [r3, #24]
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	7c12      	ldrb	r2, [r2, #16]
 800a514:	f107 0108 	add.w	r1, r7, #8
 800a518:	4610      	mov	r0, r2
 800a51a:	4798      	blx	r3
 800a51c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a51e:	e00f      	b.n	800a540 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 fa49 	bl	800a9ba <USBD_CtlError>
            err++;
 800a528:	7afb      	ldrb	r3, [r7, #11]
 800a52a:	3301      	adds	r3, #1
 800a52c:	72fb      	strb	r3, [r7, #11]
          break;
 800a52e:	e007      	b.n	800a540 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a530:	6839      	ldr	r1, [r7, #0]
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f000 fa41 	bl	800a9ba <USBD_CtlError>
          err++;
 800a538:	7afb      	ldrb	r3, [r7, #11]
 800a53a:	3301      	adds	r3, #1
 800a53c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a53e:	bf00      	nop
      }
      break;
 800a540:	e037      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	7c1b      	ldrb	r3, [r3, #16]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d109      	bne.n	800a55e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a550:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a552:	f107 0208 	add.w	r2, r7, #8
 800a556:	4610      	mov	r0, r2
 800a558:	4798      	blx	r3
 800a55a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a55c:	e029      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a55e:	6839      	ldr	r1, [r7, #0]
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f000 fa2a 	bl	800a9ba <USBD_CtlError>
        err++;
 800a566:	7afb      	ldrb	r3, [r7, #11]
 800a568:	3301      	adds	r3, #1
 800a56a:	72fb      	strb	r3, [r7, #11]
      break;
 800a56c:	e021      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	7c1b      	ldrb	r3, [r3, #16]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10d      	bne.n	800a592 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a57c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a57e:	f107 0208 	add.w	r2, r7, #8
 800a582:	4610      	mov	r0, r2
 800a584:	4798      	blx	r3
 800a586:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	3301      	adds	r3, #1
 800a58c:	2207      	movs	r2, #7
 800a58e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a590:	e00f      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a592:	6839      	ldr	r1, [r7, #0]
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 fa10 	bl	800a9ba <USBD_CtlError>
        err++;
 800a59a:	7afb      	ldrb	r3, [r7, #11]
 800a59c:	3301      	adds	r3, #1
 800a59e:	72fb      	strb	r3, [r7, #11]
      break;
 800a5a0:	e007      	b.n	800a5b2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a5a2:	6839      	ldr	r1, [r7, #0]
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 fa08 	bl	800a9ba <USBD_CtlError>
      err++;
 800a5aa:	7afb      	ldrb	r3, [r7, #11]
 800a5ac:	3301      	adds	r3, #1
 800a5ae:	72fb      	strb	r3, [r7, #11]
      break;
 800a5b0:	bf00      	nop
  }

  if (err != 0U)
 800a5b2:	7afb      	ldrb	r3, [r7, #11]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d11e      	bne.n	800a5f6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	88db      	ldrh	r3, [r3, #6]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d016      	beq.n	800a5ee <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a5c0:	893b      	ldrh	r3, [r7, #8]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d00e      	beq.n	800a5e4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	88da      	ldrh	r2, [r3, #6]
 800a5ca:	893b      	ldrh	r3, [r7, #8]
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	bf28      	it	cs
 800a5d0:	4613      	movcs	r3, r2
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a5d6:	893b      	ldrh	r3, [r7, #8]
 800a5d8:	461a      	mov	r2, r3
 800a5da:	68f9      	ldr	r1, [r7, #12]
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f000 fa69 	bl	800aab4 <USBD_CtlSendData>
 800a5e2:	e009      	b.n	800a5f8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	6878      	ldr	r0, [r7, #4]
 800a5e8:	f000 f9e7 	bl	800a9ba <USBD_CtlError>
 800a5ec:	e004      	b.n	800a5f8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 fac1 	bl	800ab76 <USBD_CtlSendStatus>
 800a5f4:	e000      	b.n	800a5f8 <USBD_GetDescriptor+0x320>
    return;
 800a5f6:	bf00      	nop
  }
}
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop

0800a600 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
 800a608:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	889b      	ldrh	r3, [r3, #4]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d131      	bne.n	800a676 <USBD_SetAddress+0x76>
 800a612:	683b      	ldr	r3, [r7, #0]
 800a614:	88db      	ldrh	r3, [r3, #6]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d12d      	bne.n	800a676 <USBD_SetAddress+0x76>
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	885b      	ldrh	r3, [r3, #2]
 800a61e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a620:	d829      	bhi.n	800a676 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	885b      	ldrh	r3, [r3, #2]
 800a626:	b2db      	uxtb	r3, r3
 800a628:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a62c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a634:	b2db      	uxtb	r3, r3
 800a636:	2b03      	cmp	r3, #3
 800a638:	d104      	bne.n	800a644 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a63a:	6839      	ldr	r1, [r7, #0]
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f000 f9bc 	bl	800a9ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a642:	e01d      	b.n	800a680 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	7bfa      	ldrb	r2, [r7, #15]
 800a648:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a64c:	7bfb      	ldrb	r3, [r7, #15]
 800a64e:	4619      	mov	r1, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f000 ff27 	bl	800b4a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fa8d 	bl	800ab76 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a65c:	7bfb      	ldrb	r3, [r7, #15]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d004      	beq.n	800a66c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2202      	movs	r2, #2
 800a666:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a66a:	e009      	b.n	800a680 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2201      	movs	r2, #1
 800a670:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a674:	e004      	b.n	800a680 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a676:	6839      	ldr	r1, [r7, #0]
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 f99e 	bl	800a9ba <USBD_CtlError>
  }
}
 800a67e:	bf00      	nop
 800a680:	bf00      	nop
 800a682:	3710      	adds	r7, #16
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a692:	2300      	movs	r3, #0
 800a694:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	885b      	ldrh	r3, [r3, #2]
 800a69a:	b2da      	uxtb	r2, r3
 800a69c:	4b4e      	ldr	r3, [pc, #312]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a69e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a6a0:	4b4d      	ldr	r3, [pc, #308]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d905      	bls.n	800a6b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a6a8:	6839      	ldr	r1, [r7, #0]
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 f985 	bl	800a9ba <USBD_CtlError>
    return USBD_FAIL;
 800a6b0:	2303      	movs	r3, #3
 800a6b2:	e08c      	b.n	800a7ce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a6ba:	b2db      	uxtb	r3, r3
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d002      	beq.n	800a6c6 <USBD_SetConfig+0x3e>
 800a6c0:	2b03      	cmp	r3, #3
 800a6c2:	d029      	beq.n	800a718 <USBD_SetConfig+0x90>
 800a6c4:	e075      	b.n	800a7b2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a6c6:	4b44      	ldr	r3, [pc, #272]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d020      	beq.n	800a710 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a6ce:	4b42      	ldr	r3, [pc, #264]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a6d8:	4b3f      	ldr	r3, [pc, #252]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	4619      	mov	r1, r3
 800a6de:	6878      	ldr	r0, [r7, #4]
 800a6e0:	f7fe ffa3 	bl	800962a <USBD_SetClassConfig>
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a6e8:	7bfb      	ldrb	r3, [r7, #15]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d008      	beq.n	800a700 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a6ee:	6839      	ldr	r1, [r7, #0]
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f962 	bl	800a9ba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2202      	movs	r2, #2
 800a6fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a6fe:	e065      	b.n	800a7cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 fa38 	bl	800ab76 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2203      	movs	r2, #3
 800a70a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a70e:	e05d      	b.n	800a7cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 fa30 	bl	800ab76 <USBD_CtlSendStatus>
      break;
 800a716:	e059      	b.n	800a7cc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a718:	4b2f      	ldr	r3, [pc, #188]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a71a:	781b      	ldrb	r3, [r3, #0]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d112      	bne.n	800a746 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2202      	movs	r2, #2
 800a724:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a728:	4b2b      	ldr	r3, [pc, #172]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	461a      	mov	r2, r3
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a732:	4b29      	ldr	r3, [pc, #164]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a734:	781b      	ldrb	r3, [r3, #0]
 800a736:	4619      	mov	r1, r3
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f7fe ff92 	bl	8009662 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 fa19 	bl	800ab76 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a744:	e042      	b.n	800a7cc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a746:	4b24      	ldr	r3, [pc, #144]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	461a      	mov	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	429a      	cmp	r2, r3
 800a752:	d02a      	beq.n	800a7aa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	b2db      	uxtb	r3, r3
 800a75a:	4619      	mov	r1, r3
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f7fe ff80 	bl	8009662 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a762:	4b1d      	ldr	r3, [pc, #116]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a76c:	4b1a      	ldr	r3, [pc, #104]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	4619      	mov	r1, r3
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	f7fe ff59 	bl	800962a <USBD_SetClassConfig>
 800a778:	4603      	mov	r3, r0
 800a77a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00f      	beq.n	800a7a2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a782:	6839      	ldr	r1, [r7, #0]
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f918 	bl	800a9ba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	b2db      	uxtb	r3, r3
 800a790:	4619      	mov	r1, r3
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	f7fe ff65 	bl	8009662 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2202      	movs	r2, #2
 800a79c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a7a0:	e014      	b.n	800a7cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 f9e7 	bl	800ab76 <USBD_CtlSendStatus>
      break;
 800a7a8:	e010      	b.n	800a7cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f000 f9e3 	bl	800ab76 <USBD_CtlSendStatus>
      break;
 800a7b0:	e00c      	b.n	800a7cc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a7b2:	6839      	ldr	r1, [r7, #0]
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f000 f900 	bl	800a9ba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a7ba:	4b07      	ldr	r3, [pc, #28]	@ (800a7d8 <USBD_SetConfig+0x150>)
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	4619      	mov	r1, r3
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f7fe ff4e 	bl	8009662 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a7ca:	bf00      	nop
  }

  return ret;
 800a7cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20004a5c 	.word	0x20004a5c

0800a7dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	88db      	ldrh	r3, [r3, #6]
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d004      	beq.n	800a7f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a7ee:	6839      	ldr	r1, [r7, #0]
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 f8e2 	bl	800a9ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a7f6:	e023      	b.n	800a840 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	2b02      	cmp	r3, #2
 800a802:	dc02      	bgt.n	800a80a <USBD_GetConfig+0x2e>
 800a804:	2b00      	cmp	r3, #0
 800a806:	dc03      	bgt.n	800a810 <USBD_GetConfig+0x34>
 800a808:	e015      	b.n	800a836 <USBD_GetConfig+0x5a>
 800a80a:	2b03      	cmp	r3, #3
 800a80c:	d00b      	beq.n	800a826 <USBD_GetConfig+0x4a>
 800a80e:	e012      	b.n	800a836 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2200      	movs	r2, #0
 800a814:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	3308      	adds	r3, #8
 800a81a:	2201      	movs	r2, #1
 800a81c:	4619      	mov	r1, r3
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 f948 	bl	800aab4 <USBD_CtlSendData>
        break;
 800a824:	e00c      	b.n	800a840 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	3304      	adds	r3, #4
 800a82a:	2201      	movs	r2, #1
 800a82c:	4619      	mov	r1, r3
 800a82e:	6878      	ldr	r0, [r7, #4]
 800a830:	f000 f940 	bl	800aab4 <USBD_CtlSendData>
        break;
 800a834:	e004      	b.n	800a840 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a836:	6839      	ldr	r1, [r7, #0]
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f000 f8be 	bl	800a9ba <USBD_CtlError>
        break;
 800a83e:	bf00      	nop
}
 800a840:	bf00      	nop
 800a842:	3708      	adds	r7, #8
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a858:	b2db      	uxtb	r3, r3
 800a85a:	3b01      	subs	r3, #1
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	d81e      	bhi.n	800a89e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	88db      	ldrh	r3, [r3, #6]
 800a864:	2b02      	cmp	r3, #2
 800a866:	d004      	beq.n	800a872 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a868:	6839      	ldr	r1, [r7, #0]
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f000 f8a5 	bl	800a9ba <USBD_CtlError>
        break;
 800a870:	e01a      	b.n	800a8a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2201      	movs	r2, #1
 800a876:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d005      	beq.n	800a88e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	f043 0202 	orr.w	r2, r3, #2
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	330c      	adds	r3, #12
 800a892:	2202      	movs	r2, #2
 800a894:	4619      	mov	r1, r3
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f90c 	bl	800aab4 <USBD_CtlSendData>
      break;
 800a89c:	e004      	b.n	800a8a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f88a 	bl	800a9ba <USBD_CtlError>
      break;
 800a8a6:	bf00      	nop
  }
}
 800a8a8:	bf00      	nop
 800a8aa:	3708      	adds	r7, #8
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}

0800a8b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b082      	sub	sp, #8
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	885b      	ldrh	r3, [r3, #2]
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d107      	bne.n	800a8d2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a8ca:	6878      	ldr	r0, [r7, #4]
 800a8cc:	f000 f953 	bl	800ab76 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a8d0:	e013      	b.n	800a8fa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a8d2:	683b      	ldr	r3, [r7, #0]
 800a8d4:	885b      	ldrh	r3, [r3, #2]
 800a8d6:	2b02      	cmp	r3, #2
 800a8d8:	d10b      	bne.n	800a8f2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	889b      	ldrh	r3, [r3, #4]
 800a8de:	0a1b      	lsrs	r3, r3, #8
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f943 	bl	800ab76 <USBD_CtlSendStatus>
}
 800a8f0:	e003      	b.n	800a8fa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a8f2:	6839      	ldr	r1, [r7, #0]
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f860 	bl	800a9ba <USBD_CtlError>
}
 800a8fa:	bf00      	nop
 800a8fc:	3708      	adds	r7, #8
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}

0800a902 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a902:	b580      	push	{r7, lr}
 800a904:	b082      	sub	sp, #8
 800a906:	af00      	add	r7, sp, #0
 800a908:	6078      	str	r0, [r7, #4]
 800a90a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a912:	b2db      	uxtb	r3, r3
 800a914:	3b01      	subs	r3, #1
 800a916:	2b02      	cmp	r3, #2
 800a918:	d80b      	bhi.n	800a932 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	885b      	ldrh	r3, [r3, #2]
 800a91e:	2b01      	cmp	r3, #1
 800a920:	d10c      	bne.n	800a93c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2200      	movs	r2, #0
 800a926:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 f923 	bl	800ab76 <USBD_CtlSendStatus>
      }
      break;
 800a930:	e004      	b.n	800a93c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a932:	6839      	ldr	r1, [r7, #0]
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 f840 	bl	800a9ba <USBD_CtlError>
      break;
 800a93a:	e000      	b.n	800a93e <USBD_ClrFeature+0x3c>
      break;
 800a93c:	bf00      	nop
  }
}
 800a93e:	bf00      	nop
 800a940:	3708      	adds	r7, #8
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a946:	b580      	push	{r7, lr}
 800a948:	b084      	sub	sp, #16
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	6078      	str	r0, [r7, #4]
 800a94e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	781a      	ldrb	r2, [r3, #0]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	3301      	adds	r3, #1
 800a960:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	781a      	ldrb	r2, [r3, #0]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	3301      	adds	r3, #1
 800a96e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f7ff fa13 	bl	8009d9c <SWAPBYTE>
 800a976:	4603      	mov	r3, r0
 800a978:	461a      	mov	r2, r3
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	3301      	adds	r3, #1
 800a982:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	3301      	adds	r3, #1
 800a988:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f7ff fa06 	bl	8009d9c <SWAPBYTE>
 800a990:	4603      	mov	r3, r0
 800a992:	461a      	mov	r2, r3
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	3301      	adds	r3, #1
 800a99c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a9a4:	68f8      	ldr	r0, [r7, #12]
 800a9a6:	f7ff f9f9 	bl	8009d9c <SWAPBYTE>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	461a      	mov	r2, r3
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	80da      	strh	r2, [r3, #6]
}
 800a9b2:	bf00      	nop
 800a9b4:	3710      	adds	r7, #16
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9ba:	b580      	push	{r7, lr}
 800a9bc:	b082      	sub	sp, #8
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
 800a9c2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a9c4:	2180      	movs	r1, #128	@ 0x80
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 fd02 	bl	800b3d0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 fcfe 	bl	800b3d0 <USBD_LL_StallEP>
}
 800a9d4:	bf00      	nop
 800a9d6:	3708      	adds	r7, #8
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b086      	sub	sp, #24
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d042      	beq.n	800aa78 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a9f6:	6938      	ldr	r0, [r7, #16]
 800a9f8:	f000 f842 	bl	800aa80 <USBD_GetLen>
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	3301      	adds	r3, #1
 800aa00:	005b      	lsls	r3, r3, #1
 800aa02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa06:	d808      	bhi.n	800aa1a <USBD_GetString+0x3e>
 800aa08:	6938      	ldr	r0, [r7, #16]
 800aa0a:	f000 f839 	bl	800aa80 <USBD_GetLen>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	3301      	adds	r3, #1
 800aa12:	b29b      	uxth	r3, r3
 800aa14:	005b      	lsls	r3, r3, #1
 800aa16:	b29a      	uxth	r2, r3
 800aa18:	e001      	b.n	800aa1e <USBD_GetString+0x42>
 800aa1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aa22:	7dfb      	ldrb	r3, [r7, #23]
 800aa24:	68ba      	ldr	r2, [r7, #8]
 800aa26:	4413      	add	r3, r2
 800aa28:	687a      	ldr	r2, [r7, #4]
 800aa2a:	7812      	ldrb	r2, [r2, #0]
 800aa2c:	701a      	strb	r2, [r3, #0]
  idx++;
 800aa2e:	7dfb      	ldrb	r3, [r7, #23]
 800aa30:	3301      	adds	r3, #1
 800aa32:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800aa34:	7dfb      	ldrb	r3, [r7, #23]
 800aa36:	68ba      	ldr	r2, [r7, #8]
 800aa38:	4413      	add	r3, r2
 800aa3a:	2203      	movs	r2, #3
 800aa3c:	701a      	strb	r2, [r3, #0]
  idx++;
 800aa3e:	7dfb      	ldrb	r3, [r7, #23]
 800aa40:	3301      	adds	r3, #1
 800aa42:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800aa44:	e013      	b.n	800aa6e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800aa46:	7dfb      	ldrb	r3, [r7, #23]
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	4413      	add	r3, r2
 800aa4c:	693a      	ldr	r2, [r7, #16]
 800aa4e:	7812      	ldrb	r2, [r2, #0]
 800aa50:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	3301      	adds	r3, #1
 800aa56:	613b      	str	r3, [r7, #16]
    idx++;
 800aa58:	7dfb      	ldrb	r3, [r7, #23]
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800aa5e:	7dfb      	ldrb	r3, [r7, #23]
 800aa60:	68ba      	ldr	r2, [r7, #8]
 800aa62:	4413      	add	r3, r2
 800aa64:	2200      	movs	r2, #0
 800aa66:	701a      	strb	r2, [r3, #0]
    idx++;
 800aa68:	7dfb      	ldrb	r3, [r7, #23]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	781b      	ldrb	r3, [r3, #0]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d1e7      	bne.n	800aa46 <USBD_GetString+0x6a>
 800aa76:	e000      	b.n	800aa7a <USBD_GetString+0x9e>
    return;
 800aa78:	bf00      	nop
  }
}
 800aa7a:	3718      	adds	r7, #24
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800aa90:	e005      	b.n	800aa9e <USBD_GetLen+0x1e>
  {
    len++;
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	3301      	adds	r3, #1
 800aa96:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d1f5      	bne.n	800aa92 <USBD_GetLen+0x12>
  }

  return len;
 800aaa6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	3714      	adds	r7, #20
 800aaac:	46bd      	mov	sp, r7
 800aaae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab2:	4770      	bx	lr

0800aab4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	60f8      	str	r0, [r7, #12]
 800aabc:	60b9      	str	r1, [r7, #8]
 800aabe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2202      	movs	r2, #2
 800aac4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	68ba      	ldr	r2, [r7, #8]
 800aad2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	687a      	ldr	r2, [r7, #4]
 800aad8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	68ba      	ldr	r2, [r7, #8]
 800aade:	2100      	movs	r1, #0
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f000 fcfe 	bl	800b4e2 <USBD_LL_Transmit>

  return USBD_OK;
 800aae6:	2300      	movs	r3, #0
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	3710      	adds	r7, #16
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	60f8      	str	r0, [r7, #12]
 800aaf8:	60b9      	str	r1, [r7, #8]
 800aafa:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	68ba      	ldr	r2, [r7, #8]
 800ab00:	2100      	movs	r1, #0
 800ab02:	68f8      	ldr	r0, [r7, #12]
 800ab04:	f000 fced 	bl	800b4e2 <USBD_LL_Transmit>

  return USBD_OK;
 800ab08:	2300      	movs	r3, #0
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3710      	adds	r7, #16
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b084      	sub	sp, #16
 800ab16:	af00      	add	r7, sp, #0
 800ab18:	60f8      	str	r0, [r7, #12]
 800ab1a:	60b9      	str	r1, [r7, #8]
 800ab1c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	2203      	movs	r2, #3
 800ab22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	68ba      	ldr	r2, [r7, #8]
 800ab32:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	68ba      	ldr	r2, [r7, #8]
 800ab42:	2100      	movs	r1, #0
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 fced 	bl	800b524 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	60f8      	str	r0, [r7, #12]
 800ab5c:	60b9      	str	r1, [r7, #8]
 800ab5e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	68ba      	ldr	r2, [r7, #8]
 800ab64:	2100      	movs	r1, #0
 800ab66:	68f8      	ldr	r0, [r7, #12]
 800ab68:	f000 fcdc 	bl	800b524 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab6c:	2300      	movs	r3, #0
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3710      	adds	r7, #16
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b082      	sub	sp, #8
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2204      	movs	r2, #4
 800ab82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ab86:	2300      	movs	r3, #0
 800ab88:	2200      	movs	r2, #0
 800ab8a:	2100      	movs	r1, #0
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f000 fca8 	bl	800b4e2 <USBD_LL_Transmit>

  return USBD_OK;
 800ab92:	2300      	movs	r3, #0
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3708      	adds	r7, #8
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}

0800ab9c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b082      	sub	sp, #8
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2205      	movs	r2, #5
 800aba8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abac:	2300      	movs	r3, #0
 800abae:	2200      	movs	r2, #0
 800abb0:	2100      	movs	r1, #0
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f000 fcb6 	bl	800b524 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800abb8:	2300      	movs	r3, #0
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3708      	adds	r7, #8
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
	...

0800abc4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800abc8:	2200      	movs	r2, #0
 800abca:	4912      	ldr	r1, [pc, #72]	@ (800ac14 <MX_USB_DEVICE_Init+0x50>)
 800abcc:	4812      	ldr	r0, [pc, #72]	@ (800ac18 <MX_USB_DEVICE_Init+0x54>)
 800abce:	f7fe fcaf 	bl	8009530 <USBD_Init>
 800abd2:	4603      	mov	r3, r0
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d001      	beq.n	800abdc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800abd8:	f7f6 f9d4 	bl	8000f84 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800abdc:	490f      	ldr	r1, [pc, #60]	@ (800ac1c <MX_USB_DEVICE_Init+0x58>)
 800abde:	480e      	ldr	r0, [pc, #56]	@ (800ac18 <MX_USB_DEVICE_Init+0x54>)
 800abe0:	f7fe fcd6 	bl	8009590 <USBD_RegisterClass>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d001      	beq.n	800abee <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800abea:	f7f6 f9cb 	bl	8000f84 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800abee:	490c      	ldr	r1, [pc, #48]	@ (800ac20 <MX_USB_DEVICE_Init+0x5c>)
 800abf0:	4809      	ldr	r0, [pc, #36]	@ (800ac18 <MX_USB_DEVICE_Init+0x54>)
 800abf2:	f7fe fc0d 	bl	8009410 <USBD_CDC_RegisterInterface>
 800abf6:	4603      	mov	r3, r0
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d001      	beq.n	800ac00 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800abfc:	f7f6 f9c2 	bl	8000f84 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ac00:	4805      	ldr	r0, [pc, #20]	@ (800ac18 <MX_USB_DEVICE_Init+0x54>)
 800ac02:	f7fe fcfb 	bl	80095fc <USBD_Start>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d001      	beq.n	800ac10 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ac0c:	f7f6 f9ba 	bl	8000f84 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ac10:	bf00      	nop
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	200000c4 	.word	0x200000c4
 800ac18:	20004a60 	.word	0x20004a60
 800ac1c:	20000030 	.word	0x20000030
 800ac20:	200000b0 	.word	0x200000b0

0800ac24 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ac28:	2200      	movs	r2, #0
 800ac2a:	4905      	ldr	r1, [pc, #20]	@ (800ac40 <CDC_Init_FS+0x1c>)
 800ac2c:	4805      	ldr	r0, [pc, #20]	@ (800ac44 <CDC_Init_FS+0x20>)
 800ac2e:	f7fe fc09 	bl	8009444 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ac32:	4905      	ldr	r1, [pc, #20]	@ (800ac48 <CDC_Init_FS+0x24>)
 800ac34:	4803      	ldr	r0, [pc, #12]	@ (800ac44 <CDC_Init_FS+0x20>)
 800ac36:	f7fe fc27 	bl	8009488 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ac3a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	2000553c 	.word	0x2000553c
 800ac44:	20004a60 	.word	0x20004a60
 800ac48:	20004d3c 	.word	0x20004d3c

0800ac4c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ac50:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	4603      	mov	r3, r0
 800ac64:	6039      	str	r1, [r7, #0]
 800ac66:	71fb      	strb	r3, [r7, #7]
 800ac68:	4613      	mov	r3, r2
 800ac6a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ac6c:	79fb      	ldrb	r3, [r7, #7]
 800ac6e:	2b23      	cmp	r3, #35	@ 0x23
 800ac70:	d84a      	bhi.n	800ad08 <CDC_Control_FS+0xac>
 800ac72:	a201      	add	r2, pc, #4	@ (adr r2, 800ac78 <CDC_Control_FS+0x1c>)
 800ac74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac78:	0800ad09 	.word	0x0800ad09
 800ac7c:	0800ad09 	.word	0x0800ad09
 800ac80:	0800ad09 	.word	0x0800ad09
 800ac84:	0800ad09 	.word	0x0800ad09
 800ac88:	0800ad09 	.word	0x0800ad09
 800ac8c:	0800ad09 	.word	0x0800ad09
 800ac90:	0800ad09 	.word	0x0800ad09
 800ac94:	0800ad09 	.word	0x0800ad09
 800ac98:	0800ad09 	.word	0x0800ad09
 800ac9c:	0800ad09 	.word	0x0800ad09
 800aca0:	0800ad09 	.word	0x0800ad09
 800aca4:	0800ad09 	.word	0x0800ad09
 800aca8:	0800ad09 	.word	0x0800ad09
 800acac:	0800ad09 	.word	0x0800ad09
 800acb0:	0800ad09 	.word	0x0800ad09
 800acb4:	0800ad09 	.word	0x0800ad09
 800acb8:	0800ad09 	.word	0x0800ad09
 800acbc:	0800ad09 	.word	0x0800ad09
 800acc0:	0800ad09 	.word	0x0800ad09
 800acc4:	0800ad09 	.word	0x0800ad09
 800acc8:	0800ad09 	.word	0x0800ad09
 800accc:	0800ad09 	.word	0x0800ad09
 800acd0:	0800ad09 	.word	0x0800ad09
 800acd4:	0800ad09 	.word	0x0800ad09
 800acd8:	0800ad09 	.word	0x0800ad09
 800acdc:	0800ad09 	.word	0x0800ad09
 800ace0:	0800ad09 	.word	0x0800ad09
 800ace4:	0800ad09 	.word	0x0800ad09
 800ace8:	0800ad09 	.word	0x0800ad09
 800acec:	0800ad09 	.word	0x0800ad09
 800acf0:	0800ad09 	.word	0x0800ad09
 800acf4:	0800ad09 	.word	0x0800ad09
 800acf8:	0800ad09 	.word	0x0800ad09
 800acfc:	0800ad09 	.word	0x0800ad09
 800ad00:	0800ad09 	.word	0x0800ad09
 800ad04:	0800ad09 	.word	0x0800ad09
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ad08:	bf00      	nop
  }

  return (USBD_OK);
 800ad0a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	370c      	adds	r7, #12
 800ad10:	46bd      	mov	sp, r7
 800ad12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad16:	4770      	bx	lr

0800ad18 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
 800ad20:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ad22:	6879      	ldr	r1, [r7, #4]
 800ad24:	4805      	ldr	r0, [pc, #20]	@ (800ad3c <CDC_Receive_FS+0x24>)
 800ad26:	f7fe fbaf 	bl	8009488 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ad2a:	4804      	ldr	r0, [pc, #16]	@ (800ad3c <CDC_Receive_FS+0x24>)
 800ad2c:	f7fe fbca 	bl	80094c4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ad30:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ad32:	4618      	mov	r0, r3
 800ad34:	3708      	adds	r7, #8
 800ad36:	46bd      	mov	sp, r7
 800ad38:	bd80      	pop	{r7, pc}
 800ad3a:	bf00      	nop
 800ad3c:	20004a60 	.word	0x20004a60

0800ad40 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ad40:	b480      	push	{r7}
 800ad42:	b087      	sub	sp, #28
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	60f8      	str	r0, [r7, #12]
 800ad48:	60b9      	str	r1, [r7, #8]
 800ad4a:	4613      	mov	r3, r2
 800ad4c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ad52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	371c      	adds	r7, #28
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad60:	4770      	bx	lr
	...

0800ad64 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	6039      	str	r1, [r7, #0]
 800ad6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	2212      	movs	r2, #18
 800ad74:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ad76:	4b03      	ldr	r3, [pc, #12]	@ (800ad84 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	370c      	adds	r7, #12
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr
 800ad84:	200000e4 	.word	0x200000e4

0800ad88 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b083      	sub	sp, #12
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	4603      	mov	r3, r0
 800ad90:	6039      	str	r1, [r7, #0]
 800ad92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	2204      	movs	r2, #4
 800ad98:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ad9a:	4b03      	ldr	r3, [pc, #12]	@ (800ada8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr
 800ada8:	20000104 	.word	0x20000104

0800adac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b082      	sub	sp, #8
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	4603      	mov	r3, r0
 800adb4:	6039      	str	r1, [r7, #0]
 800adb6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800adb8:	79fb      	ldrb	r3, [r7, #7]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d105      	bne.n	800adca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800adbe:	683a      	ldr	r2, [r7, #0]
 800adc0:	4907      	ldr	r1, [pc, #28]	@ (800ade0 <USBD_FS_ProductStrDescriptor+0x34>)
 800adc2:	4808      	ldr	r0, [pc, #32]	@ (800ade4 <USBD_FS_ProductStrDescriptor+0x38>)
 800adc4:	f7ff fe0a 	bl	800a9dc <USBD_GetString>
 800adc8:	e004      	b.n	800add4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800adca:	683a      	ldr	r2, [r7, #0]
 800adcc:	4904      	ldr	r1, [pc, #16]	@ (800ade0 <USBD_FS_ProductStrDescriptor+0x34>)
 800adce:	4805      	ldr	r0, [pc, #20]	@ (800ade4 <USBD_FS_ProductStrDescriptor+0x38>)
 800add0:	f7ff fe04 	bl	800a9dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800add4:	4b02      	ldr	r3, [pc, #8]	@ (800ade0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800add6:	4618      	mov	r0, r3
 800add8:	3708      	adds	r7, #8
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	20005d3c 	.word	0x20005d3c
 800ade4:	0800b93c 	.word	0x0800b93c

0800ade8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	4603      	mov	r3, r0
 800adf0:	6039      	str	r1, [r7, #0]
 800adf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800adf4:	683a      	ldr	r2, [r7, #0]
 800adf6:	4904      	ldr	r1, [pc, #16]	@ (800ae08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800adf8:	4804      	ldr	r0, [pc, #16]	@ (800ae0c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800adfa:	f7ff fdef 	bl	800a9dc <USBD_GetString>
  return USBD_StrDesc;
 800adfe:	4b02      	ldr	r3, [pc, #8]	@ (800ae08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	20005d3c 	.word	0x20005d3c
 800ae0c:	0800b954 	.word	0x0800b954

0800ae10 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	4603      	mov	r3, r0
 800ae18:	6039      	str	r1, [r7, #0]
 800ae1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	221a      	movs	r2, #26
 800ae20:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ae22:	f000 f855 	bl	800aed0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ae26:	4b02      	ldr	r3, [pc, #8]	@ (800ae30 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3708      	adds	r7, #8
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	20000108 	.word	0x20000108

0800ae34 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	6039      	str	r1, [r7, #0]
 800ae3e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ae40:	79fb      	ldrb	r3, [r7, #7]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d105      	bne.n	800ae52 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ae46:	683a      	ldr	r2, [r7, #0]
 800ae48:	4907      	ldr	r1, [pc, #28]	@ (800ae68 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ae4a:	4808      	ldr	r0, [pc, #32]	@ (800ae6c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ae4c:	f7ff fdc6 	bl	800a9dc <USBD_GetString>
 800ae50:	e004      	b.n	800ae5c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ae52:	683a      	ldr	r2, [r7, #0]
 800ae54:	4904      	ldr	r1, [pc, #16]	@ (800ae68 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ae56:	4805      	ldr	r0, [pc, #20]	@ (800ae6c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ae58:	f7ff fdc0 	bl	800a9dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae5c:	4b02      	ldr	r3, [pc, #8]	@ (800ae68 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3708      	adds	r7, #8
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}
 800ae66:	bf00      	nop
 800ae68:	20005d3c 	.word	0x20005d3c
 800ae6c:	0800b968 	.word	0x0800b968

0800ae70 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b082      	sub	sp, #8
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	4603      	mov	r3, r0
 800ae78:	6039      	str	r1, [r7, #0]
 800ae7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ae7c:	79fb      	ldrb	r3, [r7, #7]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d105      	bne.n	800ae8e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ae82:	683a      	ldr	r2, [r7, #0]
 800ae84:	4907      	ldr	r1, [pc, #28]	@ (800aea4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ae86:	4808      	ldr	r0, [pc, #32]	@ (800aea8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ae88:	f7ff fda8 	bl	800a9dc <USBD_GetString>
 800ae8c:	e004      	b.n	800ae98 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ae8e:	683a      	ldr	r2, [r7, #0]
 800ae90:	4904      	ldr	r1, [pc, #16]	@ (800aea4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ae92:	4805      	ldr	r0, [pc, #20]	@ (800aea8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ae94:	f7ff fda2 	bl	800a9dc <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae98:	4b02      	ldr	r3, [pc, #8]	@ (800aea4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	3708      	adds	r7, #8
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}
 800aea2:	bf00      	nop
 800aea4:	20005d3c 	.word	0x20005d3c
 800aea8:	0800b974 	.word	0x0800b974

0800aeac <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aeac:	b480      	push	{r7}
 800aeae:	b083      	sub	sp, #12
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	6039      	str	r1, [r7, #0]
 800aeb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	220c      	movs	r2, #12
 800aebc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800aebe:	4b03      	ldr	r3, [pc, #12]	@ (800aecc <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	370c      	adds	r7, #12
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr
 800aecc:	200000f8 	.word	0x200000f8

0800aed0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b084      	sub	sp, #16
 800aed4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800aed6:	4b0f      	ldr	r3, [pc, #60]	@ (800af14 <Get_SerialNum+0x44>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800aedc:	4b0e      	ldr	r3, [pc, #56]	@ (800af18 <Get_SerialNum+0x48>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800aee2:	4b0e      	ldr	r3, [pc, #56]	@ (800af1c <Get_SerialNum+0x4c>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800aee8:	68fa      	ldr	r2, [r7, #12]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	4413      	add	r3, r2
 800aeee:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d009      	beq.n	800af0a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800aef6:	2208      	movs	r2, #8
 800aef8:	4909      	ldr	r1, [pc, #36]	@ (800af20 <Get_SerialNum+0x50>)
 800aefa:	68f8      	ldr	r0, [r7, #12]
 800aefc:	f000 f814 	bl	800af28 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800af00:	2204      	movs	r2, #4
 800af02:	4908      	ldr	r1, [pc, #32]	@ (800af24 <Get_SerialNum+0x54>)
 800af04:	68b8      	ldr	r0, [r7, #8]
 800af06:	f000 f80f 	bl	800af28 <IntToUnicode>
  }
}
 800af0a:	bf00      	nop
 800af0c:	3710      	adds	r7, #16
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	1ff07a10 	.word	0x1ff07a10
 800af18:	1ff07a14 	.word	0x1ff07a14
 800af1c:	1ff07a18 	.word	0x1ff07a18
 800af20:	2000010a 	.word	0x2000010a
 800af24:	2000011a 	.word	0x2000011a

0800af28 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	4613      	mov	r3, r2
 800af34:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800af36:	2300      	movs	r3, #0
 800af38:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800af3a:	2300      	movs	r3, #0
 800af3c:	75fb      	strb	r3, [r7, #23]
 800af3e:	e027      	b.n	800af90 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	0f1b      	lsrs	r3, r3, #28
 800af44:	2b09      	cmp	r3, #9
 800af46:	d80b      	bhi.n	800af60 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	0f1b      	lsrs	r3, r3, #28
 800af4c:	b2da      	uxtb	r2, r3
 800af4e:	7dfb      	ldrb	r3, [r7, #23]
 800af50:	005b      	lsls	r3, r3, #1
 800af52:	4619      	mov	r1, r3
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	440b      	add	r3, r1
 800af58:	3230      	adds	r2, #48	@ 0x30
 800af5a:	b2d2      	uxtb	r2, r2
 800af5c:	701a      	strb	r2, [r3, #0]
 800af5e:	e00a      	b.n	800af76 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	0f1b      	lsrs	r3, r3, #28
 800af64:	b2da      	uxtb	r2, r3
 800af66:	7dfb      	ldrb	r3, [r7, #23]
 800af68:	005b      	lsls	r3, r3, #1
 800af6a:	4619      	mov	r1, r3
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	440b      	add	r3, r1
 800af70:	3237      	adds	r2, #55	@ 0x37
 800af72:	b2d2      	uxtb	r2, r2
 800af74:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	011b      	lsls	r3, r3, #4
 800af7a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800af7c:	7dfb      	ldrb	r3, [r7, #23]
 800af7e:	005b      	lsls	r3, r3, #1
 800af80:	3301      	adds	r3, #1
 800af82:	68ba      	ldr	r2, [r7, #8]
 800af84:	4413      	add	r3, r2
 800af86:	2200      	movs	r2, #0
 800af88:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800af8a:	7dfb      	ldrb	r3, [r7, #23]
 800af8c:	3301      	adds	r3, #1
 800af8e:	75fb      	strb	r3, [r7, #23]
 800af90:	7dfa      	ldrb	r2, [r7, #23]
 800af92:	79fb      	ldrb	r3, [r7, #7]
 800af94:	429a      	cmp	r2, r3
 800af96:	d3d3      	bcc.n	800af40 <IntToUnicode+0x18>
  }
}
 800af98:	bf00      	nop
 800af9a:	bf00      	nop
 800af9c:	371c      	adds	r7, #28
 800af9e:	46bd      	mov	sp, r7
 800afa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa4:	4770      	bx	lr
	...

0800afa8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b0aa      	sub	sp, #168	@ 0xa8
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800afb0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800afb4:	2200      	movs	r2, #0
 800afb6:	601a      	str	r2, [r3, #0]
 800afb8:	605a      	str	r2, [r3, #4]
 800afba:	609a      	str	r2, [r3, #8]
 800afbc:	60da      	str	r2, [r3, #12]
 800afbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800afc0:	f107 0314 	add.w	r3, r7, #20
 800afc4:	2280      	movs	r2, #128	@ 0x80
 800afc6:	2100      	movs	r1, #0
 800afc8:	4618      	mov	r0, r3
 800afca:	f000 fc1d 	bl	800b808 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800afd6:	d151      	bne.n	800b07c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800afd8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800afdc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800afde:	2300      	movs	r3, #0
 800afe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800afe4:	f107 0314 	add.w	r3, r7, #20
 800afe8:	4618      	mov	r0, r3
 800afea:	f7f9 f8e5 	bl	80041b8 <HAL_RCCEx_PeriphCLKConfig>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d001      	beq.n	800aff8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800aff4:	f7f5 ffc6 	bl	8000f84 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aff8:	4b22      	ldr	r3, [pc, #136]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800affa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800affc:	4a21      	ldr	r2, [pc, #132]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800affe:	f043 0301 	orr.w	r3, r3, #1
 800b002:	6313      	str	r3, [r2, #48]	@ 0x30
 800b004:	4b1f      	ldr	r3, [pc, #124]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b008:	f003 0301 	and.w	r3, r3, #1
 800b00c:	613b      	str	r3, [r7, #16]
 800b00e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b010:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b014:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b018:	2302      	movs	r3, #2
 800b01a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b01e:	2300      	movs	r3, #0
 800b020:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b024:	2303      	movs	r3, #3
 800b026:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b02a:	230a      	movs	r3, #10
 800b02c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b030:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800b034:	4619      	mov	r1, r3
 800b036:	4814      	ldr	r0, [pc, #80]	@ (800b088 <HAL_PCD_MspInit+0xe0>)
 800b038:	f7f6 ff4c 	bl	8001ed4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b03c:	4b11      	ldr	r3, [pc, #68]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b03e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b040:	4a10      	ldr	r2, [pc, #64]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b046:	6353      	str	r3, [r2, #52]	@ 0x34
 800b048:	4b0e      	ldr	r3, [pc, #56]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b04a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b04c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b050:	60fb      	str	r3, [r7, #12]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	4b0b      	ldr	r3, [pc, #44]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b058:	4a0a      	ldr	r2, [pc, #40]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b05a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b05e:	6453      	str	r3, [r2, #68]	@ 0x44
 800b060:	4b08      	ldr	r3, [pc, #32]	@ (800b084 <HAL_PCD_MspInit+0xdc>)
 800b062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b064:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b068:	60bb      	str	r3, [r7, #8]
 800b06a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b06c:	2200      	movs	r2, #0
 800b06e:	2100      	movs	r1, #0
 800b070:	2043      	movs	r0, #67	@ 0x43
 800b072:	f7f6 fb80 	bl	8001776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b076:	2043      	movs	r0, #67	@ 0x43
 800b078:	f7f6 fb99 	bl	80017ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b07c:	bf00      	nop
 800b07e:	37a8      	adds	r7, #168	@ 0xa8
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}
 800b084:	40023800 	.word	0x40023800
 800b088:	40020000 	.word	0x40020000

0800b08c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b082      	sub	sp, #8
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	4610      	mov	r0, r2
 800b0a4:	f7fe faf7 	bl	8009696 <USBD_LL_SetupStage>
}
 800b0a8:	bf00      	nop
 800b0aa:	3708      	adds	r7, #8
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}

0800b0b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800b0c2:	78fa      	ldrb	r2, [r7, #3]
 800b0c4:	6879      	ldr	r1, [r7, #4]
 800b0c6:	4613      	mov	r3, r2
 800b0c8:	00db      	lsls	r3, r3, #3
 800b0ca:	4413      	add	r3, r2
 800b0cc:	009b      	lsls	r3, r3, #2
 800b0ce:	440b      	add	r3, r1
 800b0d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b0d4:	681a      	ldr	r2, [r3, #0]
 800b0d6:	78fb      	ldrb	r3, [r7, #3]
 800b0d8:	4619      	mov	r1, r3
 800b0da:	f7fe fb31 	bl	8009740 <USBD_LL_DataOutStage>
}
 800b0de:	bf00      	nop
 800b0e0:	3708      	adds	r7, #8
 800b0e2:	46bd      	mov	sp, r7
 800b0e4:	bd80      	pop	{r7, pc}

0800b0e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0e6:	b580      	push	{r7, lr}
 800b0e8:	b082      	sub	sp, #8
 800b0ea:	af00      	add	r7, sp, #0
 800b0ec:	6078      	str	r0, [r7, #4]
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800b0f8:	78fa      	ldrb	r2, [r7, #3]
 800b0fa:	6879      	ldr	r1, [r7, #4]
 800b0fc:	4613      	mov	r3, r2
 800b0fe:	00db      	lsls	r3, r3, #3
 800b100:	4413      	add	r3, r2
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	440b      	add	r3, r1
 800b106:	3320      	adds	r3, #32
 800b108:	681a      	ldr	r2, [r3, #0]
 800b10a:	78fb      	ldrb	r3, [r7, #3]
 800b10c:	4619      	mov	r1, r3
 800b10e:	f7fe fbd3 	bl	80098b8 <USBD_LL_DataInStage>
}
 800b112:	bf00      	nop
 800b114:	3708      	adds	r7, #8
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}

0800b11a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b11a:	b580      	push	{r7, lr}
 800b11c:	b082      	sub	sp, #8
 800b11e:	af00      	add	r7, sp, #0
 800b120:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b128:	4618      	mov	r0, r3
 800b12a:	f7fe fd17 	bl	8009b5c <USBD_LL_SOF>
}
 800b12e:	bf00      	nop
 800b130:	3708      	adds	r7, #8
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}

0800b136 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b136:	b580      	push	{r7, lr}
 800b138:	b084      	sub	sp, #16
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b13e:	2301      	movs	r3, #1
 800b140:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	79db      	ldrb	r3, [r3, #7]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d102      	bne.n	800b150 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b14a:	2300      	movs	r3, #0
 800b14c:	73fb      	strb	r3, [r7, #15]
 800b14e:	e008      	b.n	800b162 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	79db      	ldrb	r3, [r3, #7]
 800b154:	2b02      	cmp	r3, #2
 800b156:	d102      	bne.n	800b15e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b158:	2301      	movs	r3, #1
 800b15a:	73fb      	strb	r3, [r7, #15]
 800b15c:	e001      	b.n	800b162 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b15e:	f7f5 ff11 	bl	8000f84 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b168:	7bfa      	ldrb	r2, [r7, #15]
 800b16a:	4611      	mov	r1, r2
 800b16c:	4618      	mov	r0, r3
 800b16e:	f7fe fcb1 	bl	8009ad4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b178:	4618      	mov	r0, r3
 800b17a:	f7fe fc58 	bl	8009a2e <USBD_LL_Reset>
}
 800b17e:	bf00      	nop
 800b180:	3710      	adds	r7, #16
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
	...

0800b188 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b196:	4618      	mov	r0, r3
 800b198:	f7fe fcac 	bl	8009af4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	6812      	ldr	r2, [r2, #0]
 800b1aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b1ae:	f043 0301 	orr.w	r3, r3, #1
 800b1b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	7adb      	ldrb	r3, [r3, #11]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d005      	beq.n	800b1c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b1bc:	4b04      	ldr	r3, [pc, #16]	@ (800b1d0 <HAL_PCD_SuspendCallback+0x48>)
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	4a03      	ldr	r2, [pc, #12]	@ (800b1d0 <HAL_PCD_SuspendCallback+0x48>)
 800b1c2:	f043 0306 	orr.w	r3, r3, #6
 800b1c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b1c8:	bf00      	nop
 800b1ca:	3708      	adds	r7, #8
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	e000ed00 	.word	0xe000ed00

0800b1d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1d4:	b580      	push	{r7, lr}
 800b1d6:	b082      	sub	sp, #8
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f7fe fca2 	bl	8009b2c <USBD_LL_Resume>
}
 800b1e8:	bf00      	nop
 800b1ea:	3708      	adds	r7, #8
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b202:	78fa      	ldrb	r2, [r7, #3]
 800b204:	4611      	mov	r1, r2
 800b206:	4618      	mov	r0, r3
 800b208:	f7fe fcfa 	bl	8009c00 <USBD_LL_IsoOUTIncomplete>
}
 800b20c:	bf00      	nop
 800b20e:	3708      	adds	r7, #8
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}

0800b214 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b082      	sub	sp, #8
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	460b      	mov	r3, r1
 800b21e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b226:	78fa      	ldrb	r2, [r7, #3]
 800b228:	4611      	mov	r1, r2
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7fe fcb6 	bl	8009b9c <USBD_LL_IsoINIncomplete>
}
 800b230:	bf00      	nop
 800b232:	3708      	adds	r7, #8
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}

0800b238 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b246:	4618      	mov	r0, r3
 800b248:	f7fe fd0c 	bl	8009c64 <USBD_LL_DevConnected>
}
 800b24c:	bf00      	nop
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b262:	4618      	mov	r0, r3
 800b264:	f7fe fd09 	bl	8009c7a <USBD_LL_DevDisconnected>
}
 800b268:	bf00      	nop
 800b26a:	3708      	adds	r7, #8
 800b26c:	46bd      	mov	sp, r7
 800b26e:	bd80      	pop	{r7, pc}

0800b270 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	781b      	ldrb	r3, [r3, #0]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d13f      	bne.n	800b300 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b280:	4a22      	ldr	r2, [pc, #136]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a20      	ldr	r2, [pc, #128]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b28c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b290:	4b1e      	ldr	r3, [pc, #120]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b292:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b296:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b298:	4b1c      	ldr	r3, [pc, #112]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b29a:	2206      	movs	r2, #6
 800b29c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b29e:	4b1b      	ldr	r3, [pc, #108]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2a0:	2202      	movs	r2, #2
 800b2a2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b2a4:	4b19      	ldr	r3, [pc, #100]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b2aa:	4b18      	ldr	r3, [pc, #96]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2ac:	2202      	movs	r2, #2
 800b2ae:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b2b0:	4b16      	ldr	r3, [pc, #88]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b2b6:	4b15      	ldr	r3, [pc, #84]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b2bc:	4b13      	ldr	r3, [pc, #76]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2be:	2200      	movs	r2, #0
 800b2c0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b2c2:	4b12      	ldr	r3, [pc, #72]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b2c8:	4b10      	ldr	r3, [pc, #64]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b2ce:	4b0f      	ldr	r3, [pc, #60]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b2d4:	480d      	ldr	r0, [pc, #52]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2d6:	f7f6 ffe3 	bl	80022a0 <HAL_PCD_Init>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d001      	beq.n	800b2e4 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800b2e0:	f7f5 fe50 	bl	8000f84 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b2e4:	2180      	movs	r1, #128	@ 0x80
 800b2e6:	4809      	ldr	r0, [pc, #36]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2e8:	f7f8 fa31 	bl	800374e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b2ec:	2240      	movs	r2, #64	@ 0x40
 800b2ee:	2100      	movs	r1, #0
 800b2f0:	4806      	ldr	r0, [pc, #24]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2f2:	f7f8 f9e5 	bl	80036c0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b2f6:	2280      	movs	r2, #128	@ 0x80
 800b2f8:	2101      	movs	r1, #1
 800b2fa:	4804      	ldr	r0, [pc, #16]	@ (800b30c <USBD_LL_Init+0x9c>)
 800b2fc:	f7f8 f9e0 	bl	80036c0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3708      	adds	r7, #8
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
 800b30a:	bf00      	nop
 800b30c:	20005f3c 	.word	0x20005f3c

0800b310 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b084      	sub	sp, #16
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b318:	2300      	movs	r3, #0
 800b31a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b31c:	2300      	movs	r3, #0
 800b31e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b326:	4618      	mov	r0, r3
 800b328:	f7f7 f8d0 	bl	80024cc <HAL_PCD_Start>
 800b32c:	4603      	mov	r3, r0
 800b32e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b330:	7bfb      	ldrb	r3, [r7, #15]
 800b332:	4618      	mov	r0, r3
 800b334:	f000 f97e 	bl	800b634 <USBD_Get_USB_Status>
 800b338:	4603      	mov	r3, r0
 800b33a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b33c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3710      	adds	r7, #16
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}

0800b346 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b346:	b580      	push	{r7, lr}
 800b348:	b084      	sub	sp, #16
 800b34a:	af00      	add	r7, sp, #0
 800b34c:	6078      	str	r0, [r7, #4]
 800b34e:	4608      	mov	r0, r1
 800b350:	4611      	mov	r1, r2
 800b352:	461a      	mov	r2, r3
 800b354:	4603      	mov	r3, r0
 800b356:	70fb      	strb	r3, [r7, #3]
 800b358:	460b      	mov	r3, r1
 800b35a:	70bb      	strb	r3, [r7, #2]
 800b35c:	4613      	mov	r3, r2
 800b35e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b360:	2300      	movs	r3, #0
 800b362:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b364:	2300      	movs	r3, #0
 800b366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b36e:	78bb      	ldrb	r3, [r7, #2]
 800b370:	883a      	ldrh	r2, [r7, #0]
 800b372:	78f9      	ldrb	r1, [r7, #3]
 800b374:	f7f7 fdbe 	bl	8002ef4 <HAL_PCD_EP_Open>
 800b378:	4603      	mov	r3, r0
 800b37a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b37c:	7bfb      	ldrb	r3, [r7, #15]
 800b37e:	4618      	mov	r0, r3
 800b380:	f000 f958 	bl	800b634 <USBD_Get_USB_Status>
 800b384:	4603      	mov	r3, r0
 800b386:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b388:	7bbb      	ldrb	r3, [r7, #14]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3710      	adds	r7, #16
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b084      	sub	sp, #16
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	460b      	mov	r3, r1
 800b39c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3ac:	78fa      	ldrb	r2, [r7, #3]
 800b3ae:	4611      	mov	r1, r2
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7f7 fe09 	bl	8002fc8 <HAL_PCD_EP_Close>
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3ba:	7bfb      	ldrb	r3, [r7, #15]
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f000 f939 	bl	800b634 <USBD_Get_USB_Status>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3ea:	78fa      	ldrb	r2, [r7, #3]
 800b3ec:	4611      	mov	r1, r2
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7f7 fec1 	bl	8003176 <HAL_PCD_EP_SetStall>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3f8:	7bfb      	ldrb	r3, [r7, #15]
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f000 f91a 	bl	800b634 <USBD_Get_USB_Status>
 800b400:	4603      	mov	r3, r0
 800b402:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b404:	7bbb      	ldrb	r3, [r7, #14]
}
 800b406:	4618      	mov	r0, r3
 800b408:	3710      	adds	r7, #16
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}

0800b40e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b40e:	b580      	push	{r7, lr}
 800b410:	b084      	sub	sp, #16
 800b412:	af00      	add	r7, sp, #0
 800b414:	6078      	str	r0, [r7, #4]
 800b416:	460b      	mov	r3, r1
 800b418:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b41a:	2300      	movs	r3, #0
 800b41c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b41e:	2300      	movs	r3, #0
 800b420:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b428:	78fa      	ldrb	r2, [r7, #3]
 800b42a:	4611      	mov	r1, r2
 800b42c:	4618      	mov	r0, r3
 800b42e:	f7f7 ff05 	bl	800323c <HAL_PCD_EP_ClrStall>
 800b432:	4603      	mov	r3, r0
 800b434:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b436:	7bfb      	ldrb	r3, [r7, #15]
 800b438:	4618      	mov	r0, r3
 800b43a:	f000 f8fb 	bl	800b634 <USBD_Get_USB_Status>
 800b43e:	4603      	mov	r3, r0
 800b440:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b442:	7bbb      	ldrb	r3, [r7, #14]
}
 800b444:	4618      	mov	r0, r3
 800b446:	3710      	adds	r7, #16
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b085      	sub	sp, #20
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	460b      	mov	r3, r1
 800b456:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b45e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b460:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b464:	2b00      	cmp	r3, #0
 800b466:	da0b      	bge.n	800b480 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b468:	78fb      	ldrb	r3, [r7, #3]
 800b46a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b46e:	68f9      	ldr	r1, [r7, #12]
 800b470:	4613      	mov	r3, r2
 800b472:	00db      	lsls	r3, r3, #3
 800b474:	4413      	add	r3, r2
 800b476:	009b      	lsls	r3, r3, #2
 800b478:	440b      	add	r3, r1
 800b47a:	3316      	adds	r3, #22
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	e00b      	b.n	800b498 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b480:	78fb      	ldrb	r3, [r7, #3]
 800b482:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b486:	68f9      	ldr	r1, [r7, #12]
 800b488:	4613      	mov	r3, r2
 800b48a:	00db      	lsls	r3, r3, #3
 800b48c:	4413      	add	r3, r2
 800b48e:	009b      	lsls	r3, r3, #2
 800b490:	440b      	add	r3, r1
 800b492:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b496:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b498:	4618      	mov	r0, r3
 800b49a:	3714      	adds	r7, #20
 800b49c:	46bd      	mov	sp, r7
 800b49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a2:	4770      	bx	lr

0800b4a4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b084      	sub	sp, #16
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4be:	78fa      	ldrb	r2, [r7, #3]
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f7f7 fcf2 	bl	8002eac <HAL_PCD_SetAddress>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4cc:	7bfb      	ldrb	r3, [r7, #15]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 f8b0 	bl	800b634 <USBD_Get_USB_Status>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}

0800b4e2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b086      	sub	sp, #24
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	60f8      	str	r0, [r7, #12]
 800b4ea:	607a      	str	r2, [r7, #4]
 800b4ec:	603b      	str	r3, [r7, #0]
 800b4ee:	460b      	mov	r3, r1
 800b4f0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b500:	7af9      	ldrb	r1, [r7, #11]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	f7f7 fdfc 	bl	8003102 <HAL_PCD_EP_Transmit>
 800b50a:	4603      	mov	r3, r0
 800b50c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b50e:	7dfb      	ldrb	r3, [r7, #23]
 800b510:	4618      	mov	r0, r3
 800b512:	f000 f88f 	bl	800b634 <USBD_Get_USB_Status>
 800b516:	4603      	mov	r3, r0
 800b518:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b51a:	7dbb      	ldrb	r3, [r7, #22]
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3718      	adds	r7, #24
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}

0800b524 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b086      	sub	sp, #24
 800b528:	af00      	add	r7, sp, #0
 800b52a:	60f8      	str	r0, [r7, #12]
 800b52c:	607a      	str	r2, [r7, #4]
 800b52e:	603b      	str	r3, [r7, #0]
 800b530:	460b      	mov	r3, r1
 800b532:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b534:	2300      	movs	r3, #0
 800b536:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b538:	2300      	movs	r3, #0
 800b53a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b542:	7af9      	ldrb	r1, [r7, #11]
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	687a      	ldr	r2, [r7, #4]
 800b548:	f7f7 fd88 	bl	800305c <HAL_PCD_EP_Receive>
 800b54c:	4603      	mov	r3, r0
 800b54e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b550:	7dfb      	ldrb	r3, [r7, #23]
 800b552:	4618      	mov	r0, r3
 800b554:	f000 f86e 	bl	800b634 <USBD_Get_USB_Status>
 800b558:	4603      	mov	r3, r0
 800b55a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b55c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3718      	adds	r7, #24
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b082      	sub	sp, #8
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
 800b56e:	460b      	mov	r3, r1
 800b570:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b578:	78fa      	ldrb	r2, [r7, #3]
 800b57a:	4611      	mov	r1, r2
 800b57c:	4618      	mov	r0, r3
 800b57e:	f7f7 fda8 	bl	80030d2 <HAL_PCD_EP_GetRxCount>
 800b582:	4603      	mov	r3, r0
}
 800b584:	4618      	mov	r0, r3
 800b586:	3708      	adds	r7, #8
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b082      	sub	sp, #8
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
 800b594:	460b      	mov	r3, r1
 800b596:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b598:	78fb      	ldrb	r3, [r7, #3]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d002      	beq.n	800b5a4 <HAL_PCDEx_LPM_Callback+0x18>
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d01f      	beq.n	800b5e2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b5a2:	e03b      	b.n	800b61c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	7adb      	ldrb	r3, [r3, #11]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d007      	beq.n	800b5bc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b5ac:	f000 f83c 	bl	800b628 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b5b0:	4b1c      	ldr	r3, [pc, #112]	@ (800b624 <HAL_PCDEx_LPM_Callback+0x98>)
 800b5b2:	691b      	ldr	r3, [r3, #16]
 800b5b4:	4a1b      	ldr	r2, [pc, #108]	@ (800b624 <HAL_PCDEx_LPM_Callback+0x98>)
 800b5b6:	f023 0306 	bic.w	r3, r3, #6
 800b5ba:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	6812      	ldr	r2, [r2, #0]
 800b5ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b5ce:	f023 0301 	bic.w	r3, r3, #1
 800b5d2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7fe faa6 	bl	8009b2c <USBD_LL_Resume>
    break;
 800b5e0:	e01c      	b.n	800b61c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	6812      	ldr	r2, [r2, #0]
 800b5f0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b5f4:	f043 0301 	orr.w	r3, r3, #1
 800b5f8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b600:	4618      	mov	r0, r3
 800b602:	f7fe fa77 	bl	8009af4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	7adb      	ldrb	r3, [r3, #11]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d005      	beq.n	800b61a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b60e:	4b05      	ldr	r3, [pc, #20]	@ (800b624 <HAL_PCDEx_LPM_Callback+0x98>)
 800b610:	691b      	ldr	r3, [r3, #16]
 800b612:	4a04      	ldr	r2, [pc, #16]	@ (800b624 <HAL_PCDEx_LPM_Callback+0x98>)
 800b614:	f043 0306 	orr.w	r3, r3, #6
 800b618:	6113      	str	r3, [r2, #16]
    break;
 800b61a:	bf00      	nop
}
 800b61c:	bf00      	nop
 800b61e:	3708      	adds	r7, #8
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}
 800b624:	e000ed00 	.word	0xe000ed00

0800b628 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b628:	b580      	push	{r7, lr}
 800b62a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b62c:	f7f5 f9fc 	bl	8000a28 <SystemClock_Config>
}
 800b630:	bf00      	nop
 800b632:	bd80      	pop	{r7, pc}

0800b634 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b634:	b480      	push	{r7}
 800b636:	b085      	sub	sp, #20
 800b638:	af00      	add	r7, sp, #0
 800b63a:	4603      	mov	r3, r0
 800b63c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b63e:	2300      	movs	r3, #0
 800b640:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b642:	79fb      	ldrb	r3, [r7, #7]
 800b644:	2b03      	cmp	r3, #3
 800b646:	d817      	bhi.n	800b678 <USBD_Get_USB_Status+0x44>
 800b648:	a201      	add	r2, pc, #4	@ (adr r2, 800b650 <USBD_Get_USB_Status+0x1c>)
 800b64a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b64e:	bf00      	nop
 800b650:	0800b661 	.word	0x0800b661
 800b654:	0800b667 	.word	0x0800b667
 800b658:	0800b66d 	.word	0x0800b66d
 800b65c:	0800b673 	.word	0x0800b673
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b660:	2300      	movs	r3, #0
 800b662:	73fb      	strb	r3, [r7, #15]
    break;
 800b664:	e00b      	b.n	800b67e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b666:	2303      	movs	r3, #3
 800b668:	73fb      	strb	r3, [r7, #15]
    break;
 800b66a:	e008      	b.n	800b67e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b66c:	2301      	movs	r3, #1
 800b66e:	73fb      	strb	r3, [r7, #15]
    break;
 800b670:	e005      	b.n	800b67e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b672:	2303      	movs	r3, #3
 800b674:	73fb      	strb	r3, [r7, #15]
    break;
 800b676:	e002      	b.n	800b67e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b678:	2303      	movs	r3, #3
 800b67a:	73fb      	strb	r3, [r7, #15]
    break;
 800b67c:	bf00      	nop
  }
  return usb_status;
 800b67e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b680:	4618      	mov	r0, r3
 800b682:	3714      	adds	r7, #20
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr

0800b68c <malloc>:
 800b68c:	4b02      	ldr	r3, [pc, #8]	@ (800b698 <malloc+0xc>)
 800b68e:	4601      	mov	r1, r0
 800b690:	6818      	ldr	r0, [r3, #0]
 800b692:	f000 b82d 	b.w	800b6f0 <_malloc_r>
 800b696:	bf00      	nop
 800b698:	20000124 	.word	0x20000124

0800b69c <free>:
 800b69c:	4b02      	ldr	r3, [pc, #8]	@ (800b6a8 <free+0xc>)
 800b69e:	4601      	mov	r1, r0
 800b6a0:	6818      	ldr	r0, [r3, #0]
 800b6a2:	f000 b8f5 	b.w	800b890 <_free_r>
 800b6a6:	bf00      	nop
 800b6a8:	20000124 	.word	0x20000124

0800b6ac <sbrk_aligned>:
 800b6ac:	b570      	push	{r4, r5, r6, lr}
 800b6ae:	4e0f      	ldr	r6, [pc, #60]	@ (800b6ec <sbrk_aligned+0x40>)
 800b6b0:	460c      	mov	r4, r1
 800b6b2:	6831      	ldr	r1, [r6, #0]
 800b6b4:	4605      	mov	r5, r0
 800b6b6:	b911      	cbnz	r1, 800b6be <sbrk_aligned+0x12>
 800b6b8:	f000 f8ae 	bl	800b818 <_sbrk_r>
 800b6bc:	6030      	str	r0, [r6, #0]
 800b6be:	4621      	mov	r1, r4
 800b6c0:	4628      	mov	r0, r5
 800b6c2:	f000 f8a9 	bl	800b818 <_sbrk_r>
 800b6c6:	1c43      	adds	r3, r0, #1
 800b6c8:	d103      	bne.n	800b6d2 <sbrk_aligned+0x26>
 800b6ca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	bd70      	pop	{r4, r5, r6, pc}
 800b6d2:	1cc4      	adds	r4, r0, #3
 800b6d4:	f024 0403 	bic.w	r4, r4, #3
 800b6d8:	42a0      	cmp	r0, r4
 800b6da:	d0f8      	beq.n	800b6ce <sbrk_aligned+0x22>
 800b6dc:	1a21      	subs	r1, r4, r0
 800b6de:	4628      	mov	r0, r5
 800b6e0:	f000 f89a 	bl	800b818 <_sbrk_r>
 800b6e4:	3001      	adds	r0, #1
 800b6e6:	d1f2      	bne.n	800b6ce <sbrk_aligned+0x22>
 800b6e8:	e7ef      	b.n	800b6ca <sbrk_aligned+0x1e>
 800b6ea:	bf00      	nop
 800b6ec:	2000641c 	.word	0x2000641c

0800b6f0 <_malloc_r>:
 800b6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6f4:	1ccd      	adds	r5, r1, #3
 800b6f6:	f025 0503 	bic.w	r5, r5, #3
 800b6fa:	3508      	adds	r5, #8
 800b6fc:	2d0c      	cmp	r5, #12
 800b6fe:	bf38      	it	cc
 800b700:	250c      	movcc	r5, #12
 800b702:	2d00      	cmp	r5, #0
 800b704:	4606      	mov	r6, r0
 800b706:	db01      	blt.n	800b70c <_malloc_r+0x1c>
 800b708:	42a9      	cmp	r1, r5
 800b70a:	d904      	bls.n	800b716 <_malloc_r+0x26>
 800b70c:	230c      	movs	r3, #12
 800b70e:	6033      	str	r3, [r6, #0]
 800b710:	2000      	movs	r0, #0
 800b712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b716:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b7ec <_malloc_r+0xfc>
 800b71a:	f000 f869 	bl	800b7f0 <__malloc_lock>
 800b71e:	f8d8 3000 	ldr.w	r3, [r8]
 800b722:	461c      	mov	r4, r3
 800b724:	bb44      	cbnz	r4, 800b778 <_malloc_r+0x88>
 800b726:	4629      	mov	r1, r5
 800b728:	4630      	mov	r0, r6
 800b72a:	f7ff ffbf 	bl	800b6ac <sbrk_aligned>
 800b72e:	1c43      	adds	r3, r0, #1
 800b730:	4604      	mov	r4, r0
 800b732:	d158      	bne.n	800b7e6 <_malloc_r+0xf6>
 800b734:	f8d8 4000 	ldr.w	r4, [r8]
 800b738:	4627      	mov	r7, r4
 800b73a:	2f00      	cmp	r7, #0
 800b73c:	d143      	bne.n	800b7c6 <_malloc_r+0xd6>
 800b73e:	2c00      	cmp	r4, #0
 800b740:	d04b      	beq.n	800b7da <_malloc_r+0xea>
 800b742:	6823      	ldr	r3, [r4, #0]
 800b744:	4639      	mov	r1, r7
 800b746:	4630      	mov	r0, r6
 800b748:	eb04 0903 	add.w	r9, r4, r3
 800b74c:	f000 f864 	bl	800b818 <_sbrk_r>
 800b750:	4581      	cmp	r9, r0
 800b752:	d142      	bne.n	800b7da <_malloc_r+0xea>
 800b754:	6821      	ldr	r1, [r4, #0]
 800b756:	1a6d      	subs	r5, r5, r1
 800b758:	4629      	mov	r1, r5
 800b75a:	4630      	mov	r0, r6
 800b75c:	f7ff ffa6 	bl	800b6ac <sbrk_aligned>
 800b760:	3001      	adds	r0, #1
 800b762:	d03a      	beq.n	800b7da <_malloc_r+0xea>
 800b764:	6823      	ldr	r3, [r4, #0]
 800b766:	442b      	add	r3, r5
 800b768:	6023      	str	r3, [r4, #0]
 800b76a:	f8d8 3000 	ldr.w	r3, [r8]
 800b76e:	685a      	ldr	r2, [r3, #4]
 800b770:	bb62      	cbnz	r2, 800b7cc <_malloc_r+0xdc>
 800b772:	f8c8 7000 	str.w	r7, [r8]
 800b776:	e00f      	b.n	800b798 <_malloc_r+0xa8>
 800b778:	6822      	ldr	r2, [r4, #0]
 800b77a:	1b52      	subs	r2, r2, r5
 800b77c:	d420      	bmi.n	800b7c0 <_malloc_r+0xd0>
 800b77e:	2a0b      	cmp	r2, #11
 800b780:	d917      	bls.n	800b7b2 <_malloc_r+0xc2>
 800b782:	1961      	adds	r1, r4, r5
 800b784:	42a3      	cmp	r3, r4
 800b786:	6025      	str	r5, [r4, #0]
 800b788:	bf18      	it	ne
 800b78a:	6059      	strne	r1, [r3, #4]
 800b78c:	6863      	ldr	r3, [r4, #4]
 800b78e:	bf08      	it	eq
 800b790:	f8c8 1000 	streq.w	r1, [r8]
 800b794:	5162      	str	r2, [r4, r5]
 800b796:	604b      	str	r3, [r1, #4]
 800b798:	4630      	mov	r0, r6
 800b79a:	f000 f82f 	bl	800b7fc <__malloc_unlock>
 800b79e:	f104 000b 	add.w	r0, r4, #11
 800b7a2:	1d23      	adds	r3, r4, #4
 800b7a4:	f020 0007 	bic.w	r0, r0, #7
 800b7a8:	1ac2      	subs	r2, r0, r3
 800b7aa:	bf1c      	itt	ne
 800b7ac:	1a1b      	subne	r3, r3, r0
 800b7ae:	50a3      	strne	r3, [r4, r2]
 800b7b0:	e7af      	b.n	800b712 <_malloc_r+0x22>
 800b7b2:	6862      	ldr	r2, [r4, #4]
 800b7b4:	42a3      	cmp	r3, r4
 800b7b6:	bf0c      	ite	eq
 800b7b8:	f8c8 2000 	streq.w	r2, [r8]
 800b7bc:	605a      	strne	r2, [r3, #4]
 800b7be:	e7eb      	b.n	800b798 <_malloc_r+0xa8>
 800b7c0:	4623      	mov	r3, r4
 800b7c2:	6864      	ldr	r4, [r4, #4]
 800b7c4:	e7ae      	b.n	800b724 <_malloc_r+0x34>
 800b7c6:	463c      	mov	r4, r7
 800b7c8:	687f      	ldr	r7, [r7, #4]
 800b7ca:	e7b6      	b.n	800b73a <_malloc_r+0x4a>
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	42a3      	cmp	r3, r4
 800b7d2:	d1fb      	bne.n	800b7cc <_malloc_r+0xdc>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	6053      	str	r3, [r2, #4]
 800b7d8:	e7de      	b.n	800b798 <_malloc_r+0xa8>
 800b7da:	230c      	movs	r3, #12
 800b7dc:	6033      	str	r3, [r6, #0]
 800b7de:	4630      	mov	r0, r6
 800b7e0:	f000 f80c 	bl	800b7fc <__malloc_unlock>
 800b7e4:	e794      	b.n	800b710 <_malloc_r+0x20>
 800b7e6:	6005      	str	r5, [r0, #0]
 800b7e8:	e7d6      	b.n	800b798 <_malloc_r+0xa8>
 800b7ea:	bf00      	nop
 800b7ec:	20006420 	.word	0x20006420

0800b7f0 <__malloc_lock>:
 800b7f0:	4801      	ldr	r0, [pc, #4]	@ (800b7f8 <__malloc_lock+0x8>)
 800b7f2:	f000 b84b 	b.w	800b88c <__retarget_lock_acquire_recursive>
 800b7f6:	bf00      	nop
 800b7f8:	2000655c 	.word	0x2000655c

0800b7fc <__malloc_unlock>:
 800b7fc:	4801      	ldr	r0, [pc, #4]	@ (800b804 <__malloc_unlock+0x8>)
 800b7fe:	f000 b846 	b.w	800b88e <__retarget_lock_release_recursive>
 800b802:	bf00      	nop
 800b804:	2000655c 	.word	0x2000655c

0800b808 <memset>:
 800b808:	4402      	add	r2, r0
 800b80a:	4603      	mov	r3, r0
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d100      	bne.n	800b812 <memset+0xa>
 800b810:	4770      	bx	lr
 800b812:	f803 1b01 	strb.w	r1, [r3], #1
 800b816:	e7f9      	b.n	800b80c <memset+0x4>

0800b818 <_sbrk_r>:
 800b818:	b538      	push	{r3, r4, r5, lr}
 800b81a:	4d06      	ldr	r5, [pc, #24]	@ (800b834 <_sbrk_r+0x1c>)
 800b81c:	2300      	movs	r3, #0
 800b81e:	4604      	mov	r4, r0
 800b820:	4608      	mov	r0, r1
 800b822:	602b      	str	r3, [r5, #0]
 800b824:	f7f5 fdda 	bl	80013dc <_sbrk>
 800b828:	1c43      	adds	r3, r0, #1
 800b82a:	d102      	bne.n	800b832 <_sbrk_r+0x1a>
 800b82c:	682b      	ldr	r3, [r5, #0]
 800b82e:	b103      	cbz	r3, 800b832 <_sbrk_r+0x1a>
 800b830:	6023      	str	r3, [r4, #0]
 800b832:	bd38      	pop	{r3, r4, r5, pc}
 800b834:	20006560 	.word	0x20006560

0800b838 <__errno>:
 800b838:	4b01      	ldr	r3, [pc, #4]	@ (800b840 <__errno+0x8>)
 800b83a:	6818      	ldr	r0, [r3, #0]
 800b83c:	4770      	bx	lr
 800b83e:	bf00      	nop
 800b840:	20000124 	.word	0x20000124

0800b844 <__libc_init_array>:
 800b844:	b570      	push	{r4, r5, r6, lr}
 800b846:	4d0d      	ldr	r5, [pc, #52]	@ (800b87c <__libc_init_array+0x38>)
 800b848:	4c0d      	ldr	r4, [pc, #52]	@ (800b880 <__libc_init_array+0x3c>)
 800b84a:	1b64      	subs	r4, r4, r5
 800b84c:	10a4      	asrs	r4, r4, #2
 800b84e:	2600      	movs	r6, #0
 800b850:	42a6      	cmp	r6, r4
 800b852:	d109      	bne.n	800b868 <__libc_init_array+0x24>
 800b854:	4d0b      	ldr	r5, [pc, #44]	@ (800b884 <__libc_init_array+0x40>)
 800b856:	4c0c      	ldr	r4, [pc, #48]	@ (800b888 <__libc_init_array+0x44>)
 800b858:	f000 f864 	bl	800b924 <_init>
 800b85c:	1b64      	subs	r4, r4, r5
 800b85e:	10a4      	asrs	r4, r4, #2
 800b860:	2600      	movs	r6, #0
 800b862:	42a6      	cmp	r6, r4
 800b864:	d105      	bne.n	800b872 <__libc_init_array+0x2e>
 800b866:	bd70      	pop	{r4, r5, r6, pc}
 800b868:	f855 3b04 	ldr.w	r3, [r5], #4
 800b86c:	4798      	blx	r3
 800b86e:	3601      	adds	r6, #1
 800b870:	e7ee      	b.n	800b850 <__libc_init_array+0xc>
 800b872:	f855 3b04 	ldr.w	r3, [r5], #4
 800b876:	4798      	blx	r3
 800b878:	3601      	adds	r6, #1
 800b87a:	e7f2      	b.n	800b862 <__libc_init_array+0x1e>
 800b87c:	0800b9a4 	.word	0x0800b9a4
 800b880:	0800b9a4 	.word	0x0800b9a4
 800b884:	0800b9a4 	.word	0x0800b9a4
 800b888:	0800b9a8 	.word	0x0800b9a8

0800b88c <__retarget_lock_acquire_recursive>:
 800b88c:	4770      	bx	lr

0800b88e <__retarget_lock_release_recursive>:
 800b88e:	4770      	bx	lr

0800b890 <_free_r>:
 800b890:	b538      	push	{r3, r4, r5, lr}
 800b892:	4605      	mov	r5, r0
 800b894:	2900      	cmp	r1, #0
 800b896:	d041      	beq.n	800b91c <_free_r+0x8c>
 800b898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b89c:	1f0c      	subs	r4, r1, #4
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	bfb8      	it	lt
 800b8a2:	18e4      	addlt	r4, r4, r3
 800b8a4:	f7ff ffa4 	bl	800b7f0 <__malloc_lock>
 800b8a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b920 <_free_r+0x90>)
 800b8aa:	6813      	ldr	r3, [r2, #0]
 800b8ac:	b933      	cbnz	r3, 800b8bc <_free_r+0x2c>
 800b8ae:	6063      	str	r3, [r4, #4]
 800b8b0:	6014      	str	r4, [r2, #0]
 800b8b2:	4628      	mov	r0, r5
 800b8b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8b8:	f7ff bfa0 	b.w	800b7fc <__malloc_unlock>
 800b8bc:	42a3      	cmp	r3, r4
 800b8be:	d908      	bls.n	800b8d2 <_free_r+0x42>
 800b8c0:	6820      	ldr	r0, [r4, #0]
 800b8c2:	1821      	adds	r1, r4, r0
 800b8c4:	428b      	cmp	r3, r1
 800b8c6:	bf01      	itttt	eq
 800b8c8:	6819      	ldreq	r1, [r3, #0]
 800b8ca:	685b      	ldreq	r3, [r3, #4]
 800b8cc:	1809      	addeq	r1, r1, r0
 800b8ce:	6021      	streq	r1, [r4, #0]
 800b8d0:	e7ed      	b.n	800b8ae <_free_r+0x1e>
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	b10b      	cbz	r3, 800b8dc <_free_r+0x4c>
 800b8d8:	42a3      	cmp	r3, r4
 800b8da:	d9fa      	bls.n	800b8d2 <_free_r+0x42>
 800b8dc:	6811      	ldr	r1, [r2, #0]
 800b8de:	1850      	adds	r0, r2, r1
 800b8e0:	42a0      	cmp	r0, r4
 800b8e2:	d10b      	bne.n	800b8fc <_free_r+0x6c>
 800b8e4:	6820      	ldr	r0, [r4, #0]
 800b8e6:	4401      	add	r1, r0
 800b8e8:	1850      	adds	r0, r2, r1
 800b8ea:	4283      	cmp	r3, r0
 800b8ec:	6011      	str	r1, [r2, #0]
 800b8ee:	d1e0      	bne.n	800b8b2 <_free_r+0x22>
 800b8f0:	6818      	ldr	r0, [r3, #0]
 800b8f2:	685b      	ldr	r3, [r3, #4]
 800b8f4:	6053      	str	r3, [r2, #4]
 800b8f6:	4408      	add	r0, r1
 800b8f8:	6010      	str	r0, [r2, #0]
 800b8fa:	e7da      	b.n	800b8b2 <_free_r+0x22>
 800b8fc:	d902      	bls.n	800b904 <_free_r+0x74>
 800b8fe:	230c      	movs	r3, #12
 800b900:	602b      	str	r3, [r5, #0]
 800b902:	e7d6      	b.n	800b8b2 <_free_r+0x22>
 800b904:	6820      	ldr	r0, [r4, #0]
 800b906:	1821      	adds	r1, r4, r0
 800b908:	428b      	cmp	r3, r1
 800b90a:	bf04      	itt	eq
 800b90c:	6819      	ldreq	r1, [r3, #0]
 800b90e:	685b      	ldreq	r3, [r3, #4]
 800b910:	6063      	str	r3, [r4, #4]
 800b912:	bf04      	itt	eq
 800b914:	1809      	addeq	r1, r1, r0
 800b916:	6021      	streq	r1, [r4, #0]
 800b918:	6054      	str	r4, [r2, #4]
 800b91a:	e7ca      	b.n	800b8b2 <_free_r+0x22>
 800b91c:	bd38      	pop	{r3, r4, r5, pc}
 800b91e:	bf00      	nop
 800b920:	20006420 	.word	0x20006420

0800b924 <_init>:
 800b924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b926:	bf00      	nop
 800b928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b92a:	bc08      	pop	{r3}
 800b92c:	469e      	mov	lr, r3
 800b92e:	4770      	bx	lr

0800b930 <_fini>:
 800b930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b932:	bf00      	nop
 800b934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b936:	bc08      	pop	{r3}
 800b938:	469e      	mov	lr, r3
 800b93a:	4770      	bx	lr
