risc16System.v,verilog,xil_defaultlib,../../../bd/risc16System/sim/risc16System.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_nexys_7seg_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_nexys_7seg_0_0/sim/risc16System_nexys_7seg_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clk_wiz_0_0/risc16System_clk_wiz_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clk_div_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clk_div_0_0/sim/risc16System_clk_div_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_risc16_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_risc16_0_0/sim/risc16System_risc16_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_display_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_display_ctrl_0_0/sim/risc16System_display_ctrl_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_spi_slave_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_spi_slave_0_0/sim/risc16System_spi_slave_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_CPU_Programmer_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_CPU_Programmer_0_0/sim/risc16System_CPU_Programmer_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_mux_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_mux_0_0/sim/risc16System_mux_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clk_div_1_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clk_div_1_0/sim/risc16System_clk_div_1_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clock_bus_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clock_bus_0_0/sim/risc16System_clock_bus_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_vga_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_vga_0_0/sim/risc16System_vga_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clk_wiz_0_1/risc16System_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_clk_wiz_0_1/risc16System_clk_wiz_0_1.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_ram_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_ram_0_0/sim/risc16System_ram_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_MCU_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_MCU_0_0/sim/risc16System_MCU_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_or_gate_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_or_gate_0_0/sim/risc16System_or_gate_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
risc16System_Ctrl_Registers_0_0.v,verilog,xil_defaultlib,../../../bd/risc16System/ip/risc16System_Ctrl_Registers_0_0/sim/risc16System_Ctrl_Registers_0_0.v,incdir="$ref_dir/../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"incdir="../../../../risc16.srcs/sources_1/bd/risc16System/ipshared/85a3"
glbl.v,Verilog,xil_defaultlib,glbl.v
