#ifndef __EXYNOS4412_REG_CLK_H__
#define __EXYNOS4412_REG_CLK_H__

#define EXYNOS4412_CLK_SRC_LEFTBUS					(0x10030000 + 0x4200)
#define EXYNOS4412_CLK_MUX_STAT_LEFTBUS				(0x10030000 + 0x4400)
#define EXYNOS4412_CLK_DIV_LEFTBUS					(0x10030000 + 0x4500)
#define EXYNOS4412_CLK_DIV_STAT_LEFTBUS				(0x10030000 + 0x4600)
#define EXYNOS4412_CLK_GATE_IP_LEFTBUS 				(0x10030000 + 0x4800)
#define EXYNOS4412_CLK_GATE_IP_IMAGE 				(0x10030000 + 0x4930)
#define EXYNOS4412_CLKOUT_CMU_LEFTBUS 				(0x10030000 + 0x4A00)
#define EXYNOS4412_CLKOUT_CMU_LEFTBUS_DIV_STAT		(0x10030000 + 0x4A04)
#define EXYNOS4412_CLK_SRC_RIGHTBUS					(0x10030000 + 0x8200)
#define EXYNOS4412_CLK_MUX_STAT_RIGHTBUS			(0x10030000 + 0x8400)
#define EXYNOS4412_CLK_DIV_RIGHTBUS					(0x10030000 + 0x8500)
#define EXYNOS4412_CLK_DIV_STAT_RIGHTBUS			(0x10030000 + 0x8600)
#define EXYNOS4412_CLK_GATE_IP_RIGHTBUS 			(0x10030000 + 0x8800)
#define EXYNOS4412_CLK_GATE_IP_PERIR 				(0x10030000 + 0x8960)
#define EXYNOS4412_CLKOUT_CMU_RIGHTBUS 				(0x10030000 + 0x8A00)
#define EXYNOS4412_CLKOUT_CMU_RIGHTBUS_DIV_STAT		(0x10030000 + 0x8A04)
#define EXYNOS4412_EPLL_LOCK						(0x10030000 + 0xC010)
#define EXYNOS4412_VPLL_LOCK						(0x10030000 + 0xC020)
#define EXYNOS4412_EPLL_CON0						(0x10030000 + 0xC110)
#define EXYNOS4412_EPLL_CON1						(0x10030000 + 0xC114)
#define EXYNOS4412_EPLL_CON2						(0x10030000 + 0xC118)
#define EXYNOS4412_VPLL_CON0						(0x10030000 + 0xC120)
#define EXYNOS4412_VPLL_CON1						(0x10030000 + 0xC124)
#define EXYNOS4412_VPLL_CON2						(0x10030000 + 0xC128)
#define EXYNOS4412_CLK_SRC_TOP0						(0x10030000 + 0xC210)
#define EXYNOS4412_CLK_SRC_TOP1						(0x10030000 + 0xC214)
#define EXYNOS4412_CLK_SRC_CAM0						(0x10030000 + 0xC220)
#define EXYNOS4412_CLK_SRC_TV						(0x10030000 + 0xC224)
#define EXYNOS4412_CLK_SRC_MFC						(0x10030000 + 0xC228)
#define EXYNOS4412_CLK_SRC_G3D						(0x10030000 + 0xC22C)
#define EXYNOS4412_CLK_SRC_LCD						(0x10030000 + 0xC234)
#define EXYNOS4412_CLK_SRC_ISP						(0x10030000 + 0xC238)
#define EXYNOS4412_CLK_SRC_MAUDIO					(0x10030000 + 0xC23C)
#define EXYNOS4412_CLK_SRC_FSYS						(0x10030000 + 0xC240)
#define EXYNOS4412_CLK_SRC_PERIL0					(0x10030000 + 0xC250)
#define EXYNOS4412_CLK_SRC_PERIL1					(0x10030000 + 0xC254)
#define EXYNOS4412_CLK_SRC_CAM1						(0x10030000 + 0xC258)
#define EXYNOS4412_CLK_SRC_MASK_CAM0				(0x10030000 + 0xC320)
#define EXYNOS4412_CLK_SRC_MASK_TV					(0x10030000 + 0xC324)
#define EXYNOS4412_CLK_SRC_MASK_LCD					(0x10030000 + 0xC334)
#define EXYNOS4412_CLK_SRC_MASK_ISP					(0x10030000 + 0xC338)
#define EXYNOS4412_CLK_SRC_MASK_MAUDIO				(0x10030000 + 0xC33C)
#define EXYNOS4412_CLK_SRC_MASK_FSYS				(0x10030000 + 0xC340)
#define EXYNOS4412_CLK_SRC_MASK_PERIL0				(0x10030000 + 0xC350)
#define EXYNOS4412_CLK_SRC_MASK_PERIL1				(0x10030000 + 0xC354)
#define EXYNOS4412_CLK_SRC_MUX_STAT_TOP0			(0x10030000 + 0xC410)
#define EXYNOS4412_CLK_SRC_MUX_STAT_TOP1			(0x10030000 + 0xC414)
#define EXYNOS4412_CLK_SRC_MUX_STAT_MFC				(0x10030000 + 0xC428)
#define EXYNOS4412_CLK_SRC_MUX_STAT_G3D				(0x10030000 + 0xC42C)
#define EXYNOS4412_CLK_SRC_MUX_STAT_CAM1			(0x10030000 + 0xC458)
#define EXYNOS4412_CLK_DIV_TOP						(0x10030000 + 0xC510)
#define EXYNOS4412_CLK_DIV_CAM0						(0x10030000 + 0xC520)
#define EXYNOS4412_CLK_DIV_TV						(0x10030000 + 0xC524)
#define EXYNOS4412_CLK_DIV_MFC						(0x10030000 + 0xC528)
#define EXYNOS4412_CLK_DIV_G3D						(0x10030000 + 0xC52C)
#define EXYNOS4412_CLK_DIV_LCD						(0x10030000 + 0xC534)
#define EXYNOS4412_CLK_DIV_ISP						(0x10030000 + 0xC538)
#define EXYNOS4412_CLK_DIV_MAUDIO					(0x10030000 + 0xC53C)
#define EXYNOS4412_CLK_DIV_FSYS0					(0x10030000 + 0xC540)
#define EXYNOS4412_CLK_DIV_FSYS1					(0x10030000 + 0xC544)
#define EXYNOS4412_CLK_DIV_FSYS2					(0x10030000 + 0xC548)
#define EXYNOS4412_CLK_DIV_FSYS3					(0x10030000 + 0xC54C)
#define EXYNOS4412_CLK_DIV_PERIL0					(0x10030000 + 0xC550)
#define EXYNOS4412_CLK_DIV_PERIL1					(0x10030000 + 0xC554)
#define EXYNOS4412_CLK_DIV_PERIL2					(0x10030000 + 0xC558)
#define EXYNOS4412_CLK_DIV_PERIL3					(0x10030000 + 0xC55C)
#define EXYNOS4412_CLK_DIV_PERIL4					(0x10030000 + 0xC560)
#define EXYNOS4412_CLK_DIV_PERIL5					(0x10030000 + 0xC564)
#define EXYNOS4412_CLK_DIV_CAM1						(0x10030000 + 0xC568)
#define EXYNOS4412_CLKDIV2_RATIO					(0x10030000 + 0xC580)
#define EXYNOS4412_CLK_DIV_STAT_TOP					(0x10030000 + 0xC610)
#define EXYNOS4412_CLK_DIV_STAT_CAM0				(0x10030000 + 0xC620)
#define EXYNOS4412_CLK_DIV_STAT_TV					(0x10030000 + 0xC624)
#define EXYNOS4412_CLK_DIV_STAT_MFC					(0x10030000 + 0xC628)
#define EXYNOS4412_CLK_DIV_STAT_G3D					(0x10030000 + 0xC62C)
#define EXYNOS4412_CLK_DIV_STAT_LCD					(0x10030000 + 0xC634)
#define EXYNOS4412_CLK_DIV_STAT_ISP					(0x10030000 + 0xC638)
#define EXYNOS4412_CLK_DIV_STAT_MAUDIO				(0x10030000 + 0xC63C)
#define EXYNOS4412_CLK_DIV_STAT_FSYS0				(0x10030000 + 0xC640)
#define EXYNOS4412_CLK_DIV_STAT_FSYS1				(0x10030000 + 0xC644)
#define EXYNOS4412_CLK_DIV_STAT_FSYS2				(0x10030000 + 0xC648)
#define EXYNOS4412_CLK_DIV_STAT_FSYS3				(0x10030000 + 0xC64C)
#define EXYNOS4412_CLK_DIV_STAT_PERIL0				(0x10030000 + 0xC650)
#define EXYNOS4412_CLK_DIV_STAT_PERIL1				(0x10030000 + 0xC654)
#define EXYNOS4412_CLK_DIV_STAT_PERIL2				(0x10030000 + 0xC658)
#define EXYNOS4412_CLK_DIV_STAT_PERIL3				(0x10030000 + 0xC65C)
#define EXYNOS4412_CLK_DIV_STAT_PERIL4				(0x10030000 + 0xC660)
#define EXYNOS4412_CLK_DIV_STAT_PERIL5				(0x10030000 + 0xC664)
#define EXYNOS4412_CLK_DIV_STAT_CAM1				(0x10030000 + 0xC668)
#define EXYNOS4412_CLKDIV2_STAT						(0x10030000 + 0xC680)
#define EXYNOS4412_CLK_GATE_BUS_FSYS1				(0x10030000 + 0xC744)
#define EXYNOS4412_CLK_GATE_IP_CAM					(0x10030000 + 0xC920)
#define EXYNOS4412_CLK_GATE_IP_TV					(0x10030000 + 0xC924)
#define EXYNOS4412_CLK_GATE_IP_MFC					(0x10030000 + 0xC928)
#define EXYNOS4412_CLK_GATE_IP_G3D					(0x10030000 + 0xC92C)
#define EXYNOS4412_CLK_GATE_IP_LCD					(0x10030000 + 0xC934)
#define EXYNOS4412_CLK_GATE_IP_ISP					(0x10030000 + 0xC938)
#define EXYNOS4412_CLK_GATE_IP_FSYS					(0x10030000 + 0xC940)
#define EXYNOS4412_CLK_GATE_IP_GPS					(0x10030000 + 0xC94C)
#define EXYNOS4412_CLK_GATE_IP_PERIL				(0x10030000 + 0xC950)
#define EXYNOS4412_CLK_GATE_IP_BLOCK				(0x10030000 + 0xC970)
#define EXYNOS4412_CLKOUT_CMU_TOP					(0x10030000 + 0xCA00)
#define EXYNOS4412_CLKOUT_CMU_TOP_DIV_STAT			(0x10030000 + 0xCA04)

#define EXYNOS4412_MPLL_LOCK						(0x10040000 + 0x0008)
#define EXYNOS4412_MPLL_CON0						(0x10040000 + 0x0108)
#define EXYNOS4412_MPLL_CON1						(0x10040000 + 0x010C)
#define EXYNOS4412_CLK_SRC_DMC						(0x10040000 + 0x0200)
#define EXYNOS4412_CLK_SRC_MASK_DMC					(0x10040000 + 0x0300)
#define EXYNOS4412_CLK_SRC_MUX_STAT_DMC				(0x10040000 + 0x0400)
#define EXYNOS4412_CLK_DIV_DMC0						(0x10040000 + 0x0500)
#define EXYNOS4412_CLK_DIV_DMC1						(0x10040000 + 0x0504)
#define EXYNOS4412_CLK_DIV_STAT_DMC0				(0x10040000 + 0x0600)
#define EXYNOS4412_CLK_DIV_STAT_DMC1				(0x10040000 + 0x0604)
#define EXYNOS4412_CLK_DIV_BUS_DMC0					(0x10040000 + 0x0700)
#define EXYNOS4412_CLK_DIV_BUS_DMC1					(0x10040000 + 0x0704)
#define EXYNOS4412_CLK_DIV_IP_DMC0					(0x10040000 + 0x0900)
#define EXYNOS4412_CLK_DIV_IP_DMC1					(0x10040000 + 0x0904)
#define EXYNOS4412_CLKOUT_CMU_DMC					(0x10040000 + 0x0A00)
#define EXYNOS4412_CLKOUT_CMU_DMC_DIV_STAT			(0x10040000 + 0x0A04)
#define EXYNOS4412_DCGIDX_MAP0						(0x10040000 + 0x1000)
#define EXYNOS4412_DCGIDX_MAP1						(0x10040000 + 0x1004)
#define EXYNOS4412_DCGIDX_MAP2						(0x10040000 + 0x1008)
#define EXYNOS4412_DCGPERF_MAP0						(0x10040000 + 0x1020)
#define EXYNOS4412_DCGPERF_MAP1						(0x10040000 + 0x1024)
#define EXYNOS4412_DVCIDX_MAP						(0x10040000 + 0x1040)
#define EXYNOS4412_FREQ_CPU							(0x10040000 + 0x1060)
#define EXYNOS4412_FREQ_DPM							(0x10040000 + 0x1064)
#define EXYNOS4412_DVSEMCLK_EN						(0x10040000 + 0x1080)
#define EXYNOS4412_MAXPERF							(0x10040000 + 0x1084)
#define EXYNOS4412_DMC_PAUSE_CTRL					(0x10040000 + 0x1094)
#define EXYNOS4412_DDRPHY_LOCK_CTRL					(0x10040000 + 0x1098)
#define EXYNOS4412_C2C_STATE						(0x10040000 + 0x109C)
#define EXYNOS4412_APLL_LOCK						(0x10040000 + 0x4000)
#define EXYNOS4412_APLL_CON0						(0x10040000 + 0x4100)
#define EXYNOS4412_APLL_CON1						(0x10040000 + 0x4104)
#define EXYNOS4412_CLK_SRC_CPU						(0x10040000 + 0x4200)
#define EXYNOS4412_CLK_SRC_MUX_STAT_CPU				(0x10040000 + 0x4400)
#define EXYNOS4412_CLK_DIV_CPU0						(0x10040000 + 0x4500)
#define EXYNOS4412_CLK_DIV_CPU1						(0x10040000 + 0x4504)
#define EXYNOS4412_CLK_DIV_STAT_CPU0				(0x10040000 + 0x4600)
#define EXYNOS4412_CLK_DIV_STAT_CPU1				(0x10040000 + 0x4604)
#define EXYNOS4412_CLK_GATE_IP_CPU					(0x10040000 + 0x4900)
#define EXYNOS4412_CLKOUT_CMU_CPU					(0x10040000 + 0x4A00)
#define EXYNOS4412_CLKOUT_CMU_CPU_DIV_STAT			(0x10040000 + 0x4A04)
#define EXYNOS4412_ARMCLK_STOPCTRL					(0x10040000 + 0x5000)
#define EXYNOS4412_ATCLK_STOPCTRL					(0x10040000 + 0x5004)
#define EXYNOS4412_PWR_CTRL							(0x10040000 + 0x5020)
#define EXYNOS4412_PWR_CTRL2						(0x10040000 + 0x5024)
#define EXYNOS4412_L2_STATUS						(0x10040000 + 0x5400)
#define EXYNOS4412_CPU_STATUS						(0x10040000 + 0x5410)
#define EXYNOS4412_PTM_STATUS						(0x10040000 + 0x5420)
#define EXYNOS4412_CLK_DIV_ISP0						(0x10040000 + 0x8300)
#define EXYNOS4412_CLK_DIV_ISP1						(0x10040000 + 0x8304)
#define EXYNOS4412_CLK_DIV_STAT_ISP0				(0x10040000 + 0x8400)
#define EXYNOS4412_CLK_DIV_STAT_ISP1				(0x10040000 + 0x8404)
#define EXYNOS4412_CLK_GATE_IP_ISP0					(0x10040000 + 0x8800)
#define EXYNOS4412_CLK_GATE_IP_ISP1					(0x10040000 + 0x8804)
#define EXYNOS4412_CLKOUT_CMU_ISP					(0x10040000 + 0x8A00)
#define EXYNOS4412_CLKOUT_CMU_ISP_DIV_STAT			(0x10040000 + 0x8A04)
#define EXYNOS4412_CMU_ISP_SPARE0					(0x10040000 + 0x8B00)
#define EXYNOS4412_CMU_ISP_SPARE1					(0x10040000 + 0x8B04)
#define EXYNOS4412_CMU_ISP_SPARE2					(0x10040000 + 0x8B08)
#define EXYNOS4412_CMU_ISP_SPARE3					(0x10040000 + 0x8B0C)

#endif /* __EXYNOS4412_REG_CLK_H__ */
