#computer_hardware #computer_architecture 

A [[Cache|cache]] block of memory that has been modified in cache but not in [[Memory|memory]], and has had itâ€™s dirty bit set. On a miss the block has to be written to memory before it can be evicted and replaced.