C:/Users/jditz/Desktop/Quartus/MIPS/Memory_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/jditz/Desktop/Quartus/MIPS/Memory_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Memory_tb
-- Compiling architecture test of Memory_tb

} {} {}} C:/Users/jditz/Desktop/Quartus/MIPS/Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/jditz/Desktop/Quartus/MIPS/Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Reg
-- Compiling architecture bhv of Reg

} {} {}} C:/Users/jditz/Desktop/Quartus/MIPS/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/jditz/Desktop/Quartus/MIPS/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU
-- Compiling architecture bhv of ALU

} {} {}} C:/Users/jditz/Desktop/Quartus/MIPS/ALU_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/jditz/Desktop/Quartus/MIPS/ALU_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU_tb
-- Compiling architecture tb of ALU_tb

} {} {}} C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/jditz/Desktop/Quartus/MIPS/RAM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity RAM
-- Compiling architecture SYN of ram

} {} {}} C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/jditz/Desktop/Quartus/MIPS/Memory.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Memory
-- Compiling architecture bhv of Memory

} {} {}}
