<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->

<instructionsection id="PRFM_reg" title="PRFM (register) -- A64" type="instruction">
  <docvars>
    <docvar key="instr-class" value="general" />
    <docvar key="isa" value="A64" />
    <docvar key="mnemonic" value="PRFM" />
    <docvar key="offset-type" value="off-reg" />
  </docvars>
  <heading>PRFM (register)</heading>
  <desc>
    <brief>
      <para>Prefetch Memory (register)</para>
    </brief>
    <authored>
      <para>Prefetch Memory (register) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.</para>
      <para>The effect of a <instruction>PRFM</instruction> instruction is <arm-defined-word>implementation defined</arm-defined-word>. For more information, see <xref linkend="CEGGGIDE">Prefetch memory</xref>.</para>
      <para>For information about memory accesses, see <xref linkend="CHDIIIBB">Load/Store addressing modes</xref>.</para>
    </authored>
  </desc>
  <alias_list howmany="0"></alias_list>
  <classes>
    <iclass name="Integer" oneof="1" id="iclass_general" no_encodings="1" isa="A64">
      <docvars>
        <docvar key="instr-class" value="general" />
        <docvar key="isa" value="A64" />
        <docvar key="mnemonic" value="PRFM" />
        <docvar key="offset-type" value="off-reg" />
      </docvars>
      <iclassintro count="1"></iclassintro>
      <regdiagram form="32" psname="aarch64/instrs/memory/single/general/register/PRFM_P_ldst_regoff" tworows="1">
        <box hibit="31" width="2" name="size" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="29" width="3" settings="3">
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="26" name="V" settings="1">
          <c>0</c>
        </box>
        <box hibit="25" width="2" settings="2">
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="23" width="2" name="opc" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="21" settings="1">
          <c>1</c>
        </box>
        <box hibit="20" width="5" name="Rm" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="15" width="3" name="option" usename="1" settings="1" psbits="xxx">
          <c>x</c>
          <c>1</c>
          <c>x</c>
        </box>
        <box hibit="12" name="S" usename="1">
          <c></c>
        </box>
        <box hibit="11" width="2" settings="2">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1">
          <c colspan="5"></c>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1" settings="2" constraint="!= 11xxx" psbits="xxxxx">
          <c colspan="5">!= 11xxx</c>
        </box>
      </regdiagram>
      <encoding name="PRFM_P_ldst_regoff" oneofinclass="1" oneof="1" label="">
        <docvars>
          <docvar key="instr-class" value="general" />
          <docvar key="isa" value="A64" />
          <docvar key="mnemonic" value="PRFM" />
          <docvar key="offset-type" value="off-reg" />
        </docvars>
        <asmtemplate><text>PRFM  (</text><a link="sa_prfop" hover="Prefetch operation, defined as {syntax{&lt;type&gt;&lt;target&gt;&lt;policy&gt;}} (field &quot;Rt&lt;4:3&gt;&quot;)">&lt;prfop&gt;</a><text>|#</text><a link="sa_imm5" hover="Prefetch operation encoding as an immediate [0-31] (field &quot;Rt&quot;)">&lt;imm5&gt;</a><text>), [</text><a link="sa_xn_sp" hover="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP&gt;</a><text>, (</text><a link="sa_wm" hover="When {field{option&lt;0&gt;}} is set to {binarynumber{0}} (field &quot;Rm&quot;)">&lt;Wm&gt;</a><text>|</text><a link="sa_xm" hover="When {field{option&lt;0&gt;}} is set to {binarynumber{1}} (field &quot;Rm&quot;)">&lt;Xm&gt;</a><text>)</text><text>{</text><text>, </text><a link="sa_extend" hover="Index extend/shift specifier, default LSL, and which must be omitted for LSL option when &lt;amount&gt; is omitted (field &quot;option&quot;) [LSL,SXTW,SXTX,UXTW]">&lt;extend&gt;</a><text> </text><text>{</text><a link="sa_amount" hover="Index shift amount, optional when &lt;extend&gt; is not LSL (field &quot;S&quot;) [#0,#3]">&lt;amount&gt;</a><text>}</text><text>}</text><text>]</text></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="aarch64/instrs/memory/single/general/register/PRFM_P_ldst_regoff" mylink="aarch64.instrs.memory.single.general.register.PRFM_P_ldst_regoff" enclabels="" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if option&lt;1&gt; == '0' then UNDEFINED;    // sub-word index
<a link="ExtendType" file="shared_pseudocode.xml" hover="enumeration ExtendType  {ExtendType_SXTB, ExtendType_SXTH, ExtendType_SXTW, ExtendType_SXTX, ExtendType_UXTB, ExtendType_UXTH, ExtendType_UXTW, ExtendType_UXTX}">ExtendType</a> extend_type = <a link="impl-aarch64.DecodeRegExtend.1" file="shared_pseudocode.xml" hover="function: ExtendType DecodeRegExtend(bits(3) op)">DecodeRegExtend</a>(option);
integer shift = if S == '1' then 3 else 0;</pstext>
        </ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_prfop">&lt;prfop&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the prefetch operation, defined as <syntax>&lt;type&gt;&lt;target&gt;&lt;policy&gt;</syntax>.</para>
          <para><syntax>&lt;type&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>PLD</param><content>Prefetch for load, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b00</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>PLI</param><content>Preload instructions, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b01</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>PST</param><content>Prefetch for store, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b10</binarynumber>.</content>
            </listitem>
          </list>
          <para><syntax>&lt;target&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>L1</param><content>Level 1 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b00</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>L2</param><content>Level 2 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b01</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>L3</param><content>Level 3 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b10</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>SLC</param><content>When FEAT_PRFMSLC is implemented, system level cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b11</binarynumber>.</content>
            </listitem>
          </list>
          <para><syntax>&lt;policy&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>KEEP</param><content>Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt&lt;0&gt;" field as <binarynumber>0</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>STRM</param><content>Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt&lt;0&gt;" field as <binarynumber>1</binarynumber>.</content>
            </listitem>
          </list>
          <para>For more information on these prefetch operations, see <xref linkend="CEGGGIDE">Prefetch memory</xref>.</para>
          <para>For other encodings of the "Rt" field, use <syntax>&lt;imm5&gt;</syntax>.</para>
        </intro>
      </account>
      <arch_variants>
        <arch_variant name="ARMv8.9" />
      </arch_variants>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_imm5">&lt;imm5&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field.</para>
          <para>This syntax is only for encodings that are not accessible using <syntax>&lt;prfop&gt;</syntax>.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_xn_sp">&lt;Xn|SP&gt;</symbol>
      <account encodedin="Rn">
        <intro>
          <para>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_wm">&lt;Wm&gt;</symbol>
      <account encodedin="Rm">
        <intro>
          <para>When <field>option&lt;0&gt;</field> is set to <binarynumber>0</binarynumber>, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_xm">&lt;Xm&gt;</symbol>
      <account encodedin="Rm">
        <intro>
          <para>When <field>option&lt;0&gt;</field> is set to <binarynumber>1</binarynumber>, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_extend">&lt;extend&gt;</symbol>
      <definition encodedin="option">
        <intro>Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted. </intro>
        <table class="valuetable">
          <tgroup cols="2">
            <thead>
              <row>
                <entry class="bitfield">option</entry>
                <entry class="symbol">&lt;extend&gt;</entry>
              </row>
            </thead>
            <tbody>
              <row>
                <entry class="bitfield">010</entry>
                <entry class="symbol">UXTW</entry>
              </row>
              <row>
                <entry class="bitfield">011</entry>
                <entry class="symbol">LSL</entry>
              </row>
              <row>
                <entry class="bitfield">110</entry>
                <entry class="symbol">SXTW</entry>
              </row>
              <row>
                <entry class="bitfield">111</entry>
                <entry class="symbol">SXTX</entry>
              </row>
            </tbody>
          </tgroup>
        </table>
      </definition>
    </explanation>
    <explanation enclist="PRFM_P_ldst_regoff" symboldefcount="1">
      <symbol link="sa_amount">&lt;amount&gt;</symbol>
      <definition encodedin="S">
        <intro>Is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is </intro>
        <table class="valuetable">
          <tgroup cols="2">
            <thead>
              <row>
                <entry class="bitfield">S</entry>
                <entry class="symbol">&lt;amount&gt;</entry>
              </row>
            </thead>
            <tbody>
              <row>
                <entry class="bitfield">0</entry>
                <entry class="symbol">#0</entry>
              </row>
              <row>
                <entry class="bitfield">1</entry>
                <entry class="symbol">#3</entry>
              </row>
            </tbody>
          </tgroup>
        </table>
      </definition>
    </explanation>
  </explanations>
  <ps_section howmany="1">
    <ps name="aarch64/instrs/memory/single/general/register/PRFM_P_ldst_regoff" mylink="postdecode" enclabels="" sections="1" secttype="Shared Decode">
      <pstext mayhavelinks="1" section="Postdecode" rep_section="postdecode">integer n = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer m = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rm);</pstext>
    </ps>
  </ps_section>
  <ps_section howmany="1">
    <ps name="aarch64/instrs/memory/single/general/register/PRFM_P_ldst_regoff" mylink="execute" enclabels="" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">bits(64) offset = <a link="impl-aarch64.ExtendReg.4" file="shared_pseudocode.xml" hover="function: bits(N) ExtendReg(integer reg, ExtendType exttype, integer shift, integer N)">ExtendReg</a>(m, extend_type, shift, 64);
bits(64) address;

if n == 31 then
    address = <a link="impl-aarch64.SP.read.0" file="shared_pseudocode.xml" hover="accessor: bits(64) SP[]">SP</a>[];
else
    address = <a link="impl-aarch64.X.read.2" file="shared_pseudocode.xml" hover="accessor: bits(width) X[integer n, integer width]">X</a>[n, 64];

address = address + offset;

<a link="impl-aarch64.Prefetch.2" file="shared_pseudocode.xml" hover="function: Prefetch(bits(64) address, bits(5) prfop)">Prefetch</a>(address, t&lt;4:0&gt;);</pstext>
    </ps>
  </ps_section>
</instructionsection>
