// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/29/2022 23:41:42"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP_System (
	AUD_DACDAT,
	AUD_DACLR,
	AUD_BCLK,
	clock_50,
	KEY0,
	SW,
	AUD_XCK,
	I2C_SDA,
	I2C_SCL,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
output 	AUD_DACDAT;
input 	AUD_DACLR;
input 	AUD_BCLK;
input 	clock_50;
input 	KEY0;
input 	[9:0] SW;
output 	AUD_XCK;
inout 	I2C_SDA;
inout 	I2C_SCL;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// AUD_DACDAT	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// I2C_SDA	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// I2C_SCL	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_BCLK	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACLR	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY0	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|blockselect ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|clk0bad ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock_50~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire ;
wire \KEY0~input_o ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ;
wire \I2C_SCL~input_o ;
wire \inst12|inst|count~1_combout ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ;
wire \inst12|inst|stretch~0_combout ;
wire \inst12|inst|stretch~q ;
wire \inst12|inst|count~0_combout ;
wire \inst12|inst|data_clk~0_combout ;
wire \inst12|inst|data_clk~q ;
wire \inst12|inst|bit_cnt[0]~1_combout ;
wire \inst12|inst|bit_cnt[0]~feeder_combout ;
wire \inst12|inst|state.command~q ;
wire \inst12|inst|WideOr12~0_combout ;
wire \inst12|inst|Selector27~0_combout ;
wire \inst12|inst|bit_cnt[0]~DUPLICATE_q ;
wire \inst12|inst|Add1~0_combout ;
wire \inst12|inst|bit_cnt[2]~feeder_combout ;
wire \inst12|inst|Selector21~0_combout ;
wire \inst12|inst|state.command~DUPLICATE_q ;
wire \inst12|inst|state~15_combout ;
wire \inst12|inst|state.slv_ack1~q ;
wire \inst12|inst|bit_cnt[2]~DUPLICATE_q ;
wire \inst12|inst|Selector22~0_combout ;
wire \inst12|inst|state~14_combout ;
wire \inst12|inst|state.slv_ack2~q ;
wire \inst12|inst|state.slv_ack2~DUPLICATE_q ;
wire \I2C_SDA~input_o ;
wire \inst12|inst|Selector29~0_combout ;
wire \inst12|inst|ack_error~q ;
wire \inst12|inst|Selector22~1_combout ;
wire \inst12|inst|state.wr~q ;
wire \inst12|inst|Selector24~0_combout ;
wire \inst12|inst|state.stop~q ;
wire \inst12|inst|Selector18~0_combout ;
wire \inst12|inst|state.ready~q ;
wire \inst12|inst|Selector0~1_combout ;
wire \inst12|inst|Selector0~0_combout ;
wire \inst12|inst|busy~q ;
wire \inst12|inst3|prev_busy~0_combout ;
wire \inst12|inst3|prev_busy~q ;
wire \inst12|inst3|state.delay~q ;
wire \inst12|inst3|Add1~1_combout ;
wire \inst12|inst3|cmd_num[1]~1_combout ;
wire \inst12|inst3|Add1~2_combout ;
wire \inst12|inst3|cmd_num[2]~3_combout ;
wire \inst12|inst3|Add1~0_combout ;
wire \inst12|inst3|cmd_num[3]~0_combout ;
wire \inst12|inst3|Selector0~0_combout ;
wire \inst12|inst3|cmd_num[0]~2_combout ;
wire \inst12|inst3|Selector8~0_combout ;
wire \inst12|inst3|Selector2~0_combout ;
wire \inst12|inst3|state.Tx2~q ;
wire \inst12|inst3|state.Tx1~0_combout ;
wire \inst12|inst3|state.Tx1~q ;
wire \inst12|inst3|Selector1~0_combout ;
wire \inst12|inst3|Selector1~1_combout ;
wire \inst12|inst3|state.idle~q ;
wire \inst12|inst3|Selector16~0_combout ;
wire \inst12|inst3|comm_en~q ;
wire \inst12|inst|Selector19~0_combout ;
wire \inst12|inst|state.start~q ;
wire \inst12|inst3|Selector15~0_combout ;
wire \inst12|inst3|tx_byte[7]~1_combout ;
wire \inst12|inst|data_tx[7]~0_combout ;
wire \inst12|inst3|Selector10~0_combout ;
wire \inst12|inst3|tx_byte[6]~0_combout ;
wire \inst12|inst3|Selector11~0_combout ;
wire \inst12|inst3|Selector15~1_combout ;
wire \inst12|inst3|Selector14~0_combout ;
wire \inst12|inst3|Selector12~0_combout ;
wire \inst12|inst3|Selector13~0_combout ;
wire \inst12|inst|Mux2~4_combout ;
wire \inst12|inst3|Selector9~0_combout ;
wire \inst12|inst|Mux2~0_combout ;
wire \inst12|inst|Selector25~1_combout ;
wire \inst12|inst|Selector25~0_combout ;
wire \inst12|inst|Mux3~4_combout ;
wire \inst12|inst|Mux3~0_combout ;
wire \inst12|inst|Mux4~4_combout ;
wire \inst12|inst|Mux4~0_combout ;
wire \inst12|inst|Selector25~2_combout ;
wire \inst12|inst|Selector25~3_combout ;
wire \inst12|inst|Selector25~4_combout ;
wire \inst12|inst|sda_int~q ;
wire \inst12|inst|Selector30~0_combout ;
wire \inst12|inst|scl_clk~1_combout ;
wire \inst12|inst|scl_clk~en_q ;
wire \inst12|inst|Selector17~1_combout ;
wire \inst12|inst|Selector17~0_combout ;
wire \inst12|inst|scl_req~q ;
wire \inst12|inst|scl_ena~feeder_combout ;
wire \inst12|inst|scl_ena~q ;
wire \inst12|inst|scl~1_combout ;
wire \AUD_BCLK~input_o ;
wire \AUD_BCLK~inputCLKENA0_outclk ;
wire \AUD_DACLR~input_o ;
wire \AUD_DACLR~inputCLKENA0_outclk ;
wire \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ;
wire \inst|state.init~feeder_combout ;
wire \inst|state.init~q ;
wire \inst|state.decode~q ;
wire \inst|state.ex_istore2~q ;
wire \inst|WideNor0~combout ;
wire \inst5|Add4~45_sumout ;
wire \inst5|Add4~66 ;
wire \inst5|Add4~69_sumout ;
wire \inst5|count_10Hz[15]~DUPLICATE_q ;
wire \inst5|Add4~70 ;
wire \inst5|Add4~5_sumout ;
wire \inst5|Add4~6 ;
wire \inst5|Add4~73_sumout ;
wire \inst5|Add4~74 ;
wire \inst5|Add4~77_sumout ;
wire \inst5|LessThan4~4_combout ;
wire \inst5|LessThan4~1_combout ;
wire \inst5|LessThan4~0_combout ;
wire \inst5|LessThan4~2_combout ;
wire \inst5|Add4~78 ;
wire \inst5|Add4~1_sumout ;
wire \inst5|LessThan4~5_combout ;
wire \inst5|count_10Hz[0]~DUPLICATE_q ;
wire \inst5|Add4~46 ;
wire \inst5|Add4~41_sumout ;
wire \inst5|Add4~42 ;
wire \inst5|Add4~25_sumout ;
wire \inst5|Add4~26 ;
wire \inst5|Add4~29_sumout ;
wire \inst5|Add4~30 ;
wire \inst5|Add4~33_sumout ;
wire \inst5|Add4~34 ;
wire \inst5|Add4~37_sumout ;
wire \inst5|Add4~38 ;
wire \inst5|Add4~21_sumout ;
wire \inst5|Add4~22 ;
wire \inst5|Add4~53_sumout ;
wire \inst5|Add4~54 ;
wire \inst5|Add4~57_sumout ;
wire \inst5|Add4~58 ;
wire \inst5|Add4~49_sumout ;
wire \inst5|Add4~50 ;
wire \inst5|Add4~61_sumout ;
wire \inst5|Add4~62 ;
wire \inst5|Add4~13_sumout ;
wire \inst5|count_10Hz[11]~DUPLICATE_q ;
wire \inst5|Add4~14 ;
wire \inst5|Add4~17_sumout ;
wire \inst5|Add4~18 ;
wire \inst5|Add4~9_sumout ;
wire \inst5|Add4~10 ;
wire \inst5|Add4~65_sumout ;
wire \inst5|LessThan4~3_combout ;
wire \inst5|clock_10Hz_int~0_combout ;
wire \inst5|clock_10Hz_int~q ;
wire \inst5|clock_10Hz~q ;
wire \SW[2]~input_o ;
wire \inst|IR[1]~0_combout ;
wire \inst|state.fetch~DUPLICATE_q ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|PC_stack[9][2]~feeder_combout ;
wire \inst|PC_stack[9][2]~q ;
wire \inst|PC_stack[8][2]~feeder_combout ;
wire \inst|PC_stack[0][0]~0_combout ;
wire \inst|PC_stack[8][2]~q ;
wire \inst|PC_stack[7][2]~feeder_combout ;
wire \inst|PC_stack[7][2]~q ;
wire \inst|PC_stack[6][2]~feeder_combout ;
wire \inst|PC_stack[6][2]~q ;
wire \inst|PC_stack[5][2]~feeder_combout ;
wire \inst|PC_stack[5][2]~q ;
wire \inst|PC_stack[4][2]~feeder_combout ;
wire \inst|PC_stack[4][2]~q ;
wire \inst|PC_stack[3][2]~feeder_combout ;
wire \inst|PC_stack[3][2]~q ;
wire \inst|PC_stack[2][2]~feeder_combout ;
wire \inst|PC_stack[2][2]~q ;
wire \inst|PC_stack[1][2]~feeder_combout ;
wire \inst|PC_stack[1][2]~q ;
wire \inst|PC_stack[0][2]~feeder_combout ;
wire \inst|PC_stack[0][2]~q ;
wire \inst|Selector10~0_combout ;
wire \inst|Add0~2 ;
wire \inst|Add0~5_sumout ;
wire \inst|PC_stack[9][1]~q ;
wire \inst|PC_stack[8][1]~feeder_combout ;
wire \inst|PC_stack[8][1]~q ;
wire \inst|PC_stack[7][1]~feeder_combout ;
wire \inst|PC_stack[7][1]~q ;
wire \inst|PC_stack[6][1]~feeder_combout ;
wire \inst|PC_stack[6][1]~q ;
wire \inst|PC_stack[5][1]~feeder_combout ;
wire \inst|PC_stack[5][1]~q ;
wire \inst|PC_stack[4][1]~feeder_combout ;
wire \inst|PC_stack[4][1]~q ;
wire \inst|PC_stack[3][1]~feeder_combout ;
wire \inst|PC_stack[3][1]~q ;
wire \inst|PC_stack[2][1]~feeder_combout ;
wire \inst|PC_stack[2][1]~q ;
wire \inst|PC_stack[1][1]~feeder_combout ;
wire \inst|PC_stack[0][1]~DUPLICATE_q ;
wire \inst|PC_stack[1][1]~q ;
wire \inst|PC_stack[0][1]~feeder_combout ;
wire \inst|PC_stack[0][1]~q ;
wire \inst|Selector10~1_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~25_sumout ;
wire \inst|Selector5~0_combout ;
wire \inst|PC_stack[9][6]~q ;
wire \inst|PC_stack[8][6]~feeder_combout ;
wire \inst|PC_stack[8][6]~q ;
wire \inst|PC_stack[7][6]~feeder_combout ;
wire \inst|PC_stack[7][6]~q ;
wire \inst|PC_stack[6][6]~feeder_combout ;
wire \inst|PC_stack[6][6]~q ;
wire \inst|PC_stack[5][6]~feeder_combout ;
wire \inst|PC_stack[5][6]~q ;
wire \inst|PC_stack[4][6]~feeder_combout ;
wire \inst|PC_stack[4][6]~q ;
wire \inst|PC_stack[3][6]~feeder_combout ;
wire \inst|PC_stack[3][6]~q ;
wire \inst|PC_stack[2][6]~feeder_combout ;
wire \inst|PC_stack[2][6]~q ;
wire \inst|PC_stack[1][6]~feeder_combout ;
wire \inst|PC_stack[1][6]~q ;
wire \inst|PC_stack[0][6]~feeder_combout ;
wire \inst|PC_stack[0][6]~q ;
wire \inst|Selector5~1_combout ;
wire \inst|next_mem_addr[6]~6_combout ;
wire \inst|state.ex_iload~DUPLICATE_q ;
wire \inst|Selector3~0_combout ;
wire \inst|PC_stack[8][7]~DUPLICATE_q ;
wire \inst|PC_stack[9][7]~q ;
wire \inst|PC_stack[8][7]~feeder_combout ;
wire \inst|PC_stack[8][7]~q ;
wire \inst|PC_stack[7][7]~feeder_combout ;
wire \inst|PC_stack[7][7]~q ;
wire \inst|PC_stack[6][7]~feeder_combout ;
wire \inst|PC_stack[6][7]~q ;
wire \inst|PC_stack[5][7]~feeder_combout ;
wire \inst|PC_stack[5][7]~q ;
wire \inst|PC_stack[4][7]~feeder_combout ;
wire \inst|PC_stack[4][7]~q ;
wire \inst|PC_stack[3][7]~feeder_combout ;
wire \inst|PC_stack[3][7]~q ;
wire \inst|PC_stack[2][7]~feeder_combout ;
wire \inst|PC_stack[2][7]~q ;
wire \inst|PC_stack[1][7]~feeder_combout ;
wire \inst|PC_stack[1][7]~q ;
wire \inst|PC_stack[0][7]~feeder_combout ;
wire \inst|PC_stack[0][7]~q ;
wire \inst|Add0~26 ;
wire \inst|Add0~29_sumout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|Add0~30 ;
wire \inst|Add0~33_sumout ;
wire \inst|PC_stack[9][8]~q ;
wire \inst|PC_stack[8][8]~feeder_combout ;
wire \inst|PC_stack[8][8]~q ;
wire \inst|PC_stack[7][8]~feeder_combout ;
wire \inst|PC_stack[7][8]~q ;
wire \inst|PC_stack[6][8]~feeder_combout ;
wire \inst|PC_stack[6][8]~q ;
wire \inst|PC_stack[5][8]~feeder_combout ;
wire \inst|PC_stack[5][8]~q ;
wire \inst|PC_stack[4][8]~feeder_combout ;
wire \inst|PC_stack[4][8]~q ;
wire \inst|PC_stack[3][8]~feeder_combout ;
wire \inst|PC_stack[3][8]~q ;
wire \inst|PC_stack[2][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~DUPLICATE_q ;
wire \inst|PC_stack[1][8]~DUPLICATE_q ;
wire \inst|PC_stack[2][8]~q ;
wire \inst|PC_stack[1][8]~feeder_combout ;
wire \inst|PC_stack[1][8]~q ;
wire \inst|PC_stack[0][8]~feeder_combout ;
wire \inst|PC_stack[0][8]~q ;
wire \inst|Selector3~1_combout ;
wire \inst|next_mem_addr[8]~8_combout ;
wire \inst|state~36_combout ;
wire \inst|state.ex_addi~q ;
wire \inst|state~37_combout ;
wire \inst|state~38_combout ;
wire \inst|state.ex_add~q ;
wire \inst|state~33_combout ;
wire \inst|state~35_combout ;
wire \inst|state.ex_sub~q ;
wire \inst|Add1~72_combout ;
wire \inst|Add1~71_combout ;
wire \inst|Add1~70_combout ;
wire \inst|Add1~69_combout ;
wire \inst|Add1~64_combout ;
wire \inst|Add1~67_cout ;
wire \inst|Add1~2 ;
wire \inst|Add1~6 ;
wire \inst|Add1~10 ;
wire \inst|Add1~14 ;
wire \inst|Add1~17_sumout ;
wire \inst|state~44_combout ;
wire \inst|state.ex_in~DUPLICATE_q ;
wire \inst|state.ex_in2~DUPLICATE_q ;
wire \inst4|COUNT[0]~DUPLICATE_q ;
wire \inst4|COUNT[0]~0_combout ;
wire \inst4|Add0~2 ;
wire \inst4|Add0~5_sumout ;
wire \inst4|Add0~6 ;
wire \inst4|Add0~9_sumout ;
wire \inst4|Add0~10 ;
wire \inst4|Add0~13_sumout ;
wire \inst4|Add0~14 ;
wire \inst4|Add0~17_sumout ;
wire \inst4|Add0~18 ;
wire \inst4|Add0~21_sumout ;
wire \inst4|COUNT[6]~DUPLICATE_q ;
wire \inst4|Add0~22 ;
wire \inst4|Add0~25_sumout ;
wire \inst4|COUNT[7]~DUPLICATE_q ;
wire \inst4|Add0~26 ;
wire \inst4|Add0~29_sumout ;
wire \inst4|Add0~30 ;
wire \inst4|Add0~33_sumout ;
wire \inst4|COUNT[9]~DUPLICATE_q ;
wire \inst4|Add0~34 ;
wire \inst4|Add0~37_sumout ;
wire \inst4|Add0~38 ;
wire \inst4|Add0~41_sumout ;
wire \inst4|Add0~42 ;
wire \inst4|Add0~45_sumout ;
wire \inst4|Add0~46 ;
wire \inst4|Add0~49_sumout ;
wire \inst4|Add0~50 ;
wire \inst4|Add0~53_sumout ;
wire \inst4|Add0~54 ;
wire \inst4|Add0~57_sumout ;
wire \inst|state~40_combout ;
wire \inst|state.ex_and~q ;
wire \inst|state~42_combout ;
wire \inst|state.ex_or~q ;
wire \inst|Selector12~5_combout ;
wire \inst|state~39_combout ;
wire \inst|state.ex_xor~q ;
wire \inst|state~43_combout ;
wire \inst|state.ex_loadi~q ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector12~6_combout ;
wire \inst|Selector12~7_combout ;
wire \inst|WideOr3~0_combout ;
wire \inst|Selector12~1_combout ;
wire \inst|state~34_combout ;
wire \inst|state.ex_shift~q ;
wire \inst|Selector17~2_combout ;
wire \inst|Selector17~3_combout ;
wire \inst|Selector17~4_combout ;
wire \inst|Add1~78_combout ;
wire \inst|Add1~77_combout ;
wire \inst|Add1~76_combout ;
wire \inst|state.ex_loadi~DUPLICATE_q ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|Selector27~0_combout ;
wire \inst|Selector20~3_combout ;
wire \inst|Add1~75_combout ;
wire \inst|Add1~74_combout ;
wire \inst|shifter|auto_generated|sbit_w[23]~15_combout ;
wire \inst|shifter|auto_generated|sbit_w[19]~20_combout ;
wire \inst|Add1~73_combout ;
wire \inst|Add1~18 ;
wire \inst|Add1~21_sumout ;
wire \inst|shifter|auto_generated|sbit_w[32]~11_combout ;
wire \inst|shifter|auto_generated|sbit_w[20]~7_combout ;
wire \inst|shifter|auto_generated|sbit_w[18]~8_combout ;
wire \inst|shifter|auto_generated|sbit_w[22]~2_combout ;
wire \inst|shifter|auto_generated|sbit_w[36]~9_combout ;
wire \inst|Selector15~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[17]~23_combout ;
wire \inst|shifter|auto_generated|sbit_w[35]~34_combout ;
wire \inst|Selector16~2_combout ;
wire \inst|Selector16~3_combout ;
wire \inst|Selector16~4_combout ;
wire \inst|Selector16~5_combout ;
wire \inst|Add1~79_combout ;
wire \inst|Add1~42 ;
wire \inst|Add1~45_sumout ;
wire \inst|shifter|auto_generated|sbit_w[59]~29_combout ;
wire \inst|Selector13~2_combout ;
wire \inst|Selector13~3_combout ;
wire \inst|Selector13~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[34]~28_combout ;
wire \inst|shifter|auto_generated|sbit_w[34]~36_combout ;
wire \inst|shifter|auto_generated|sbit_w[38]~27_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Add1~82_combout ;
wire \inst|Add1~81_combout ;
wire \inst|Add1~80_combout ;
wire \inst|Add1~46 ;
wire \inst|Add1~50 ;
wire \inst|Add1~54 ;
wire \inst|Add1~57_sumout ;
wire \inst|Selector13~1_combout ;
wire \inst|Selector13~5_combout ;
wire \inst|WideOr3~2_combout ;
wire \inst|AC[11]~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[43]~30_combout ;
wire \inst|shifter|auto_generated|sbit_w[43]~31_combout ;
wire \inst|shifter|auto_generated|sbit_w[43]~32_combout ;
wire \inst|shifter|auto_generated|sbit_w[59]~33_combout ;
wire \inst|Selector16~1_combout ;
wire \inst|Selector16~6_combout ;
wire \inst|shifter|auto_generated|sbit_w[26]~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[40]~3_combout ;
wire \inst|shifter|auto_generated|sbit_w[28]~4_combout ;
wire \inst|shifter|auto_generated|sbit_w[44]~6_combout ;
wire \inst|Selector27~2_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|Add1~49_sumout ;
wire \inst|Selector15~2_combout ;
wire \inst|Selector15~3_combout ;
wire \inst|Selector15~4_combout ;
wire \inst|Selector15~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[27]~14_combout ;
wire \inst|shifter|auto_generated|sbit_w[41]~16_combout ;
wire \inst|shifter|auto_generated|sbit_w[53]~35_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[29]~17_combout ;
wire \inst|shifter|auto_generated|sbit_w[45]~18_combout ;
wire \inst|Selector22~1_combout ;
wire \SW[5]~input_o ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector22~3_combout ;
wire \IO_DATA[5]~21_combout ;
wire \inst|Selector12~0_combout ;
wire \inst3|TIMER_EN~0_combout ;
wire \IO_DATA[5]~22_combout ;
wire \inst|Selector22~4_combout ;
wire \inst|Selector22~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[21]~19_combout ;
wire \inst|shifter|auto_generated|sbit_w[37]~21_combout ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector14~1_combout ;
wire \inst|Add1~53_sumout ;
wire \inst|Selector14~2_combout ;
wire \inst|Selector14~3_combout ;
wire \inst|Selector14~4_combout ;
wire \inst|Selector14~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[30]~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[46]~26_combout ;
wire \inst|Selector21~1_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|Selector21~4_combout ;
wire \inst|Add1~22 ;
wire \inst|Add1~25_sumout ;
wire \inst|Selector21~2_combout ;
wire \SW[6]~input_o ;
wire \inst|Selector21~0_combout ;
wire \inst|Selector21~5_combout ;
wire \inst|Add1~26 ;
wire \inst|Add1~29_sumout ;
wire \inst|shifter|auto_generated|sbit_w[55]~38_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~39_combout ;
wire \inst|Selector20~0_combout ;
wire \SW[7]~input_o ;
wire \IO_DATA[7]~7_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Add1~30 ;
wire \inst|Add1~34 ;
wire \inst|Add1~38 ;
wire \inst|Add1~41_sumout ;
wire \inst|Selector25~2_combout ;
wire \inst|Selector17~1_combout ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector17~5_combout ;
wire \inst|shifter|auto_generated|sbit_w[25]~13_combout ;
wire \inst|shifter|auto_generated|sbit_w[55]~37_combout ;
wire \inst|Selector12~2_combout ;
wire \inst|Selector12~3_combout ;
wire \inst|Selector12~4_combout ;
wire \inst|Add1~83_combout ;
wire \inst|Add1~58 ;
wire \inst|Add1~61_sumout ;
wire \inst|Selector12~8_combout ;
wire \inst|Selector23~1_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|Selector23~2_combout ;
wire \SW[4]~input_o ;
wire \inst|Selector23~0_combout ;
wire \inst|Selector23~5_combout ;
wire \inst|PC_stack[9][10]~q ;
wire \inst|PC_stack[8][10]~feeder_combout ;
wire \inst|PC_stack[8][10]~q ;
wire \inst|PC_stack[7][10]~feeder_combout ;
wire \inst|PC_stack[7][10]~q ;
wire \inst|PC_stack[6][10]~feeder_combout ;
wire \inst|PC_stack[6][10]~q ;
wire \inst|PC_stack[5][10]~feeder_combout ;
wire \inst|PC_stack[5][10]~q ;
wire \inst|PC_stack[4][10]~feeder_combout ;
wire \inst|PC_stack[4][10]~q ;
wire \inst|PC_stack[3][10]~feeder_combout ;
wire \inst|PC_stack[3][10]~q ;
wire \inst|PC_stack[2][10]~feeder_combout ;
wire \inst|PC_stack[2][10]~q ;
wire \inst|PC_stack[1][10]~feeder_combout ;
wire \inst|PC_stack[1][10]~q ;
wire \inst|PC_stack[0][10]~feeder_combout ;
wire \inst|PC_stack[0][10]~q ;
wire \inst|Selector2~0_combout ;
wire \inst|Add0~34 ;
wire \inst|Add0~37_sumout ;
wire \inst|PC_stack[9][9]~q ;
wire \inst|PC_stack[8][9]~feeder_combout ;
wire \inst|PC_stack[8][9]~q ;
wire \inst|PC_stack[7][9]~feeder_combout ;
wire \inst|PC_stack[7][9]~q ;
wire \inst|PC_stack[6][9]~feeder_combout ;
wire \inst|PC_stack[6][9]~q ;
wire \inst|PC_stack[5][9]~feeder_combout ;
wire \inst|PC_stack[5][9]~q ;
wire \inst|PC_stack[4][9]~feeder_combout ;
wire \inst|PC_stack[4][9]~q ;
wire \inst|PC_stack[3][9]~feeder_combout ;
wire \inst|PC_stack[3][9]~q ;
wire \inst|PC_stack[2][9]~feeder_combout ;
wire \inst|PC_stack[2][9]~q ;
wire \inst|PC_stack[1][9]~feeder_combout ;
wire \inst|PC_stack[1][9]~q ;
wire \inst|PC_stack[0][9]~feeder_combout ;
wire \inst|PC_stack[0][9]~q ;
wire \inst|Selector2~1_combout ;
wire \inst|Add0~38 ;
wire \inst|Add0~41_sumout ;
wire \inst|Selector1~0_combout ;
wire \inst|Selector1~1_combout ;
wire \inst|next_mem_addr[10]~10_combout ;
wire \inst|next_mem_addr[9]~9_combout ;
wire \inst|next_mem_addr[7]~7_combout ;
wire \inst|Selector30~1_combout ;
wire \inst|Selector30~2_combout ;
wire \inst|state.ex_load~q ;
wire \inst|WideOr3~1_combout ;
wire \inst|Selector18~3_combout ;
wire \inst|Selector18~4_combout ;
wire \inst|Selector18~1_combout ;
wire \inst|shifter|auto_generated|sbit_w[49]~24_combout ;
wire \inst|shifter|auto_generated|sbit_w[49]~22_combout ;
wire \inst|Selector18~2_combout ;
wire \inst|Add1~37_sumout ;
wire \SW[9]~input_o ;
wire \inst|state.ex_in2~q ;
wire \inst|Selector18~0_combout ;
wire \inst|Selector18~5_combout ;
wire \inst|Equal0~2_combout ;
wire \inst|Equal0~1_combout ;
wire \inst|Equal0~0_combout ;
wire \inst|state~51_combout ;
wire \inst|state.ex_jpos~q ;
wire \inst|PC[2]~1_combout ;
wire \inst|state~50_combout ;
wire \inst|state.ex_jzero~q ;
wire \inst|state~49_combout ;
wire \inst|state.ex_jneg~q ;
wire \inst|state~53_combout ;
wire \inst|state.ex_jump~q ;
wire \inst|WideOr2~0_combout ;
wire \inst|WideOr2~1_combout ;
wire \inst|PC[2]~0_combout ;
wire \inst|PC[0]~2_combout ;
wire \inst|Add0~6 ;
wire \inst|Add0~9_sumout ;
wire \inst|Selector9~1_combout ;
wire \inst|Add0~10 ;
wire \inst|Add0~13_sumout ;
wire \inst|PC_stack[9][3]~q ;
wire \inst|PC_stack[8][3]~feeder_combout ;
wire \inst|PC_stack[8][3]~q ;
wire \inst|PC_stack[7][3]~feeder_combout ;
wire \inst|PC_stack[7][3]~q ;
wire \inst|PC_stack[6][3]~feeder_combout ;
wire \inst|PC_stack[6][3]~q ;
wire \inst|PC_stack[5][3]~feeder_combout ;
wire \inst|PC_stack[5][3]~q ;
wire \inst|PC_stack[4][3]~feeder_combout ;
wire \inst|PC_stack[4][3]~q ;
wire \inst|PC_stack[3][3]~feeder_combout ;
wire \inst|PC_stack[3][3]~q ;
wire \inst|PC_stack[2][3]~feeder_combout ;
wire \inst|PC_stack[1][3]~q ;
wire \inst|PC_stack[2][3]~q ;
wire \inst|PC_stack[1][3]~feeder_combout ;
wire \inst|PC_stack[1][3]~DUPLICATE_q ;
wire \inst|PC_stack[0][3]~feeder_combout ;
wire \inst|PC_stack[0][3]~q ;
wire \inst|Selector8~1_combout ;
wire \inst|Add0~14 ;
wire \inst|Add0~18 ;
wire \inst|Add0~21_sumout ;
wire \inst|PC_stack[9][5]~q ;
wire \inst|PC_stack[8][5]~feeder_combout ;
wire \inst|PC_stack[8][5]~q ;
wire \inst|PC_stack[7][5]~feeder_combout ;
wire \inst|PC_stack[7][5]~q ;
wire \inst|PC_stack[6][5]~feeder_combout ;
wire \inst|PC_stack[6][5]~q ;
wire \inst|PC_stack[5][5]~feeder_combout ;
wire \inst|PC_stack[4][5]~DUPLICATE_q ;
wire \inst|PC_stack[5][5]~q ;
wire \inst|PC_stack[4][5]~feeder_combout ;
wire \inst|PC_stack[4][5]~q ;
wire \inst|PC_stack[3][5]~feeder_combout ;
wire \inst|PC_stack[3][5]~q ;
wire \inst|PC_stack[2][5]~feeder_combout ;
wire \inst|PC_stack[2][5]~q ;
wire \inst|PC_stack[1][5]~feeder_combout ;
wire \inst|PC_stack[1][5]~q ;
wire \inst|PC_stack[0][5]~feeder_combout ;
wire \inst|PC_stack[0][5]~q ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|next_mem_addr[5]~5_combout ;
wire \inst|state~52_combout ;
wire \inst|state.ex_call~q ;
wire \inst|PC_stack[9][0]~1_combout ;
wire \inst|PC_stack[9][4]~q ;
wire \inst|PC_stack[8][4]~feeder_combout ;
wire \inst|PC_stack[8][4]~q ;
wire \inst|PC_stack[7][4]~feeder_combout ;
wire \inst|PC_stack[7][4]~q ;
wire \inst|PC_stack[6][4]~feeder_combout ;
wire \inst|PC_stack[6][4]~q ;
wire \inst|PC_stack[5][4]~feeder_combout ;
wire \inst|PC_stack[5][4]~q ;
wire \inst|PC_stack[4][4]~feeder_combout ;
wire \inst|PC_stack[4][4]~q ;
wire \inst|PC_stack[3][4]~feeder_combout ;
wire \inst|PC_stack[3][4]~q ;
wire \inst|PC_stack[2][4]~feeder_combout ;
wire \inst|PC_stack[2][4]~q ;
wire \inst|PC_stack[1][4]~feeder_combout ;
wire \inst|PC_stack[1][4]~q ;
wire \inst|PC_stack[0][4]~feeder_combout ;
wire \inst|PC_stack[0][4]~q ;
wire \inst|Add0~17_sumout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|next_mem_addr[4]~4_combout ;
wire \inst|next_mem_addr[3]~3_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|Selector19~4_combout ;
wire \inst|Selector19~5_combout ;
wire \inst|Add1~33_sumout ;
wire \inst|shifter|auto_generated|sbit_w[48]~10_combout ;
wire \inst|shifter|auto_generated|sbit_w[48]~12_combout ;
wire \inst|Selector19~3_combout ;
wire \SW[8]~input_o ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~6_combout ;
wire \inst|shifter|auto_generated|sbit_w[24]~0_combout ;
wire \inst|shifter|auto_generated|sbit_w[42]~25_combout ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~3_combout ;
wire \inst|Selector25~4_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Add1~9_sumout ;
wire \inst|Selector25~5_combout ;
wire \IO_DATA[2]~19_combout ;
wire \inst|Selector25~6_combout ;
wire \inst|next_mem_addr[2]~2_combout ;
wire \inst|state.ex_in~q ;
wire \inst|state~32_combout ;
wire \inst|state.ex_out~q ;
wire \inst|state.ex_out2~q ;
wire \inst|Selector29~0_combout ;
wire \inst|Selector29~1_combout ;
wire \inst|IO_CYCLE~q ;
wire \inst3|SWITCH_EN~0_combout ;
wire \inst4|process_0~0_combout ;
wire \inst4|COUNT[1]~DUPLICATE_q ;
wire \inst4|Add0~1_sumout ;
wire \IO_DATA[1]~18_combout ;
wire \inst|Add1~5_sumout ;
wire \inst|Selector26~1_combout ;
wire \inst|Selector26~2_combout ;
wire \inst|Selector26~3_combout ;
wire \inst|Selector26~0_combout ;
wire \SW[1]~input_o ;
wire \inst|Selector26~4_combout ;
wire \inst|next_mem_addr[1]~1_combout ;
wire \inst|Selector30~0_combout ;
wire \inst|state~48_combout ;
wire \inst|state.ex_return~q ;
wire \inst|PC_stack[8][0]~q ;
wire \inst|PC_stack[9][0]~q ;
wire \inst|PC_stack[8][0]~feeder_combout ;
wire \inst|PC_stack[8][0]~DUPLICATE_q ;
wire \inst|PC_stack[7][0]~feeder_combout ;
wire \inst|PC_stack[7][0]~q ;
wire \inst|PC_stack[6][0]~feeder_combout ;
wire \inst|PC_stack[6][0]~q ;
wire \inst|PC_stack[5][0]~feeder_combout ;
wire \inst|PC_stack[5][0]~q ;
wire \inst|PC_stack[4][0]~feeder_combout ;
wire \inst|PC_stack[4][0]~q ;
wire \inst|PC_stack[3][0]~feeder_combout ;
wire \inst|PC_stack[3][0]~q ;
wire \inst|PC_stack[2][0]~feeder_combout ;
wire \inst|PC_stack[2][0]~q ;
wire \inst|PC_stack[1][0]~feeder_combout ;
wire \inst|PC_stack[1][0]~q ;
wire \inst|PC_stack[0][0]~feeder_combout ;
wire \inst|PC_stack[0][0]~q ;
wire \inst|Add0~1_sumout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector11~1_combout ;
wire \inst|next_mem_addr[0]~0_combout ;
wire \inst3|BEEP_EN~0_combout ;
wire \inst3|SWITCH_EN~combout ;
wire \SW[3]~input_o ;
wire \inst|Selector24~0_combout ;
wire \inst|Selector24~1_combout ;
wire \inst|Selector24~2_combout ;
wire \inst|Add1~13_sumout ;
wire \inst|Selector24~3_combout ;
wire \inst|Selector24~4_combout ;
wire \IO_DATA[3]~20_combout ;
wire \inst|Selector24~5_combout ;
wire \inst3|TIMER_EN~combout ;
wire \IO_DATA[0]~17_combout ;
wire \SW[0]~input_o ;
wire \inst|Selector27~1_combout ;
wire \inst|Add1~1_sumout ;
wire \inst|Selector27~3_combout ;
wire \inst|Selector27~4_combout ;
wire \inst|Selector27~5_combout ;
wire \inst|Selector27~6_combout ;
wire \inst|state~47_combout ;
wire \inst|state.ex_istore~q ;
wire \inst|state~46_combout ;
wire \inst|state.ex_store~q ;
wire \inst|state.ex_store2~q ;
wire \inst|Selector0~0_combout ;
wire \inst|MW~q ;
wire \inst|state~41_combout ;
wire \inst|state~45_combout ;
wire \inst|state.ex_iload~q ;
wire \inst|WideOr7~0_combout ;
wire \inst|WideOr7~combout ;
wire \inst|state.fetch~q ;
wire \inst|state.decode~DUPLICATE_q ;
wire \inst|Selector28~0_combout ;
wire \inst|IO_WRITE_int~q ;
wire \IO_DATA[0]~16_combout ;
wire \IO_DATA[6]~23_combout ;
wire \inst3|BEEP_EN~combout ;
wire \inst6|tuning_word[2]~14_combout ;
wire \IO_DATA[2]~2_combout ;
wire \inst6|tuning_word[12]~0_combout ;
wire \IO_DATA[1]~1_combout ;
wire \IO_DATA[4]~4_combout ;
wire \IO_DATA[0]~0_combout ;
wire \IO_DATA[3]~3_combout ;
wire \inst6|tuning_word[12]~1_combout ;
wire \inst6|tuning_word[11]~9_combout ;
wire \inst6|tuning_word[10]~10_combout ;
wire \IO_DATA[5]~5_combout ;
wire \inst6|Mux10~0_combout ;
wire \inst6|tuning_word[9]~11_combout ;
wire \inst6|Mux9~0_combout ;
wire \inst6|tuning_word[8]~12_combout ;
wire \inst6|Mux8~0_combout ;
wire \inst6|tuning_word[7]~13_combout ;
wire \inst6|Mux7~0_combout ;
wire \inst6|tuning_word[6]~2_combout ;
wire \inst6|Mux6~0_combout ;
wire \inst6|tuning_word[5]~4_combout ;
wire \inst6|Mux5~0_combout ;
wire \inst6|tuning_word[4]~5_combout ;
wire \inst6|Mux4~0_combout ;
wire \inst6|tuning_word[3]~6_combout ;
wire \inst6|Mux3~0_combout ;
wire \inst6|tuning_word[2]~7_combout ;
wire \inst6|Mux1~0_combout ;
wire \inst6|tuning_word[1]~8_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|tuning_word[0]~3_combout ;
wire \inst6|Add0~13_sumout ;
wire \inst6|Equal0~0_combout ;
wire \inst6|Equal0~1_combout ;
wire \inst6|Equal0~2_combout ;
wire \inst6|Add0~14 ;
wire \inst6|Add0~17_sumout ;
wire \inst6|Add0~18 ;
wire \inst6|Add0~21_sumout ;
wire \inst6|Add0~22 ;
wire \inst6|Add0~25_sumout ;
wire \inst6|Add0~26 ;
wire \inst6|Add0~29_sumout ;
wire \inst6|Add0~30 ;
wire \inst6|Add0~33_sumout ;
wire \inst6|Add0~34 ;
wire \inst6|Add0~37_sumout ;
wire \inst6|Add0~38 ;
wire \inst6|Add0~41_sumout ;
wire \inst6|Add0~42 ;
wire \inst6|Add0~45_sumout ;
wire \inst6|Add0~46 ;
wire \inst6|Add0~49_sumout ;
wire \inst6|Add0~50 ;
wire \inst6|Add0~53_sumout ;
wire \inst6|Add0~54 ;
wire \inst6|Add0~57_sumout ;
wire \inst6|Add0~58 ;
wire \inst6|Add0~61_sumout ;
wire \inst6|Add0~62 ;
wire \inst6|Add0~5_sumout ;
wire \inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst6|Add0~6 ;
wire \inst6|Add0~9_sumout ;
wire \inst6|Add0~10 ;
wire \inst6|Add0~1_sumout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a39~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a55~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a47~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[31]~feeder_combout ;
wire \inst35|serialize|dffs[30]~feeder_combout ;
wire \inst35|serialize|dffs[29]~feeder_combout ;
wire \inst35|serialize|dffs[28]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a54~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a46~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a38~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[27]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[26]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a4~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a12~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a28~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a20~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[25]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a43~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a51~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a35~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a11~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a3~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a27~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[24]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[23]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a41~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a49~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a33~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a1~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a9~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a25~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[22]~feeder_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a40~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a48~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a56~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ;
wire \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ;
wire \inst35|serialize|dffs[21]~feeder_combout ;
wire \inst35|serialize|dffs[15]~feeder_combout ;
wire \inst35|serialize|dffs[14]~feeder_combout ;
wire \inst35|serialize|dffs[13]~feeder_combout ;
wire \inst35|serialize|dffs[12]~feeder_combout ;
wire \inst35|serialize|dffs[11]~feeder_combout ;
wire \inst35|serialize|dffs[10]~feeder_combout ;
wire \inst35|serialize|dffs[9]~feeder_combout ;
wire \inst35|serialize|dffs[8]~feeder_combout ;
wire \inst35|serialize|dffs[7]~feeder_combout ;
wire \inst35|serialize|dffs[6]~feeder_combout ;
wire \inst35|serialize|dffs[5]~feeder_combout ;
wire \inst35|serialize|dffs[0]~0_combout ;
wire \inst35|serialize|_~8_combout ;
wire \inst35|serialize|_~7_combout ;
wire \inst35|serialize|_~6_combout ;
wire \inst35|serialize|_~5_combout ;
wire \inst35|serialize|_~4_combout ;
wire \inst35|serialize|_~3_combout ;
wire \inst35|serialize|_~2_combout ;
wire \inst35|serialize|_~1_combout ;
wire \inst35|serialize|_~0_combout ;
wire \inst9|inst8~0_combout ;
wire \inst9|inst7~combout ;
wire \inst9|inst1|Mux0~0_combout ;
wire \inst9|inst1|Mux1~0_combout ;
wire \inst9|inst1|Mux2~0_combout ;
wire \inst9|inst1|Mux3~0_combout ;
wire \inst9|inst1|Mux4~0_combout ;
wire \inst9|inst1|Mux5~0_combout ;
wire \inst9|inst1|Mux6~0_combout ;
wire \IO_DATA[6]~6_combout ;
wire \inst9|inst2|Mux0~0_combout ;
wire \inst9|inst2|Mux1~0_combout ;
wire \inst9|inst2|Mux2~0_combout ;
wire \inst9|inst2|Mux3~0_combout ;
wire \inst9|inst2|Mux4~0_combout ;
wire \inst9|inst2|Mux5~0_combout ;
wire \inst9|inst2|Mux6~0_combout ;
wire \IO_DATA[9]~9_combout ;
wire \IO_DATA[8]~8_combout ;
wire \IO_DATA[10]~10_combout ;
wire \IO_DATA[11]~11_combout ;
wire \inst9|inst3|Mux0~0_combout ;
wire \inst9|inst3|Mux1~0_combout ;
wire \inst9|inst3|Mux2~0_combout ;
wire \inst9|inst3|Mux3~0_combout ;
wire \inst9|inst3|Mux4~0_combout ;
wire \inst9|inst3|Mux5~0_combout ;
wire \inst9|inst3|Mux6~0_combout ;
wire \IO_DATA[12]~12_combout ;
wire \IO_DATA[14]~14_combout ;
wire \IO_DATA[15]~15_combout ;
wire \IO_DATA[13]~13_combout ;
wire \inst9|inst4|Mux0~0_combout ;
wire \inst9|inst4|Mux1~0_combout ;
wire \inst9|inst4|Mux2~0_combout ;
wire \inst9|inst4|Mux3~0_combout ;
wire \inst9|inst4|Mux4~0_combout ;
wire \inst9|inst4|Mux5~0_combout ;
wire \inst9|inst4|Mux6~0_combout ;
wire \inst9|inst8~combout ;
wire \inst9|inst5|Mux0~0_combout ;
wire \inst9|inst5|Mux1~0_combout ;
wire \inst9|inst5|Mux2~0_combout ;
wire \inst9|inst5|Mux3~0_combout ;
wire \inst9|inst5|Mux4~0_combout ;
wire \inst9|inst5|Mux5~0_combout ;
wire \inst9|inst5|Mux6~0_combout ;
wire \inst9|inst6|Mux0~0_combout ;
wire \inst9|inst6|Mux1~0_combout ;
wire \inst9|inst6|Mux2~0_combout ;
wire \inst9|inst6|Mux3~0_combout ;
wire \inst9|inst6|Mux4~0_combout ;
wire \inst9|inst6|Mux5~0_combout ;
wire \inst9|inst6|Mux6~0_combout ;
wire [15:0] \inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \inst7|B_DI ;
wire [2:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk ;
wire [7:0] \inst12|inst|data_tx ;
wire [3:0] \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w ;
wire [31:0] \inst35|serialize|dffs ;
wire [2:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire ;
wire [1:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire ;
wire [19:0] \inst5|count_10Hz ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus ;
wire [15:0] \inst4|IO_COUNT ;
wire [15:0] \inst6|phase_register ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph ;
wire [8:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften ;
wire [10:0] \inst|PC ;
wire [3:0] \inst9|inst1|latched_hex ;
wire [3:0] \inst9|inst2|latched_hex ;
wire [3:0] \inst9|inst3|latched_hex ;
wire [3:0] \inst9|inst4|latched_hex ;
wire [3:0] \inst9|inst5|latched_hex ;
wire [2:0] \inst12|inst|count ;
wire [3:0] \inst9|inst6|latched_hex ;
wire [2:0] \inst6|SOUND_LUT|auto_generated|address_reg_a ;
wire [15:0] \inst|AC ;
wire [15:0] \inst|IR ;
wire [15:0] \inst4|COUNT ;
wire [2:0] \inst12|inst|bit_cnt ;
wire [7:0] \inst12|inst3|tx_byte ;
wire [3:0] \inst12|inst3|cmd_num ;
wire [12:0] \inst6|tuning_word ;

wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus ;
wire [7:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus ;
wire [8:0] \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst6|SOUND_LUT|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \inst6|SOUND_LUT|auto_generated|ram_block1a39~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a47~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a55~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [0] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [1] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [2] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [3] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [4] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [5] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [6] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [7] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [0] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [0];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [1] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [1];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [2] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [2];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [3] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [3];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [4] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [4];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [5] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [6] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [6];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [7] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus [7];

assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften [5] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus [5];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften [7] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus [7];
assign \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften [8] = \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus [8];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a38~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a46~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a54~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a20~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a28~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a4~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a12~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a35~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a43~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a51~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a27~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a3~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a11~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a33~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a41~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a49~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a25~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a1~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a9~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a40~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a48~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a56~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout  = \inst6|SOUND_LUT|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\inst35|serialize|dffs [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \AUD_XCK~output (
	.i(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\inst9|inst1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(\inst9|inst1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\inst9|inst1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(\inst9|inst1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(\inst9|inst1|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(\inst9|inst1|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(\inst9|inst1|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\inst9|inst2|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(\inst9|inst2|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(\inst9|inst2|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(\inst9|inst2|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(\inst9|inst2|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(\inst9|inst2|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(\inst9|inst2|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\inst9|inst3|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(\inst9|inst3|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(\inst9|inst3|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(\inst9|inst3|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(\inst9|inst3|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(\inst9|inst3|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(\inst9|inst3|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\inst9|inst4|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(\inst9|inst4|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\inst9|inst4|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\inst9|inst4|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\inst9|inst4|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(\inst9|inst4|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(\inst9|inst4|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\inst9|inst5|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(\inst9|inst5|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\inst9|inst5|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\inst9|inst5|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\inst9|inst5|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(\inst9|inst5|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(\inst9|inst5|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\inst9|inst6|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(\inst9|inst6|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(\inst9|inst6|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\inst9|inst6|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\inst9|inst6|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\inst9|inst6|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\inst9|inst6|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \I2C_SDA~output (
	.i(\inst12|inst|Selector30~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDA),
	.obar());
// synopsys translate_off
defparam \I2C_SDA~output .bus_hold = "false";
defparam \I2C_SDA~output .open_drain_output = "true";
defparam \I2C_SDA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \I2C_SCL~output (
	.i(\inst12|inst|scl~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCL),
	.obar());
// synopsys translate_off
defparam \I2C_SCL~output .bus_hold = "false";
defparam \I2C_SCL~output .open_drain_output = "true";
defparam \I2C_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|clk0bad ),
	.clk1bad(),
	.clkout(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire ),
	.extswitchbuf(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire ),
	.pllclksel());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_clkin_1_src = "clk_0";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll (
	.coreclkfb(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire [0]),
	.ecnc1test(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_extswitchbuf_wire ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\KEY0~input_o ),
	.pfden(vcc),
	.refclkin(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|refclk_select_clkout_wire ),
	.shift(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ),
	.shiftdonein(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ),
	.shiften(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire ),
	.up(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ),
	.zdb(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen ),
	.fbclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk ),
	.mhi(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_MHI_bus ),
	.vcoph(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_VCOPH_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .dsm_accumulator_reset_value = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .forcelock = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .mimic_fbclk_type = "none";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .nreset_invert = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .output_clock_frequency = "300.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_atb = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_bwctrl = 4000;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_cmp_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_cp_comp = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_cp_current = 10;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_ctrl_override_setting = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_dsm_dither = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_dsm_out_sel = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_dsm_reset = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_ecn_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_ecn_test_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_enable = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_fbclk_mux_1 = "glb";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_fbclk_mux_2 = "m_cnt";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_fractional_carry_out = 32;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_fractional_division = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_fractional_division_string = "1";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_fractional_value_ready = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_lf_testen = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_lock_fltr_cfg = 25;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_lock_fltr_test = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_hi_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_lo_div = 6;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_m_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_n_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_n_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_n_cnt_hi_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_n_cnt_lo_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_ref_buf_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_reg_boost = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_regulator_bypass = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_ripplecap_ctrl = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_slf_rst = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_tclk_mux_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_tclk_sel = "n_src";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_test_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_testdn_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_testup_enable = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_unlock_fltr_cfg = 2;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_div = 2;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph0_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph1_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph2_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph3_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph4_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph5_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph6_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vco_ph7_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .pll_vctrl_test_voltage = 750;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .reference_clock_frequency = "50.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vccd0g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vccd0g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vccd1g_atb = "disable";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vccd1g_output = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vccm1g_tap = 2;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vccr_pd = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .vcodiv_override = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(vcc),
	.phaseen(gnd),
	.read(gnd),
	.rstn(vcc),
	.scanen(gnd),
	.sershiftload(vcc),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [7],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [6],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [5],
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [4],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [3],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [2],
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [1],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll_mhi_bus [0]}),
	.blockselect(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|blockselect ),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ),
	.shiftenm(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_shiftenm_wire ),
	.up(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ),
	.dout(),
	.dprioout(),
	.shiften(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter (
	.cascadein(gnd),
	.nen0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen ),
	.shift0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ),
	.shiftdone0i(gnd),
	.shiften(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften [7]),
	.tclk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk ),
	.up0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ),
	.vco0ph({\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [7],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [6],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [5],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [4],
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [3],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [2],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [1],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [0]}),
	.cascadeout(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire [1]),
	.divclk(),
	.shiftdone0o());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .c_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .c_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .c_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .c_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .c_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .cnt_fpll_src = "fpll_0";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .dprio0_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .dprio0_cnt_hi_div = 125;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .dprio0_cnt_lo_div = 125;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .duty_cycle = 50;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .output_clock_frequency = "1.2 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .phase_shift = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .fractional_pll_index = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[1].output_counter .output_counter_index = 7;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y22_N1
cyclonev_pll_output_counter \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter (
	.cascadein(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire [1]),
	.nen0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen ),
	.shift0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ),
	.shiftdone0i(gnd),
	.shiften(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften [8]),
	.tclk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk ),
	.up0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ),
	.vco0ph({\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [7],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [6],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [5],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [4],
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [3],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [2],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [1],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [0]}),
	.cascadeout(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire [2]),
	.divclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk [2]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .c_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .c_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .c_cnt_in_src = "cscd_clk";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .c_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .c_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .cnt_fpll_src = "fpll_0";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .dprio0_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .dprio0_cnt_hi_div = 2;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .dprio0_cnt_lo_div = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .duty_cycle = 50;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .output_clock_frequency = "100.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .phase_shift = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .fractional_pll_index = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[2].output_counter .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0 (
	.inclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk [2]),
	.ena(vcc),
	.outclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0 .clock_type = "global clock";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0 .disable_mode = "low";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0 .ena_register_power_up = "high";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \I2C_SCL~input (
	.i(I2C_SCL),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SCL~input_o ));
// synopsys translate_off
defparam \I2C_SCL~input .bus_hold = "false";
defparam \I2C_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N21
cyclonev_lcell_comb \inst12|inst|count~1 (
// Equation(s):
// \inst12|inst|count~1_combout  = ( \inst12|inst|count [0] & ( \inst12|inst|stretch~q  & ( \inst12|inst|count [1] ) ) ) # ( !\inst12|inst|count [0] & ( \inst12|inst|stretch~q  ) ) # ( !\inst12|inst|count [0] & ( !\inst12|inst|stretch~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst12|inst|count [1]),
	.datae(!\inst12|inst|count [0]),
	.dataf(!\inst12|inst|stretch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|count~1 .extended_lut = "off";
defparam \inst12|inst|count~1 .lut_mask = 64'hFFFF0000FFFF00FF;
defparam \inst12|inst|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N22
dffeas \inst12|inst|count[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst|count~1_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|count[0] .is_wysiwyg = "true";
defparam \inst12|inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N48
cyclonev_lcell_comb \inst12|inst|stretch~0 (
// Equation(s):
// \inst12|inst|stretch~0_combout  = ( \inst12|inst|stretch~q  & ( \inst12|inst|count [0] & ( (!\I2C_SCL~input_o ) # (!\inst12|inst|count [1]) ) ) ) # ( \inst12|inst|stretch~q  & ( !\inst12|inst|count [0] & ( (!\I2C_SCL~input_o ) # (!\inst12|inst|count [1]) 
// ) ) ) # ( !\inst12|inst|stretch~q  & ( !\inst12|inst|count [0] & ( (!\I2C_SCL~input_o  & \inst12|inst|count [1]) ) ) )

	.dataa(!\I2C_SCL~input_o ),
	.datab(gnd),
	.datac(!\inst12|inst|count [1]),
	.datad(gnd),
	.datae(!\inst12|inst|stretch~q ),
	.dataf(!\inst12|inst|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|stretch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|stretch~0 .extended_lut = "off";
defparam \inst12|inst|stretch~0 .lut_mask = 64'h0A0AFAFA0000FAFA;
defparam \inst12|inst|stretch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N50
dffeas \inst12|inst|stretch (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst|stretch~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|stretch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|stretch .is_wysiwyg = "true";
defparam \inst12|inst|stretch .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \inst12|inst|count~0 (
// Equation(s):
// \inst12|inst|count~0_combout  = ( \inst12|inst|count [0] & ( (!\inst12|inst|count [1]) # (\inst12|inst|stretch~q ) ) ) # ( !\inst12|inst|count [0] & ( \inst12|inst|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst|stretch~q ),
	.datad(!\inst12|inst|count [1]),
	.datae(gnd),
	.dataf(!\inst12|inst|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|count~0 .extended_lut = "off";
defparam \inst12|inst|count~0 .lut_mask = 64'h00FF00FFFF0FFF0F;
defparam \inst12|inst|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N2
dffeas \inst12|inst|count[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst|count~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|count[1] .is_wysiwyg = "true";
defparam \inst12|inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N30
cyclonev_lcell_comb \inst12|inst|data_clk~0 (
// Equation(s):
// \inst12|inst|data_clk~0_combout  = ( !\inst12|inst|count [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|data_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|data_clk~0 .extended_lut = "off";
defparam \inst12|inst|data_clk~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst12|inst|data_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N53
dffeas \inst12|inst|data_clk (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst12|inst|data_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_clk .is_wysiwyg = "true";
defparam \inst12|inst|data_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N33
cyclonev_lcell_comb \inst12|inst|bit_cnt[0]~1 (
// Equation(s):
// \inst12|inst|bit_cnt[0]~1_combout  = ( !\inst12|inst|bit_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|bit_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|bit_cnt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|bit_cnt[0]~1 .extended_lut = "off";
defparam \inst12|inst|bit_cnt[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst12|inst|bit_cnt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \inst12|inst|bit_cnt[0]~feeder (
// Equation(s):
// \inst12|inst|bit_cnt[0]~feeder_combout  = ( \inst12|inst|bit_cnt[0]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|bit_cnt[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|bit_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|bit_cnt[0]~feeder .extended_lut = "off";
defparam \inst12|inst|bit_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst12|inst|bit_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \inst12|inst|state.command (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector21~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.command .is_wysiwyg = "true";
defparam \inst12|inst|state.command .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \inst12|inst|WideOr12~0 (
// Equation(s):
// \inst12|inst|WideOr12~0_combout  = (\inst12|inst|state.command~q ) # (\inst12|inst|state.wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst|state.wr~q ),
	.datad(!\inst12|inst|state.command~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|WideOr12~0 .extended_lut = "off";
defparam \inst12|inst|WideOr12~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \inst12|inst|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N26
dffeas \inst12|inst|bit_cnt[0] (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|bit_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|bit_cnt[0] .is_wysiwyg = "true";
defparam \inst12|inst|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N54
cyclonev_lcell_comb \inst12|inst|Selector27~0 (
// Equation(s):
// \inst12|inst|Selector27~0_combout  = ( !\inst12|inst|bit_cnt [1] & ( \inst12|inst|bit_cnt [0] ) ) # ( \inst12|inst|bit_cnt [1] & ( !\inst12|inst|bit_cnt [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst12|inst|bit_cnt [1]),
	.dataf(!\inst12|inst|bit_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector27~0 .extended_lut = "off";
defparam \inst12|inst|Selector27~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \inst12|inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N59
dffeas \inst12|inst|bit_cnt[1] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector27~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|bit_cnt[1] .is_wysiwyg = "true";
defparam \inst12|inst|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \inst12|inst|bit_cnt[0]~DUPLICATE (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|bit_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|bit_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|inst|bit_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N3
cyclonev_lcell_comb \inst12|inst|Add1~0 (
// Equation(s):
// \inst12|inst|Add1~0_combout  = ( \inst12|inst|bit_cnt [0] & ( !\inst12|inst|bit_cnt [1] $ (!\inst12|inst|bit_cnt [2]) ) ) # ( !\inst12|inst|bit_cnt [0] & ( \inst12|inst|bit_cnt [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst|bit_cnt [1]),
	.datad(!\inst12|inst|bit_cnt [2]),
	.datae(gnd),
	.dataf(!\inst12|inst|bit_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Add1~0 .extended_lut = "off";
defparam \inst12|inst|Add1~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \inst12|inst|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N27
cyclonev_lcell_comb \inst12|inst|bit_cnt[2]~feeder (
// Equation(s):
// \inst12|inst|bit_cnt[2]~feeder_combout  = \inst12|inst|Add1~0_combout 

	.dataa(!\inst12|inst|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|bit_cnt[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|bit_cnt[2]~feeder .extended_lut = "off";
defparam \inst12|inst|bit_cnt[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst12|inst|bit_cnt[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \inst12|inst|bit_cnt[2] (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|bit_cnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|bit_cnt[2] .is_wysiwyg = "true";
defparam \inst12|inst|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N57
cyclonev_lcell_comb \inst12|inst|Selector21~0 (
// Equation(s):
// \inst12|inst|Selector21~0_combout  = ( \inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( \inst12|inst|bit_cnt [2] & ( ((\inst12|inst|state.command~DUPLICATE_q  & !\inst12|inst|bit_cnt [1])) # (\inst12|inst|state.start~q ) ) ) ) # ( 
// !\inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( \inst12|inst|bit_cnt [2] & ( (\inst12|inst|state.command~DUPLICATE_q ) # (\inst12|inst|state.start~q ) ) ) ) # ( \inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( !\inst12|inst|bit_cnt [2] & ( 
// (\inst12|inst|state.command~DUPLICATE_q ) # (\inst12|inst|state.start~q ) ) ) ) # ( !\inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( !\inst12|inst|bit_cnt [2] & ( (\inst12|inst|state.command~DUPLICATE_q ) # (\inst12|inst|state.start~q ) ) ) )

	.dataa(!\inst12|inst|state.start~q ),
	.datab(gnd),
	.datac(!\inst12|inst|state.command~DUPLICATE_q ),
	.datad(!\inst12|inst|bit_cnt [1]),
	.datae(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.dataf(!\inst12|inst|bit_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector21~0 .extended_lut = "off";
defparam \inst12|inst|Selector21~0 .lut_mask = 64'h5F5F5F5F5F5F5F55;
defparam \inst12|inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N4
dffeas \inst12|inst|state.command~DUPLICATE (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector21~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.command~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.command~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|inst|state.command~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N36
cyclonev_lcell_comb \inst12|inst|state~15 (
// Equation(s):
// \inst12|inst|state~15_combout  = ( \inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( \inst12|inst|bit_cnt [2] & ( (\inst12|inst|state.command~DUPLICATE_q  & \inst12|inst|bit_cnt [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst12|inst|state.command~DUPLICATE_q ),
	.datac(!\inst12|inst|bit_cnt [1]),
	.datad(gnd),
	.datae(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.dataf(!\inst12|inst|bit_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|state~15 .extended_lut = "off";
defparam \inst12|inst|state~15 .lut_mask = 64'h0000000000000303;
defparam \inst12|inst|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \inst12|inst|state.slv_ack1 (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|state~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.slv_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.slv_ack1 .is_wysiwyg = "true";
defparam \inst12|inst|state.slv_ack1 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N28
dffeas \inst12|inst|bit_cnt[2]~DUPLICATE (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|bit_cnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst|WideOr12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|bit_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|inst|bit_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N21
cyclonev_lcell_comb \inst12|inst|Selector22~0 (
// Equation(s):
// \inst12|inst|Selector22~0_combout  = ( \inst12|inst|bit_cnt [1] & ( (\inst12|inst|state.wr~q  & ((!\inst12|inst|bit_cnt[0]~DUPLICATE_q ) # (!\inst12|inst|bit_cnt[2]~DUPLICATE_q ))) ) ) # ( !\inst12|inst|bit_cnt [1] & ( \inst12|inst|state.wr~q  ) )

	.dataa(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.datab(!\inst12|inst|state.wr~q ),
	.datac(!\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|bit_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector22~0 .extended_lut = "off";
defparam \inst12|inst|Selector22~0 .lut_mask = 64'h3333333332323232;
defparam \inst12|inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N27
cyclonev_lcell_comb \inst12|inst|state~14 (
// Equation(s):
// \inst12|inst|state~14_combout  = ( \inst12|inst|state.wr~q  & ( (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (\inst12|inst|bit_cnt[0]~DUPLICATE_q  & \inst12|inst|bit_cnt [1])) ) )

	.dataa(!\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.datab(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst12|inst|bit_cnt [1]),
	.datae(gnd),
	.dataf(!\inst12|inst|state.wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|state~14 .extended_lut = "off";
defparam \inst12|inst|state~14 .lut_mask = 64'h0000000000110011;
defparam \inst12|inst|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \inst12|inst|state.slv_ack2 (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|state~14_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.slv_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.slv_ack2 .is_wysiwyg = "true";
defparam \inst12|inst|state.slv_ack2 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N28
dffeas \inst12|inst|state.slv_ack2~DUPLICATE (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|state~14_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.slv_ack2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.slv_ack2~DUPLICATE .is_wysiwyg = "true";
defparam \inst12|inst|state.slv_ack2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \I2C_SDA~input (
	.i(I2C_SDA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SDA~input_o ));
// synopsys translate_off
defparam \I2C_SDA~input .bus_hold = "false";
defparam \I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N57
cyclonev_lcell_comb \inst12|inst|Selector29~0 (
// Equation(s):
// \inst12|inst|Selector29~0_combout  = ( \inst12|inst|ack_error~q  & ( ((!\inst12|inst|state.start~q ) # (\inst12|inst|state.slv_ack2~DUPLICATE_q )) # (\inst12|inst|state.slv_ack1~q ) ) ) # ( !\inst12|inst|ack_error~q  & ( (\I2C_SDA~input_o  & 
// ((\inst12|inst|state.slv_ack2~DUPLICATE_q ) # (\inst12|inst|state.slv_ack1~q ))) ) )

	.dataa(!\inst12|inst|state.slv_ack1~q ),
	.datab(!\inst12|inst|state.slv_ack2~DUPLICATE_q ),
	.datac(!\I2C_SDA~input_o ),
	.datad(!\inst12|inst|state.start~q ),
	.datae(gnd),
	.dataf(!\inst12|inst|ack_error~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector29~0 .extended_lut = "off";
defparam \inst12|inst|Selector29~0 .lut_mask = 64'h07070707FF77FF77;
defparam \inst12|inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \inst12|inst|ack_error (
	.clk(!\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector29~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|ack_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|ack_error .is_wysiwyg = "true";
defparam \inst12|inst|ack_error .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \inst12|inst|Selector22~1 (
// Equation(s):
// \inst12|inst|Selector22~1_combout  = ( \inst12|inst|ack_error~q  & ( \inst12|inst|Selector22~0_combout  ) ) # ( !\inst12|inst|ack_error~q  & ( (((\inst12|inst|state.slv_ack2~q  & \inst12|inst3|comm_en~q )) # (\inst12|inst|Selector22~0_combout )) # 
// (\inst12|inst|state.slv_ack1~q ) ) )

	.dataa(!\inst12|inst|state.slv_ack1~q ),
	.datab(!\inst12|inst|Selector22~0_combout ),
	.datac(!\inst12|inst|state.slv_ack2~q ),
	.datad(!\inst12|inst3|comm_en~q ),
	.datae(gnd),
	.dataf(!\inst12|inst|ack_error~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector22~1 .extended_lut = "off";
defparam \inst12|inst|Selector22~1 .lut_mask = 64'h777F777F33333333;
defparam \inst12|inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \inst12|inst|state.wr (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector22~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.wr .is_wysiwyg = "true";
defparam \inst12|inst|state.wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \inst12|inst|Selector24~0 (
// Equation(s):
// \inst12|inst|Selector24~0_combout  = ( \inst12|inst3|comm_en~q  & ( (\inst12|inst|ack_error~q  & ((\inst12|inst|state.slv_ack1~q ) # (\inst12|inst|state.slv_ack2~DUPLICATE_q ))) ) ) # ( !\inst12|inst3|comm_en~q  & ( ((\inst12|inst|state.slv_ack1~q  & 
// \inst12|inst|ack_error~q )) # (\inst12|inst|state.slv_ack2~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\inst12|inst|state.slv_ack2~DUPLICATE_q ),
	.datac(!\inst12|inst|state.slv_ack1~q ),
	.datad(!\inst12|inst|ack_error~q ),
	.datae(gnd),
	.dataf(!\inst12|inst3|comm_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector24~0 .extended_lut = "off";
defparam \inst12|inst|Selector24~0 .lut_mask = 64'h333F333F003F003F;
defparam \inst12|inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N32
dffeas \inst12|inst|state.stop (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector24~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.stop .is_wysiwyg = "true";
defparam \inst12|inst|state.stop .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N18
cyclonev_lcell_comb \inst12|inst|Selector18~0 (
// Equation(s):
// \inst12|inst|Selector18~0_combout  = ( \inst12|inst3|comm_en~q  & ( !\inst12|inst|state.stop~q  ) ) # ( !\inst12|inst3|comm_en~q  & ( (!\inst12|inst|state.stop~q  & \inst12|inst|state.ready~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst|state.stop~q ),
	.datad(!\inst12|inst|state.ready~q ),
	.datae(gnd),
	.dataf(!\inst12|inst3|comm_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector18~0 .extended_lut = "off";
defparam \inst12|inst|Selector18~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \inst12|inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N14
dffeas \inst12|inst|state.ready (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector18~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.ready .is_wysiwyg = "true";
defparam \inst12|inst|state.ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N9
cyclonev_lcell_comb \inst12|inst|Selector0~1 (
// Equation(s):
// \inst12|inst|Selector0~1_combout  = ( \inst12|inst3|comm_en~q  & ( (!\inst12|inst|state.ready~q ) # ((\inst12|inst|state.slv_ack2~q  & (\inst12|inst|ack_error~q  & !\inst12|inst|busy~q ))) ) ) # ( !\inst12|inst3|comm_en~q  & ( 
// (\inst12|inst|state.slv_ack2~q  & !\inst12|inst|busy~q ) ) )

	.dataa(!\inst12|inst|state.slv_ack2~q ),
	.datab(!\inst12|inst|ack_error~q ),
	.datac(!\inst12|inst|busy~q ),
	.datad(!\inst12|inst|state.ready~q ),
	.datae(gnd),
	.dataf(!\inst12|inst3|comm_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector0~1 .extended_lut = "off";
defparam \inst12|inst|Selector0~1 .lut_mask = 64'h50505050FF10FF10;
defparam \inst12|inst|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \inst12|inst|Selector0~0 (
// Equation(s):
// \inst12|inst|Selector0~0_combout  = ( \inst12|inst|busy~q  & ( !\inst12|inst|Selector0~1_combout  & ( (!\inst12|inst|state.start~q  & !\inst12|inst|state.wr~q ) ) ) ) # ( !\inst12|inst|busy~q  & ( !\inst12|inst|Selector0~1_combout  & ( 
// (!\inst12|inst|state.start~q  & (!\inst12|inst|state.wr~q  & (!\inst12|inst|state.slv_ack1~q  & !\inst12|inst|state.command~DUPLICATE_q ))) ) ) )

	.dataa(!\inst12|inst|state.start~q ),
	.datab(!\inst12|inst|state.wr~q ),
	.datac(!\inst12|inst|state.slv_ack1~q ),
	.datad(!\inst12|inst|state.command~DUPLICATE_q ),
	.datae(!\inst12|inst|busy~q ),
	.dataf(!\inst12|inst|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector0~0 .extended_lut = "off";
defparam \inst12|inst|Selector0~0 .lut_mask = 64'h8000888800000000;
defparam \inst12|inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N59
dffeas \inst12|inst|busy (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector0~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|busy .is_wysiwyg = "true";
defparam \inst12|inst|busy .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \inst12|inst3|prev_busy~0 (
// Equation(s):
// \inst12|inst3|prev_busy~0_combout  = ( !\inst12|inst|busy~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|prev_busy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|prev_busy~0 .extended_lut = "off";
defparam \inst12|inst3|prev_busy~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst12|inst3|prev_busy~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N44
dffeas \inst12|inst3|prev_busy (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|prev_busy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|prev_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|prev_busy .is_wysiwyg = "true";
defparam \inst12|inst3|prev_busy .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N14
dffeas \inst12|inst3|state.delay (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst12|inst3|Selector0~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|state.delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|state.delay .is_wysiwyg = "true";
defparam \inst12|inst3|state.delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N3
cyclonev_lcell_comb \inst12|inst3|Add1~1 (
// Equation(s):
// \inst12|inst3|Add1~1_combout  = ( \inst12|inst3|cmd_num [1] & ( \inst12|inst3|state.delay~q  & ( \inst12|inst3|cmd_num [0] ) ) ) # ( !\inst12|inst3|cmd_num [1] & ( \inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [0] ) ) ) # ( \inst12|inst3|cmd_num 
// [1] & ( !\inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [0] ) ) ) # ( !\inst12|inst3|cmd_num [1] & ( !\inst12|inst3|state.delay~q  & ( \inst12|inst3|cmd_num [0] ) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst12|inst3|cmd_num [1]),
	.dataf(!\inst12|inst3|state.delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Add1~1 .extended_lut = "off";
defparam \inst12|inst3|Add1~1 .lut_mask = 64'h5555AAAAAAAA5555;
defparam \inst12|inst3|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N15
cyclonev_lcell_comb \inst12|inst3|cmd_num[1]~1 (
// Equation(s):
// \inst12|inst3|cmd_num[1]~1_combout  = ( \inst12|inst3|cmd_num [1] & ( \inst12|inst3|Selector0~0_combout  & ( ((!\inst12|inst|busy~q ) # ((!\inst12|inst3|prev_busy~q ) # (!\inst12|inst3|state.Tx1~q ))) # (\inst12|inst3|Add1~1_combout ) ) ) ) # ( 
// !\inst12|inst3|cmd_num [1] & ( \inst12|inst3|Selector0~0_combout  & ( (\inst12|inst3|Add1~1_combout  & (\inst12|inst|busy~q  & (\inst12|inst3|prev_busy~q  & \inst12|inst3|state.Tx1~q ))) ) ) ) # ( \inst12|inst3|cmd_num [1] & ( 
// !\inst12|inst3|Selector0~0_combout  & ( \inst12|inst3|Add1~1_combout  ) ) ) # ( !\inst12|inst3|cmd_num [1] & ( !\inst12|inst3|Selector0~0_combout  & ( \inst12|inst3|Add1~1_combout  ) ) )

	.dataa(!\inst12|inst3|Add1~1_combout ),
	.datab(!\inst12|inst|busy~q ),
	.datac(!\inst12|inst3|prev_busy~q ),
	.datad(!\inst12|inst3|state.Tx1~q ),
	.datae(!\inst12|inst3|cmd_num [1]),
	.dataf(!\inst12|inst3|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|cmd_num[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|cmd_num[1]~1 .extended_lut = "off";
defparam \inst12|inst3|cmd_num[1]~1 .lut_mask = 64'h555555550001FFFD;
defparam \inst12|inst3|cmd_num[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \inst12|inst3|cmd_num[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|cmd_num[1]~1_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|cmd_num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|cmd_num[1] .is_wysiwyg = "true";
defparam \inst12|inst3|cmd_num[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N30
cyclonev_lcell_comb \inst12|inst3|Add1~2 (
// Equation(s):
// \inst12|inst3|Add1~2_combout  = ( \inst12|inst3|cmd_num [1] & ( \inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [2] $ (!\inst12|inst3|cmd_num [0]) ) ) ) # ( !\inst12|inst3|cmd_num [1] & ( \inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [2] 
// ) ) ) # ( \inst12|inst3|cmd_num [1] & ( !\inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [2] ) ) ) # ( !\inst12|inst3|cmd_num [1] & ( !\inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [2] $ (\inst12|inst3|cmd_num [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst12|inst3|cmd_num [2]),
	.datac(!\inst12|inst3|cmd_num [0]),
	.datad(gnd),
	.datae(!\inst12|inst3|cmd_num [1]),
	.dataf(!\inst12|inst3|state.delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Add1~2 .extended_lut = "off";
defparam \inst12|inst3|Add1~2 .lut_mask = 64'hC3C3CCCCCCCC3C3C;
defparam \inst12|inst3|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N57
cyclonev_lcell_comb \inst12|inst3|cmd_num[2]~3 (
// Equation(s):
// \inst12|inst3|cmd_num[2]~3_combout  = ( \inst12|inst3|cmd_num [2] & ( \inst12|inst3|Add1~2_combout  & ( (\inst12|inst3|Selector0~0_combout  & ((!\inst12|inst3|state.Tx1~q ) # ((!\inst12|inst|busy~q ) # (!\inst12|inst3|prev_busy~q )))) ) ) ) # ( 
// \inst12|inst3|cmd_num [2] & ( !\inst12|inst3|Add1~2_combout  ) ) # ( !\inst12|inst3|cmd_num [2] & ( !\inst12|inst3|Add1~2_combout  & ( (!\inst12|inst3|Selector0~0_combout ) # ((\inst12|inst3|state.Tx1~q  & (\inst12|inst|busy~q  & \inst12|inst3|prev_busy~q 
// ))) ) ) )

	.dataa(!\inst12|inst3|state.Tx1~q ),
	.datab(!\inst12|inst|busy~q ),
	.datac(!\inst12|inst3|prev_busy~q ),
	.datad(!\inst12|inst3|Selector0~0_combout ),
	.datae(!\inst12|inst3|cmd_num [2]),
	.dataf(!\inst12|inst3|Add1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|cmd_num[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|cmd_num[2]~3 .extended_lut = "off";
defparam \inst12|inst3|cmd_num[2]~3 .lut_mask = 64'hFF01FFFF000000FE;
defparam \inst12|inst3|cmd_num[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N59
dffeas \inst12|inst3|cmd_num[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|cmd_num[2]~3_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|cmd_num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|cmd_num[2] .is_wysiwyg = "true";
defparam \inst12|inst3|cmd_num[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N18
cyclonev_lcell_comb \inst12|inst3|Add1~0 (
// Equation(s):
// \inst12|inst3|Add1~0_combout  = ( \inst12|inst3|cmd_num [2] & ( \inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [3] $ (((!\inst12|inst3|cmd_num [0] & \inst12|inst3|cmd_num [1]))) ) ) ) # ( !\inst12|inst3|cmd_num [2] & ( \inst12|inst3|state.delay~q 
//  & ( !\inst12|inst3|cmd_num [3] ) ) ) # ( \inst12|inst3|cmd_num [2] & ( !\inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [3] ) ) ) # ( !\inst12|inst3|cmd_num [2] & ( !\inst12|inst3|state.delay~q  & ( !\inst12|inst3|cmd_num [3] $ 
// (((\inst12|inst3|cmd_num [0] & !\inst12|inst3|cmd_num [1]))) ) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [3]),
	.datac(!\inst12|inst3|cmd_num [1]),
	.datad(gnd),
	.datae(!\inst12|inst3|cmd_num [2]),
	.dataf(!\inst12|inst3|state.delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Add1~0 .extended_lut = "off";
defparam \inst12|inst3|Add1~0 .lut_mask = 64'h9C9CCCCCCCCCC6C6;
defparam \inst12|inst3|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \inst12|inst3|cmd_num[3]~0 (
// Equation(s):
// \inst12|inst3|cmd_num[3]~0_combout  = ( \inst12|inst3|cmd_num [3] & ( \inst12|inst3|Add1~0_combout  & ( (\inst12|inst3|Selector0~0_combout  & ((!\inst12|inst3|state.Tx1~q ) # ((!\inst12|inst|busy~q ) # (!\inst12|inst3|prev_busy~q )))) ) ) ) # ( 
// \inst12|inst3|cmd_num [3] & ( !\inst12|inst3|Add1~0_combout  ) ) # ( !\inst12|inst3|cmd_num [3] & ( !\inst12|inst3|Add1~0_combout  & ( (!\inst12|inst3|Selector0~0_combout ) # ((\inst12|inst3|state.Tx1~q  & (\inst12|inst|busy~q  & \inst12|inst3|prev_busy~q 
// ))) ) ) )

	.dataa(!\inst12|inst3|state.Tx1~q ),
	.datab(!\inst12|inst|busy~q ),
	.datac(!\inst12|inst3|Selector0~0_combout ),
	.datad(!\inst12|inst3|prev_busy~q ),
	.datae(!\inst12|inst3|cmd_num [3]),
	.dataf(!\inst12|inst3|Add1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|cmd_num[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|cmd_num[3]~0 .extended_lut = "off";
defparam \inst12|inst3|cmd_num[3]~0 .lut_mask = 64'hF0F1FFFF00000F0E;
defparam \inst12|inst3|cmd_num[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N56
dffeas \inst12|inst3|cmd_num[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|cmd_num[3]~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|cmd_num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|cmd_num[3] .is_wysiwyg = "true";
defparam \inst12|inst3|cmd_num[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
cyclonev_lcell_comb \inst12|inst3|Selector0~0 (
// Equation(s):
// \inst12|inst3|Selector0~0_combout  = ( \inst12|inst3|state.delay~q  ) # ( !\inst12|inst3|state.delay~q  & ( (\inst12|inst3|cmd_num [0] & (!\inst12|inst3|cmd_num [1] & (!\inst12|inst3|cmd_num [2] & \inst12|inst3|cmd_num [3]))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [1]),
	.datac(!\inst12|inst3|cmd_num [2]),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector0~0 .extended_lut = "off";
defparam \inst12|inst3|Selector0~0 .lut_mask = 64'h00400040FFFFFFFF;
defparam \inst12|inst3|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \inst12|inst3|cmd_num[0]~2 (
// Equation(s):
// \inst12|inst3|cmd_num[0]~2_combout  = ( \inst12|inst3|state.Tx1~q  & ( !\inst12|inst3|cmd_num [0] $ (((\inst12|inst3|Selector0~0_combout  & ((!\inst12|inst3|prev_busy~q ) # (!\inst12|inst|busy~q ))))) ) ) # ( !\inst12|inst3|state.Tx1~q  & ( 
// !\inst12|inst3|Selector0~0_combout  $ (\inst12|inst3|cmd_num [0]) ) )

	.dataa(!\inst12|inst3|prev_busy~q ),
	.datab(!\inst12|inst|busy~q ),
	.datac(!\inst12|inst3|Selector0~0_combout ),
	.datad(!\inst12|inst3|cmd_num [0]),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.Tx1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|cmd_num[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|cmd_num[0]~2 .extended_lut = "off";
defparam \inst12|inst3|cmd_num[0]~2 .lut_mask = 64'hF00FF00FF10EF10E;
defparam \inst12|inst3|cmd_num[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N26
dffeas \inst12|inst3|cmd_num[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|cmd_num[0]~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|cmd_num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|cmd_num[0] .is_wysiwyg = "true";
defparam \inst12|inst3|cmd_num[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N45
cyclonev_lcell_comb \inst12|inst3|Selector8~0 (
// Equation(s):
// \inst12|inst3|Selector8~0_combout  = ( \inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|state.idle~q ) # (!\inst12|inst3|cmd_num [3]) ) ) # ( !\inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|state.idle~q ) # ((!\inst12|inst3|cmd_num [3] & 
// ((!\inst12|inst3|cmd_num [0]) # (\inst12|inst3|cmd_num [2])))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|state.idle~q ),
	.datac(!\inst12|inst3|cmd_num [2]),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|cmd_num [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector8~0 .extended_lut = "off";
defparam \inst12|inst3|Selector8~0 .lut_mask = 64'hEFCCEFCCFFCCFFCC;
defparam \inst12|inst3|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N36
cyclonev_lcell_comb \inst12|inst3|Selector2~0 (
// Equation(s):
// \inst12|inst3|Selector2~0_combout  = ( \inst12|inst3|state.Tx2~q  & ( \inst12|inst|busy~q  & ( (!\inst12|inst3|Selector8~0_combout ) # (!\inst12|inst3|prev_busy~q ) ) ) ) # ( !\inst12|inst3|state.Tx2~q  & ( \inst12|inst|busy~q  & ( 
// !\inst12|inst3|Selector8~0_combout  ) ) ) # ( \inst12|inst3|state.Tx2~q  & ( !\inst12|inst|busy~q  ) ) # ( !\inst12|inst3|state.Tx2~q  & ( !\inst12|inst|busy~q  & ( !\inst12|inst3|Selector8~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst3|Selector8~0_combout ),
	.datad(!\inst12|inst3|prev_busy~q ),
	.datae(!\inst12|inst3|state.Tx2~q ),
	.dataf(!\inst12|inst|busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector2~0 .extended_lut = "off";
defparam \inst12|inst3|Selector2~0 .lut_mask = 64'hF0F0FFFFF0F0FFF0;
defparam \inst12|inst3|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N38
dffeas \inst12|inst3|state.Tx2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|state.Tx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|state.Tx2 .is_wysiwyg = "true";
defparam \inst12|inst3|state.Tx2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N36
cyclonev_lcell_comb \inst12|inst3|state.Tx1~0 (
// Equation(s):
// \inst12|inst3|state.Tx1~0_combout  = (!\inst12|inst3|prev_busy~q  & (((\inst12|inst3|state.Tx1~q )))) # (\inst12|inst3|prev_busy~q  & ((!\inst12|inst|busy~q  & ((\inst12|inst3|state.Tx1~q ))) # (\inst12|inst|busy~q  & (\inst12|inst3|state.Tx2~q ))))

	.dataa(!\inst12|inst3|prev_busy~q ),
	.datab(!\inst12|inst|busy~q ),
	.datac(!\inst12|inst3|state.Tx2~q ),
	.datad(!\inst12|inst3|state.Tx1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|state.Tx1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|state.Tx1~0 .extended_lut = "off";
defparam \inst12|inst3|state.Tx1~0 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \inst12|inst3|state.Tx1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N38
dffeas \inst12|inst3|state.Tx1 (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|state.Tx1~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|state.Tx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|state.Tx1 .is_wysiwyg = "true";
defparam \inst12|inst3|state.Tx1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N21
cyclonev_lcell_comb \inst12|inst3|Selector1~0 (
// Equation(s):
// \inst12|inst3|Selector1~0_combout  = ( \inst12|inst3|cmd_num [2] & ( \inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|cmd_num [3] & \inst12|inst3|state.idle~q ) ) ) ) # ( !\inst12|inst3|cmd_num [2] & ( \inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|cmd_num 
// [3] & \inst12|inst3|state.idle~q ) ) ) ) # ( \inst12|inst3|cmd_num [2] & ( !\inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|cmd_num [3] & \inst12|inst3|state.idle~q ) ) ) ) # ( !\inst12|inst3|cmd_num [2] & ( !\inst12|inst3|cmd_num [1] & ( 
// (!\inst12|inst3|cmd_num [3] & (\inst12|inst3|state.idle~q  & ((!\inst12|inst3|cmd_num [0])))) # (\inst12|inst3|cmd_num [3] & (((!\inst12|inst3|state.delay~q  & \inst12|inst3|cmd_num [0])))) ) ) )

	.dataa(!\inst12|inst3|cmd_num [3]),
	.datab(!\inst12|inst3|state.idle~q ),
	.datac(!\inst12|inst3|state.delay~q ),
	.datad(!\inst12|inst3|cmd_num [0]),
	.datae(!\inst12|inst3|cmd_num [2]),
	.dataf(!\inst12|inst3|cmd_num [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector1~0 .extended_lut = "off";
defparam \inst12|inst3|Selector1~0 .lut_mask = 64'h2250222222222222;
defparam \inst12|inst3|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N39
cyclonev_lcell_comb \inst12|inst3|Selector1~1 (
// Equation(s):
// \inst12|inst3|Selector1~1_combout  = ( \inst12|inst3|Selector1~0_combout  ) # ( !\inst12|inst3|Selector1~0_combout  & ( (\inst12|inst3|prev_busy~q  & (\inst12|inst|busy~q  & \inst12|inst3|state.Tx1~q )) ) )

	.dataa(!\inst12|inst3|prev_busy~q ),
	.datab(!\inst12|inst|busy~q ),
	.datac(gnd),
	.datad(!\inst12|inst3|state.Tx1~q ),
	.datae(gnd),
	.dataf(!\inst12|inst3|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector1~1 .extended_lut = "off";
defparam \inst12|inst3|Selector1~1 .lut_mask = 64'h00110011FFFFFFFF;
defparam \inst12|inst3|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N41
dffeas \inst12|inst3|state.idle (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|state.idle .is_wysiwyg = "true";
defparam \inst12|inst3|state.idle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \inst12|inst3|Selector16~0 (
// Equation(s):
// \inst12|inst3|Selector16~0_combout  = ( \inst12|inst3|comm_en~q  & ( \inst12|inst|busy~q  ) ) # ( !\inst12|inst3|comm_en~q  & ( \inst12|inst|busy~q  & ( (!\inst12|inst3|state.idle~q  & (!\inst12|inst3|state.Tx1~q  & \inst12|inst3|state.delay~q )) ) ) ) # 
// ( \inst12|inst3|comm_en~q  & ( !\inst12|inst|busy~q  & ( (!\inst12|inst3|state.Tx1~q ) # (\inst12|inst3|prev_busy~q ) ) ) ) # ( !\inst12|inst3|comm_en~q  & ( !\inst12|inst|busy~q  & ( (!\inst12|inst3|state.idle~q  & (!\inst12|inst3|state.Tx1~q  & 
// \inst12|inst3|state.delay~q )) ) ) )

	.dataa(!\inst12|inst3|prev_busy~q ),
	.datab(!\inst12|inst3|state.idle~q ),
	.datac(!\inst12|inst3|state.Tx1~q ),
	.datad(!\inst12|inst3|state.delay~q ),
	.datae(!\inst12|inst3|comm_en~q ),
	.dataf(!\inst12|inst|busy~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector16~0 .extended_lut = "off";
defparam \inst12|inst3|Selector16~0 .lut_mask = 64'h00C0F5F500C0FFFF;
defparam \inst12|inst3|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N50
dffeas \inst12|inst3|comm_en (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|comm_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|comm_en .is_wysiwyg = "true";
defparam \inst12|inst3|comm_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N54
cyclonev_lcell_comb \inst12|inst|Selector19~0 (
// Equation(s):
// \inst12|inst|Selector19~0_combout  = (\inst12|inst3|comm_en~q  & !\inst12|inst|state.ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst3|comm_en~q ),
	.datad(!\inst12|inst|state.ready~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector19~0 .extended_lut = "off";
defparam \inst12|inst|Selector19~0 .lut_mask = 64'h0F000F000F000F00;
defparam \inst12|inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N2
dffeas \inst12|inst|state.start (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector19~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|state.start .is_wysiwyg = "true";
defparam \inst12|inst|state.start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N12
cyclonev_lcell_comb \inst12|inst3|Selector15~0 (
// Equation(s):
// \inst12|inst3|Selector15~0_combout  = ( \inst12|inst3|cmd_num [1] & ( !\inst12|inst3|cmd_num [2] $ (\inst12|inst3|cmd_num [0]) ) )

	.dataa(gnd),
	.datab(!\inst12|inst3|cmd_num [2]),
	.datac(!\inst12|inst3|cmd_num [0]),
	.datad(gnd),
	.datae(!\inst12|inst3|cmd_num [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector15~0 .extended_lut = "off";
defparam \inst12|inst3|Selector15~0 .lut_mask = 64'h0000C3C30000C3C3;
defparam \inst12|inst3|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N6
cyclonev_lcell_comb \inst12|inst3|tx_byte[7]~1 (
// Equation(s):
// \inst12|inst3|tx_byte[7]~1_combout  = ( !\inst12|inst3|state.Tx2~q  & ( ((\inst12|inst3|tx_byte [7] & ((!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ) # ((\inst12|inst3|Selector8~0_combout ))))) ) ) # ( \inst12|inst3|state.Tx2~q  & ( 
// (!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ((((\inst12|inst3|tx_byte [7]))))) # (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ((!\inst12|inst3|prev_busy~q  & ((!\inst12|inst|busy~q  & 
// (\inst12|inst3|Selector15~0_combout )) # (\inst12|inst|busy~q  & ((\inst12|inst3|tx_byte [7]))))) # (\inst12|inst3|prev_busy~q  & (((\inst12|inst3|tx_byte [7])))))) ) )

	.dataa(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datab(!\inst12|inst3|prev_busy~q ),
	.datac(!\inst12|inst3|Selector15~0_combout ),
	.datad(!\inst12|inst3|tx_byte [7]),
	.datae(!\inst12|inst3|state.Tx2~q ),
	.dataf(!\inst12|inst|busy~q ),
	.datag(!\inst12|inst3|Selector8~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|tx_byte[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|tx_byte[7]~1 .extended_lut = "on";
defparam \inst12|inst3|tx_byte[7]~1 .lut_mask = 64'h00AF04BF00AF00FF;
defparam \inst12|inst3|tx_byte[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N8
dffeas \inst12|inst3|tx_byte[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|tx_byte[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[7] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \inst12|inst|data_tx[7]~0 (
// Equation(s):
// \inst12|inst|data_tx[7]~0_combout  = ( \inst12|inst3|comm_en~q  & ( \inst12|inst|ack_error~q  & ( (!\inst12|inst|state.ready~q  & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ) ) ) ) # ( \inst12|inst3|comm_en~q  & ( !\inst12|inst|ack_error~q 
//  & ( (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ((!\inst12|inst|state.ready~q ) # (\inst12|inst|state.slv_ack2~q ))) ) ) )

	.dataa(gnd),
	.datab(!\inst12|inst|state.ready~q ),
	.datac(!\inst12|inst|state.slv_ack2~q ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datae(!\inst12|inst3|comm_en~q ),
	.dataf(!\inst12|inst|ack_error~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|data_tx[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|data_tx[7]~0 .extended_lut = "off";
defparam \inst12|inst|data_tx[7]~0 .lut_mask = 64'h000000CF000000CC;
defparam \inst12|inst|data_tx[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N38
dffeas \inst12|inst|data_tx[7] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[7] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N39
cyclonev_lcell_comb \inst12|inst3|Selector10~0 (
// Equation(s):
// \inst12|inst3|Selector10~0_combout  = ( \inst12|inst3|state.Tx2~q  & ( (!\inst12|inst3|cmd_num [0] & (\inst12|inst3|cmd_num [1] & \inst12|inst3|cmd_num [3])) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(gnd),
	.datac(!\inst12|inst3|cmd_num [1]),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.Tx2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector10~0 .extended_lut = "off";
defparam \inst12|inst3|Selector10~0 .lut_mask = 64'h00000000000A000A;
defparam \inst12|inst3|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N27
cyclonev_lcell_comb \inst12|inst3|tx_byte[6]~0 (
// Equation(s):
// \inst12|inst3|tx_byte[6]~0_combout  = ( \inst12|inst3|state.Tx2~q  & ( (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ((!\inst12|inst3|Selector8~0_combout ) # ((!\inst12|inst3|prev_busy~q  & !\inst12|inst|busy~q )))) ) ) # ( 
// !\inst12|inst3|state.Tx2~q  & ( (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & !\inst12|inst3|Selector8~0_combout ) ) )

	.dataa(!\inst12|inst3|prev_busy~q ),
	.datab(!\inst12|inst|busy~q ),
	.datac(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datad(!\inst12|inst3|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.Tx2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|tx_byte[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|tx_byte[6]~0 .extended_lut = "off";
defparam \inst12|inst3|tx_byte[6]~0 .lut_mask = 64'h0F000F000F080F08;
defparam \inst12|inst3|tx_byte[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N41
dffeas \inst12|inst3|tx_byte[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[5] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \inst12|inst|data_tx[5] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[5] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N21
cyclonev_lcell_comb \inst12|inst3|Selector11~0 (
// Equation(s):
// \inst12|inst3|Selector11~0_combout  = ( \inst12|inst3|state.Tx2~q  & ( (!\inst12|inst3|cmd_num [0] & ((!\inst12|inst3|cmd_num [2]) # (!\inst12|inst3|cmd_num [1]))) ) ) # ( !\inst12|inst3|state.Tx2~q  & ( (\inst12|inst3|cmd_num [0] & (\inst12|inst3|cmd_num 
// [3] & ((!\inst12|inst3|cmd_num [2]) # (!\inst12|inst3|cmd_num [1])))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [2]),
	.datac(!\inst12|inst3|cmd_num [1]),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.Tx2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector11~0 .extended_lut = "off";
defparam \inst12|inst3|Selector11~0 .lut_mask = 64'h00540054A8A8A8A8;
defparam \inst12|inst3|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \inst12|inst3|tx_byte[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[4] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N41
dffeas \inst12|inst|data_tx[4] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[4] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N18
cyclonev_lcell_comb \inst12|inst3|Selector15~1 (
// Equation(s):
// \inst12|inst3|Selector15~1_combout  = ( \inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|state.Tx2~q  & (!\inst12|inst3|cmd_num [0] $ ((\inst12|inst3|cmd_num [2])))) # (\inst12|inst3|state.Tx2~q  & (\inst12|inst3|cmd_num [3] & ((!\inst12|inst3|cmd_num [0]) # 
// (!\inst12|inst3|cmd_num [2])))) ) ) # ( !\inst12|inst3|cmd_num [1] & ( (\inst12|inst3|state.Tx2~q  & (\inst12|inst3|cmd_num [3] & (!\inst12|inst3|cmd_num [0] $ (\inst12|inst3|cmd_num [2])))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [2]),
	.datac(!\inst12|inst3|state.Tx2~q ),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|cmd_num [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector15~1 .extended_lut = "off";
defparam \inst12|inst3|Selector15~1 .lut_mask = 64'h00090009909E909E;
defparam \inst12|inst3|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N20
dffeas \inst12|inst3|tx_byte[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[0] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N2
dffeas \inst12|inst|data_tx[0] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[0] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N57
cyclonev_lcell_comb \inst12|inst3|Selector14~0 (
// Equation(s):
// \inst12|inst3|Selector14~0_combout  = ( \inst12|inst3|state.Tx2~q  & ( (!\inst12|inst3|cmd_num [0] & ((!\inst12|inst3|cmd_num [1]) # (\inst12|inst3|cmd_num [2]))) ) ) # ( !\inst12|inst3|state.Tx2~q  & ( (!\inst12|inst3|cmd_num [3]) # 
// ((!\inst12|inst3|cmd_num [1] & ((!\inst12|inst3|cmd_num [2]) # (\inst12|inst3|cmd_num [0])))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [2]),
	.datac(!\inst12|inst3|cmd_num [1]),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.Tx2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector14~0 .extended_lut = "off";
defparam \inst12|inst3|Selector14~0 .lut_mask = 64'hFFD0FFD0A2A2A2A2;
defparam \inst12|inst3|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N59
dffeas \inst12|inst3|tx_byte[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[1] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N44
dffeas \inst12|inst|data_tx[1] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[1] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N54
cyclonev_lcell_comb \inst12|inst3|Selector12~0 (
// Equation(s):
// \inst12|inst3|Selector12~0_combout  = ( \inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|state.Tx2~q  & ((!\inst12|inst3|cmd_num [3]) # ((!\inst12|inst3|cmd_num [0] & \inst12|inst3|cmd_num [2])))) # (\inst12|inst3|state.Tx2~q  & (!\inst12|inst3|cmd_num [0] & 
// (!\inst12|inst3|cmd_num [2]))) ) ) # ( !\inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|state.Tx2~q  & ((!\inst12|inst3|cmd_num [0]) # ((!\inst12|inst3|cmd_num [2]) # (!\inst12|inst3|cmd_num [3])))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [2]),
	.datac(!\inst12|inst3|state.Tx2~q ),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|cmd_num [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector12~0 .extended_lut = "off";
defparam \inst12|inst3|Selector12~0 .lut_mask = 64'hF0E0F0E0F828F828;
defparam \inst12|inst3|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N56
dffeas \inst12|inst3|tx_byte[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[3] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N26
dffeas \inst12|inst|data_tx[3] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[3] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N36
cyclonev_lcell_comb \inst12|inst3|Selector13~0 (
// Equation(s):
// \inst12|inst3|Selector13~0_combout  = ( \inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|cmd_num [0] & ((!\inst12|inst3|state.Tx2~q  & (\inst12|inst3|cmd_num [3])) # (\inst12|inst3|state.Tx2~q  & ((\inst12|inst3|cmd_num [2]))))) ) ) # ( 
// !\inst12|inst3|cmd_num [1] & ( (!\inst12|inst3|state.Tx2~q  & (\inst12|inst3|cmd_num [3] & !\inst12|inst3|cmd_num [2])) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|state.Tx2~q ),
	.datac(!\inst12|inst3|cmd_num [3]),
	.datad(!\inst12|inst3|cmd_num [2]),
	.datae(gnd),
	.dataf(!\inst12|inst3|cmd_num [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector13~0 .extended_lut = "off";
defparam \inst12|inst3|Selector13~0 .lut_mask = 64'h0C000C00082A082A;
defparam \inst12|inst3|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N38
dffeas \inst12|inst3|tx_byte[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[2] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N5
dffeas \inst12|inst|data_tx[2] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[2] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \inst12|inst|Mux2~4 (
// Equation(s):
// \inst12|inst|Mux2~4_combout  = ( !\inst12|inst|bit_cnt [1] & ( (!\inst12|inst|bit_cnt[0]~DUPLICATE_q  & ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q ) # (((\inst12|inst|data_tx [3]))))) # (\inst12|inst|bit_cnt[0]~DUPLICATE_q  & 
// (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (\inst12|inst|data_tx [2]))) ) ) # ( \inst12|inst|bit_cnt [1] & ( (!\inst12|inst|bit_cnt[0]~DUPLICATE_q  & ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q ) # (((\inst12|inst|data_tx [1]))))) # 
// (\inst12|inst|bit_cnt[0]~DUPLICATE_q  & (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (\inst12|inst|data_tx [0]))) ) )

	.dataa(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.datab(!\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.datac(!\inst12|inst|data_tx [0]),
	.datad(!\inst12|inst|data_tx [1]),
	.datae(!\inst12|inst|bit_cnt [1]),
	.dataf(!\inst12|inst|data_tx [3]),
	.datag(!\inst12|inst|data_tx [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Mux2~4 .extended_lut = "on";
defparam \inst12|inst|Mux2~4 .lut_mask = 64'h898989ABABAB89AB;
defparam \inst12|inst|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N3
cyclonev_lcell_comb \inst12|inst3|Selector9~0 (
// Equation(s):
// \inst12|inst3|Selector9~0_combout  = ( \inst12|inst3|state.Tx2~q  & ( (!\inst12|inst3|cmd_num [0] & (\inst12|inst3|cmd_num [3] & ((!\inst12|inst3|cmd_num [2]) # (\inst12|inst3|cmd_num [1])))) ) )

	.dataa(!\inst12|inst3|cmd_num [0]),
	.datab(!\inst12|inst3|cmd_num [1]),
	.datac(!\inst12|inst3|cmd_num [2]),
	.datad(!\inst12|inst3|cmd_num [3]),
	.datae(gnd),
	.dataf(!\inst12|inst3|state.Tx2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst3|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst3|Selector9~0 .extended_lut = "off";
defparam \inst12|inst3|Selector9~0 .lut_mask = 64'h0000000000A200A2;
defparam \inst12|inst3|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N5
dffeas \inst12|inst3|tx_byte[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst3|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst12|inst3|tx_byte[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst3|tx_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst3|tx_byte[6] .is_wysiwyg = "true";
defparam \inst12|inst3|tx_byte[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N50
dffeas \inst12|inst|data_tx[6] (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst3|tx_byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst12|inst|data_tx[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|data_tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|data_tx[6] .is_wysiwyg = "true";
defparam \inst12|inst|data_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \inst12|inst|Mux2~0 (
// Equation(s):
// \inst12|inst|Mux2~0_combout  = ( !\inst12|inst|bit_cnt [1] & ( ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((!\inst12|inst|Mux2~4_combout  & ((\inst12|inst|data_tx [6]))) # (\inst12|inst|Mux2~4_combout  & (\inst12|inst|data_tx [7])))) # 
// (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (((\inst12|inst|Mux2~4_combout ))))) ) ) # ( \inst12|inst|bit_cnt [1] & ( ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((!\inst12|inst|Mux2~4_combout  & ((\inst12|inst|data_tx [4]))) # (\inst12|inst|Mux2~4_combout  & 
// (\inst12|inst|data_tx [5])))) # (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (((\inst12|inst|Mux2~4_combout ))))) ) )

	.dataa(!\inst12|inst|data_tx [7]),
	.datab(!\inst12|inst|data_tx [5]),
	.datac(!\inst12|inst|data_tx [4]),
	.datad(!\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.datae(!\inst12|inst|bit_cnt [1]),
	.dataf(!\inst12|inst|Mux2~4_combout ),
	.datag(!\inst12|inst|data_tx [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Mux2~0 .extended_lut = "on";
defparam \inst12|inst|Mux2~0 .lut_mask = 64'h0F000F0055FF33FF;
defparam \inst12|inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \inst12|inst|Selector25~1 (
// Equation(s):
// \inst12|inst|Selector25~1_combout  = ( \inst12|inst|Mux2~0_combout  & ( (!\inst12|inst|ack_error~q  & \inst12|inst|state.slv_ack1~q ) ) )

	.dataa(gnd),
	.datab(!\inst12|inst|ack_error~q ),
	.datac(gnd),
	.datad(!\inst12|inst|state.slv_ack1~q ),
	.datae(gnd),
	.dataf(!\inst12|inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector25~1 .extended_lut = "off";
defparam \inst12|inst|Selector25~1 .lut_mask = 64'h0000000000CC00CC;
defparam \inst12|inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N0
cyclonev_lcell_comb \inst12|inst|Selector25~0 (
// Equation(s):
// \inst12|inst|Selector25~0_combout  = ( !\inst12|inst|ack_error~q  & ( (\inst12|inst|state.slv_ack2~q  & \inst12|inst3|comm_en~q ) ) )

	.dataa(!\inst12|inst|state.slv_ack2~q ),
	.datab(gnd),
	.datac(!\inst12|inst3|comm_en~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|ack_error~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector25~0 .extended_lut = "off";
defparam \inst12|inst|Selector25~0 .lut_mask = 64'h0505050500000000;
defparam \inst12|inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N12
cyclonev_lcell_comb \inst12|inst|Mux3~4 (
// Equation(s):
// \inst12|inst|Mux3~4_combout  = ( !\inst12|inst|Selector27~0_combout  & ( (!\inst12|inst|Add1~0_combout  & (((!\inst12|inst|bit_cnt [0] & ((\inst12|inst|data_tx [6]))) # (\inst12|inst|bit_cnt [0] & (\inst12|inst|data_tx [7]))))) # 
// (\inst12|inst|Add1~0_combout  & ((((!\inst12|inst|bit_cnt [0]))))) ) ) # ( \inst12|inst|Selector27~0_combout  & ( (!\inst12|inst|Add1~0_combout  & (((!\inst12|inst|bit_cnt [0] & (\inst12|inst|data_tx [4])) # (\inst12|inst|bit_cnt [0] & 
// ((\inst12|inst|data_tx [5])))))) # (\inst12|inst|Add1~0_combout  & ((((!\inst12|inst|bit_cnt [0]))))) ) )

	.dataa(!\inst12|inst|Add1~0_combout ),
	.datab(!\inst12|inst|data_tx [4]),
	.datac(!\inst12|inst|data_tx [5]),
	.datad(!\inst12|inst|data_tx [6]),
	.datae(!\inst12|inst|Selector27~0_combout ),
	.dataf(!\inst12|inst|bit_cnt [0]),
	.datag(!\inst12|inst|data_tx [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Mux3~4 .extended_lut = "on";
defparam \inst12|inst|Mux3~4 .lut_mask = 64'h55FF77770A0A0A0A;
defparam \inst12|inst|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N51
cyclonev_lcell_comb \inst12|inst|Mux3~0 (
// Equation(s):
// \inst12|inst|Mux3~0_combout  = ( !\inst12|inst|Selector27~0_combout  & ( ((!\inst12|inst|Mux3~4_combout  & (((\inst12|inst|data_tx [3] & \inst12|inst|Add1~0_combout )))) # (\inst12|inst|Mux3~4_combout  & (((!\inst12|inst|Add1~0_combout )) # 
// (\inst12|inst|data_tx [2])))) ) ) # ( \inst12|inst|Selector27~0_combout  & ( ((!\inst12|inst|Mux3~4_combout  & (((\inst12|inst|data_tx [1] & \inst12|inst|Add1~0_combout )))) # (\inst12|inst|Mux3~4_combout  & (((!\inst12|inst|Add1~0_combout )) # 
// (\inst12|inst|data_tx [0])))) ) )

	.dataa(!\inst12|inst|data_tx [2]),
	.datab(!\inst12|inst|data_tx [0]),
	.datac(!\inst12|inst|data_tx [1]),
	.datad(!\inst12|inst|Mux3~4_combout ),
	.datae(!\inst12|inst|Selector27~0_combout ),
	.dataf(!\inst12|inst|Add1~0_combout ),
	.datag(!\inst12|inst|data_tx [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Mux3~0 .extended_lut = "on";
defparam \inst12|inst|Mux3~0 .lut_mask = 64'h00FF00FF0F550F33;
defparam \inst12|inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N12
cyclonev_lcell_comb \inst12|inst|Mux4~4 (
// Equation(s):
// \inst12|inst|Mux4~4_combout  = ( !\inst12|inst|bit_cnt [1] & ( (!\inst12|inst|bit_cnt [2] & ((((!\inst12|inst|bit_cnt[0]~DUPLICATE_q ))))) # (\inst12|inst|bit_cnt [2] & (((!\inst12|inst|bit_cnt[0]~DUPLICATE_q  & (\inst12|inst3|tx_byte [3])) # 
// (\inst12|inst|bit_cnt[0]~DUPLICATE_q  & ((\inst12|inst3|tx_byte [2])))))) ) ) # ( \inst12|inst|bit_cnt [1] & ( ((!\inst12|inst|bit_cnt [2] & (((!\inst12|inst|bit_cnt[0]~DUPLICATE_q )))) # (\inst12|inst|bit_cnt [2] & ((!\inst12|inst|bit_cnt[0]~DUPLICATE_q  
// & ((\inst12|inst3|tx_byte [1]))) # (\inst12|inst|bit_cnt[0]~DUPLICATE_q  & (\inst12|inst3|tx_byte [0]))))) ) )

	.dataa(!\inst12|inst3|tx_byte [3]),
	.datab(!\inst12|inst|bit_cnt [2]),
	.datac(!\inst12|inst3|tx_byte [0]),
	.datad(!\inst12|inst3|tx_byte [1]),
	.datae(!\inst12|inst|bit_cnt [1]),
	.dataf(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.datag(!\inst12|inst3|tx_byte [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Mux4~4 .extended_lut = "on";
defparam \inst12|inst|Mux4~4 .lut_mask = 64'hDDDDCCFF03030303;
defparam \inst12|inst|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N9
cyclonev_lcell_comb \inst12|inst|Mux4~0 (
// Equation(s):
// \inst12|inst|Mux4~0_combout  = ( !\inst12|inst|bit_cnt [1] & ( ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((!\inst12|inst|Mux4~4_combout  & ((\inst12|inst3|tx_byte [6]))) # (\inst12|inst|Mux4~4_combout  & (\inst12|inst3|tx_byte [7])))) # 
// (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (((\inst12|inst|Mux4~4_combout ))))) ) ) # ( \inst12|inst|bit_cnt [1] & ( ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((!\inst12|inst|Mux4~4_combout  & ((\inst12|inst3|tx_byte [4]))) # (\inst12|inst|Mux4~4_combout  & 
// (\inst12|inst3|tx_byte [5])))) # (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (((\inst12|inst|Mux4~4_combout ))))) ) )

	.dataa(!\inst12|inst3|tx_byte [7]),
	.datab(!\inst12|inst3|tx_byte [5]),
	.datac(!\inst12|inst3|tx_byte [4]),
	.datad(!\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.datae(!\inst12|inst|bit_cnt [1]),
	.dataf(!\inst12|inst|Mux4~4_combout ),
	.datag(!\inst12|inst3|tx_byte [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Mux4~0 .extended_lut = "on";
defparam \inst12|inst|Mux4~0 .lut_mask = 64'h0F000F0055FF33FF;
defparam \inst12|inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \inst12|inst|Selector25~2 (
// Equation(s):
// \inst12|inst|Selector25~2_combout  = ( \inst12|inst|state.start~q  & ( \inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( ((!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((\inst12|inst|bit_cnt [1]))) # (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((!\inst12|inst|bit_cnt [1]) 
// # (\inst12|inst|state.wr~q )))) # (\inst12|inst|state.command~q ) ) ) ) # ( !\inst12|inst|state.start~q  & ( \inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( (!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (((\inst12|inst|state.command~q  & !\inst12|inst|bit_cnt [1])))) 
// # (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (\inst12|inst|bit_cnt [1] & ((\inst12|inst|state.command~q ) # (\inst12|inst|state.wr~q )))) ) ) ) # ( \inst12|inst|state.start~q  & ( !\inst12|inst|bit_cnt[0]~DUPLICATE_q  & ( 
// (!\inst12|inst|bit_cnt[2]~DUPLICATE_q  & ((\inst12|inst|bit_cnt [1]))) # (\inst12|inst|bit_cnt[2]~DUPLICATE_q  & (\inst12|inst|state.command~q  & !\inst12|inst|bit_cnt [1])) ) ) ) # ( !\inst12|inst|state.start~q  & ( !\inst12|inst|bit_cnt[0]~DUPLICATE_q  
// & ( (\inst12|inst|state.command~q  & (!\inst12|inst|bit_cnt[2]~DUPLICATE_q  $ (!\inst12|inst|bit_cnt [1]))) ) ) )

	.dataa(!\inst12|inst|state.wr~q ),
	.datab(!\inst12|inst|bit_cnt[2]~DUPLICATE_q ),
	.datac(!\inst12|inst|state.command~q ),
	.datad(!\inst12|inst|bit_cnt [1]),
	.datae(!\inst12|inst|state.start~q ),
	.dataf(!\inst12|inst|bit_cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector25~2 .extended_lut = "off";
defparam \inst12|inst|Selector25~2 .lut_mask = 64'h030C03CC0C133FDF;
defparam \inst12|inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N33
cyclonev_lcell_comb \inst12|inst|Selector25~3 (
// Equation(s):
// \inst12|inst|Selector25~3_combout  = ( \inst12|inst|Selector24~0_combout  & ( (\inst12|inst|sda_int~q  & !\inst12|inst|Selector25~2_combout ) ) ) # ( !\inst12|inst|Selector24~0_combout  & ( (!\inst12|inst|Selector25~2_combout  & 
// (((!\inst12|inst|state.stop~q  & \inst12|inst|state.ready~q )) # (\inst12|inst|sda_int~q ))) ) )

	.dataa(!\inst12|inst|sda_int~q ),
	.datab(!\inst12|inst|state.stop~q ),
	.datac(!\inst12|inst|state.ready~q ),
	.datad(!\inst12|inst|Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\inst12|inst|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector25~3 .extended_lut = "off";
defparam \inst12|inst|Selector25~3 .lut_mask = 64'h5D005D0055005500;
defparam \inst12|inst|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N42
cyclonev_lcell_comb \inst12|inst|Selector25~4 (
// Equation(s):
// \inst12|inst|Selector25~4_combout  = ( \inst12|inst|Mux4~0_combout  & ( \inst12|inst|Selector25~3_combout  & ( (!\inst12|inst|Selector25~1_combout  & (!\inst12|inst|Selector25~0_combout  & ((!\inst12|inst|state.wr~q ) # (!\inst12|inst|Mux3~0_combout )))) 
// ) ) ) # ( !\inst12|inst|Mux4~0_combout  & ( \inst12|inst|Selector25~3_combout  & ( (!\inst12|inst|Selector25~1_combout  & ((!\inst12|inst|state.wr~q ) # (!\inst12|inst|Mux3~0_combout ))) ) ) )

	.dataa(!\inst12|inst|Selector25~1_combout ),
	.datab(!\inst12|inst|state.wr~q ),
	.datac(!\inst12|inst|Selector25~0_combout ),
	.datad(!\inst12|inst|Mux3~0_combout ),
	.datae(!\inst12|inst|Mux4~0_combout ),
	.dataf(!\inst12|inst|Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector25~4 .extended_lut = "off";
defparam \inst12|inst|Selector25~4 .lut_mask = 64'h00000000AA88A080;
defparam \inst12|inst|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N44
dffeas \inst12|inst|sda_int (
	.clk(\inst12|inst|data_clk~q ),
	.d(\inst12|inst|Selector25~4_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|sda_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|sda_int .is_wysiwyg = "true";
defparam \inst12|inst|sda_int .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y20_N24
cyclonev_lcell_comb \inst12|inst|Selector30~0 (
// Equation(s):
// \inst12|inst|Selector30~0_combout  = ( !\inst12|inst|sda_int~q  & ( (!\inst12|inst|state.start~q  & !\inst12|inst|state.stop~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst12|inst|state.start~q ),
	.datad(!\inst12|inst|state.stop~q ),
	.datae(gnd),
	.dataf(!\inst12|inst|sda_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector30~0 .extended_lut = "off";
defparam \inst12|inst|Selector30~0 .lut_mask = 64'hF000F00000000000;
defparam \inst12|inst|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N45
cyclonev_lcell_comb \inst12|inst|scl_clk~1 (
// Equation(s):
// \inst12|inst|scl_clk~1_combout  = ( !\inst12|inst|count~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|scl_clk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|scl_clk~1 .extended_lut = "off";
defparam \inst12|inst|scl_clk~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst12|inst|scl_clk~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N47
dffeas \inst12|inst|scl_clk~en (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[2]~CLKENA0_outclk ),
	.d(\inst12|inst|scl_clk~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|scl_clk~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|scl_clk~en .is_wysiwyg = "true";
defparam \inst12|inst|scl_clk~en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \inst12|inst|Selector17~1 (
// Equation(s):
// \inst12|inst|Selector17~1_combout  = ( \inst12|inst|ack_error~q  & ( \inst12|inst3|comm_en~q  & ( (!\inst12|inst|state.wr~q  & !\inst12|inst|state.command~q ) ) ) ) # ( !\inst12|inst|ack_error~q  & ( \inst12|inst3|comm_en~q  & ( 
// (!\inst12|inst|state.slv_ack2~q  & (!\inst12|inst|state.wr~q  & (!\inst12|inst|state.slv_ack1~q  & !\inst12|inst|state.command~q ))) ) ) ) # ( \inst12|inst|ack_error~q  & ( !\inst12|inst3|comm_en~q  & ( (!\inst12|inst|state.wr~q  & 
// !\inst12|inst|state.command~q ) ) ) ) # ( !\inst12|inst|ack_error~q  & ( !\inst12|inst3|comm_en~q  & ( (!\inst12|inst|state.wr~q  & (!\inst12|inst|state.slv_ack1~q  & !\inst12|inst|state.command~q )) ) ) )

	.dataa(!\inst12|inst|state.slv_ack2~q ),
	.datab(!\inst12|inst|state.wr~q ),
	.datac(!\inst12|inst|state.slv_ack1~q ),
	.datad(!\inst12|inst|state.command~q ),
	.datae(!\inst12|inst|ack_error~q ),
	.dataf(!\inst12|inst3|comm_en~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector17~1 .extended_lut = "off";
defparam \inst12|inst|Selector17~1 .lut_mask = 64'hC000CC008000CC00;
defparam \inst12|inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N6
cyclonev_lcell_comb \inst12|inst|Selector17~0 (
// Equation(s):
// \inst12|inst|Selector17~0_combout  = ( \inst12|inst|scl_req~q  & ( \inst12|inst|Selector17~1_combout  & ( (!\inst12|inst|state.ready~q ) # ((\inst12|inst|state.stop~q ) # (\inst12|inst|state.start~q )) ) ) ) # ( !\inst12|inst|scl_req~q  & ( 
// \inst12|inst|Selector17~1_combout  & ( (!\inst12|inst|state.ready~q  & \inst12|inst3|comm_en~q ) ) ) ) # ( \inst12|inst|scl_req~q  & ( !\inst12|inst|Selector17~1_combout  ) ) # ( !\inst12|inst|scl_req~q  & ( !\inst12|inst|Selector17~1_combout  & ( 
// (!\inst12|inst|state.ready~q  & \inst12|inst3|comm_en~q ) ) ) )

	.dataa(!\inst12|inst|state.ready~q ),
	.datab(!\inst12|inst|state.start~q ),
	.datac(!\inst12|inst3|comm_en~q ),
	.datad(!\inst12|inst|state.stop~q ),
	.datae(!\inst12|inst|scl_req~q ),
	.dataf(!\inst12|inst|Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|Selector17~0 .extended_lut = "off";
defparam \inst12|inst|Selector17~0 .lut_mask = 64'h0A0AFFFF0A0ABBFF;
defparam \inst12|inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N35
dffeas \inst12|inst|scl_req (
	.clk(\inst12|inst|data_clk~q ),
	.d(gnd),
	.asdata(\inst12|inst|Selector17~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|scl_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|scl_req .is_wysiwyg = "true";
defparam \inst12|inst|scl_req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N24
cyclonev_lcell_comb \inst12|inst|scl_ena~feeder (
// Equation(s):
// \inst12|inst|scl_ena~feeder_combout  = ( \inst12|inst|scl_req~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|scl_req~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|scl_ena~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|scl_ena~feeder .extended_lut = "off";
defparam \inst12|inst|scl_ena~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst12|inst|scl_ena~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N26
dffeas \inst12|inst|scl_ena (
	.clk(!\inst12|inst|data_clk~q ),
	.d(\inst12|inst|scl_ena~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|inst|scl_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|inst|scl_ena .is_wysiwyg = "true";
defparam \inst12|inst|scl_ena .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N42
cyclonev_lcell_comb \inst12|inst|scl~1 (
// Equation(s):
// \inst12|inst|scl~1_combout  = ( \inst12|inst|scl_ena~q  & ( !\inst12|inst|scl_clk~en_q  ) ) # ( !\inst12|inst|scl_ena~q  )

	.dataa(gnd),
	.datab(!\inst12|inst|scl_clk~en_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst12|inst|scl_ena~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst|scl~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst|scl~1 .extended_lut = "off";
defparam \inst12|inst|scl~1 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \inst12|inst|scl~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \AUD_BCLK~inputCLKENA0 (
	.inclk(\AUD_BCLK~input_o ),
	.ena(vcc),
	.outclk(\AUD_BCLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \AUD_BCLK~inputCLKENA0 .clock_type = "global clock";
defparam \AUD_BCLK~inputCLKENA0 .disable_mode = "low";
defparam \AUD_BCLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \AUD_BCLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \AUD_BCLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \AUD_DACLR~input (
	.i(AUD_DACLR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLR~input_o ));
// synopsys translate_off
defparam \AUD_DACLR~input .bus_hold = "false";
defparam \AUD_DACLR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \AUD_DACLR~inputCLKENA0 (
	.inclk(\AUD_DACLR~input_o ),
	.ena(vcc),
	.outclk(\AUD_DACLR~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \AUD_DACLR~inputCLKENA0 .clock_type = "global clock";
defparam \AUD_DACLR~inputCLKENA0 .disable_mode = "low";
defparam \AUD_DACLR~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \AUD_DACLR~inputCLKENA0 .ena_register_power_up = "high";
defparam \AUD_DACLR~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter (
	.cascadein(gnd),
	.nen0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|cntnen ),
	.shift0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shift ),
	.shiftdone0i(gnd),
	.shiften(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|shiften [5]),
	.tclk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|tclk ),
	.up0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|pll_reconfig_up_wire ),
	.vco0ph({\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [7],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [6],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [5],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [4],
\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [3],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [2],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [1],\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|vcoph [0]}),
	.cascadeout(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|cascade_wire [0]),
	.divclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .c_cnt_coarse_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .c_cnt_fine_dly = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .c_cnt_in_src = "ph_mux_clk";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .c_cnt_ph_mux_prst = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .c_cnt_prst = 1;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .cnt_fpll_src = "fpll_0";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .dprio0_cnt_bypass_en = "false";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .dprio0_cnt_hi_div = 13;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .dprio0_cnt_lo_div = 12;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .duty_cycle = 50;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .output_clock_frequency = "12.0 mhz";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .phase_shift = "0 ps";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .fractional_pll_index = 0;
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 (
	.inclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk [0]),
	.ena(vcc),
	.outclk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 .clock_type = "global clock";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 .disable_mode = "low";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N15
cyclonev_lcell_comb \inst|state.init~feeder (
// Equation(s):
// \inst|state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state.init~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state.init~feeder .extended_lut = "off";
defparam \inst|state.init~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \inst|state.init~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N17
dffeas \inst|state.init (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.init .is_wysiwyg = "true";
defparam \inst|state.init .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N14
dffeas \inst|state.decode (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode .is_wysiwyg = "true";
defparam \inst|state.decode .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N47
dffeas \inst|state.ex_istore2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_istore~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore2 .is_wysiwyg = "true";
defparam \inst|state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N45
cyclonev_lcell_comb \inst|WideNor0 (
// Equation(s):
// \inst|WideNor0~combout  = (!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & !\inst|state.ex_istore2~q ))

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(gnd),
	.datad(!\inst|state.ex_istore2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideNor0 .extended_lut = "off";
defparam \inst|WideNor0 .lut_mask = 64'h8800880088008800;
defparam \inst|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N0
cyclonev_lcell_comb \inst5|Add4~45 (
// Equation(s):
// \inst5|Add4~45_sumout  = SUM(( \inst5|count_10Hz[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \inst5|Add4~46  = CARRY(( \inst5|count_10Hz[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~45_sumout ),
	.cout(\inst5|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~45 .extended_lut = "off";
defparam \inst5|Add4~45 .lut_mask = 64'h0000000000000F0F;
defparam \inst5|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N42
cyclonev_lcell_comb \inst5|Add4~65 (
// Equation(s):
// \inst5|Add4~65_sumout  = SUM(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~10  ))
// \inst5|Add4~66  = CARRY(( \inst5|count_10Hz [14] ) + ( GND ) + ( \inst5|Add4~10  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~65_sumout ),
	.cout(\inst5|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~65 .extended_lut = "off";
defparam \inst5|Add4~65 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N45
cyclonev_lcell_comb \inst5|Add4~69 (
// Equation(s):
// \inst5|Add4~69_sumout  = SUM(( \inst5|count_10Hz[15]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~66  ))
// \inst5|Add4~70  = CARRY(( \inst5|count_10Hz[15]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~69_sumout ),
	.cout(\inst5|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~69 .extended_lut = "off";
defparam \inst5|Add4~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N47
dffeas \inst5|count_10Hz[15]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N48
cyclonev_lcell_comb \inst5|Add4~5 (
// Equation(s):
// \inst5|Add4~5_sumout  = SUM(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~70  ))
// \inst5|Add4~6  = CARRY(( \inst5|count_10Hz [16] ) + ( GND ) + ( \inst5|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~5_sumout ),
	.cout(\inst5|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~5 .extended_lut = "off";
defparam \inst5|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N50
dffeas \inst5|count_10Hz[16] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[16] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N51
cyclonev_lcell_comb \inst5|Add4~73 (
// Equation(s):
// \inst5|Add4~73_sumout  = SUM(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~6  ))
// \inst5|Add4~74  = CARRY(( \inst5|count_10Hz [17] ) + ( GND ) + ( \inst5|Add4~6  ))

	.dataa(!\inst5|count_10Hz [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~73_sumout ),
	.cout(\inst5|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~73 .extended_lut = "off";
defparam \inst5|Add4~73 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N53
dffeas \inst5|count_10Hz[17] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[17] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N54
cyclonev_lcell_comb \inst5|Add4~77 (
// Equation(s):
// \inst5|Add4~77_sumout  = SUM(( \inst5|count_10Hz [18] ) + ( GND ) + ( \inst5|Add4~74  ))
// \inst5|Add4~78  = CARRY(( \inst5|count_10Hz [18] ) + ( GND ) + ( \inst5|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~77_sumout ),
	.cout(\inst5|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~77 .extended_lut = "off";
defparam \inst5|Add4~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N56
dffeas \inst5|count_10Hz[18] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[18] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N27
cyclonev_lcell_comb \inst5|LessThan4~4 (
// Equation(s):
// \inst5|LessThan4~4_combout  = ( !\inst5|count_10Hz [17] & ( !\inst5|count_10Hz [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~4 .extended_lut = "off";
defparam \inst5|LessThan4~4 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst5|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N24
cyclonev_lcell_comb \inst5|LessThan4~1 (
// Equation(s):
// \inst5|LessThan4~1_combout  = ( \inst5|count_10Hz [7] & ( (\inst5|count_10Hz [9] & (\inst5|count_10Hz [8] & \inst5|count_10Hz [10])) ) )

	.dataa(!\inst5|count_10Hz [9]),
	.datab(!\inst5|count_10Hz [8]),
	.datac(!\inst5|count_10Hz [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst5|count_10Hz [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~1 .extended_lut = "off";
defparam \inst5|LessThan4~1 .lut_mask = 64'h0000000001010101;
defparam \inst5|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N34
dffeas \inst5|count_10Hz[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N2
dffeas \inst5|count_10Hz[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N42
cyclonev_lcell_comb \inst5|LessThan4~0 (
// Equation(s):
// \inst5|LessThan4~0_combout  = ( \inst5|count_10Hz [1] & ( \inst5|count_10Hz [0] & ( (\inst5|count_10Hz [2] & (\inst5|count_10Hz [4] & (\inst5|count_10Hz [3] & \inst5|count_10Hz [5]))) ) ) )

	.dataa(!\inst5|count_10Hz [2]),
	.datab(!\inst5|count_10Hz [4]),
	.datac(!\inst5|count_10Hz [3]),
	.datad(!\inst5|count_10Hz [5]),
	.datae(!\inst5|count_10Hz [1]),
	.dataf(!\inst5|count_10Hz [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~0 .extended_lut = "off";
defparam \inst5|LessThan4~0 .lut_mask = 64'h0000000000000001;
defparam \inst5|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N18
cyclonev_lcell_comb \inst5|LessThan4~2 (
// Equation(s):
// \inst5|LessThan4~2_combout  = ( \inst5|count_10Hz [12] & ( \inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [13] ) ) ) # ( !\inst5|count_10Hz [12] & ( \inst5|LessThan4~0_combout  & ( (\inst5|count_10Hz [13] & ((\inst5|count_10Hz [11]) # 
// (\inst5|LessThan4~1_combout ))) ) ) ) # ( \inst5|count_10Hz [12] & ( !\inst5|LessThan4~0_combout  & ( \inst5|count_10Hz [13] ) ) ) # ( !\inst5|count_10Hz [12] & ( !\inst5|LessThan4~0_combout  & ( (\inst5|count_10Hz [13] & (((\inst5|count_10Hz [6] & 
// \inst5|LessThan4~1_combout )) # (\inst5|count_10Hz [11]))) ) ) )

	.dataa(!\inst5|count_10Hz [13]),
	.datab(!\inst5|count_10Hz [6]),
	.datac(!\inst5|LessThan4~1_combout ),
	.datad(!\inst5|count_10Hz [11]),
	.datae(!\inst5|count_10Hz [12]),
	.dataf(!\inst5|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~2 .extended_lut = "off";
defparam \inst5|LessThan4~2 .lut_mask = 64'h0155555505555555;
defparam \inst5|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N57
cyclonev_lcell_comb \inst5|Add4~1 (
// Equation(s):
// \inst5|Add4~1_sumout  = SUM(( \inst5|count_10Hz [19] ) + ( GND ) + ( \inst5|Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~1 .extended_lut = "off";
defparam \inst5|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N59
dffeas \inst5|count_10Hz[19] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[19] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N48
cyclonev_lcell_comb \inst5|LessThan4~5 (
// Equation(s):
// \inst5|LessThan4~5_combout  = ( \inst5|LessThan4~3_combout  & ( (\inst5|count_10Hz [19] & ((!\inst5|LessThan4~4_combout ) # ((\inst5|count_10Hz [16] & \inst5|LessThan4~2_combout )))) ) ) # ( !\inst5|LessThan4~3_combout  & ( (\inst5|count_10Hz [19] & 
// ((!\inst5|LessThan4~4_combout ) # (\inst5|count_10Hz [16]))) ) )

	.dataa(!\inst5|LessThan4~4_combout ),
	.datab(!\inst5|count_10Hz [16]),
	.datac(!\inst5|LessThan4~2_combout ),
	.datad(!\inst5|count_10Hz [19]),
	.datae(gnd),
	.dataf(!\inst5|LessThan4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~5 .extended_lut = "off";
defparam \inst5|LessThan4~5 .lut_mask = 64'h00BB00BB00AB00AB;
defparam \inst5|LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N1
dffeas \inst5|count_10Hz[0]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N3
cyclonev_lcell_comb \inst5|Add4~41 (
// Equation(s):
// \inst5|Add4~41_sumout  = SUM(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~46  ))
// \inst5|Add4~42  = CARRY(( \inst5|count_10Hz [1] ) + ( GND ) + ( \inst5|Add4~46  ))

	.dataa(!\inst5|count_10Hz [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~41_sumout ),
	.cout(\inst5|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~41 .extended_lut = "off";
defparam \inst5|Add4~41 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N4
dffeas \inst5|count_10Hz[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[1] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N6
cyclonev_lcell_comb \inst5|Add4~25 (
// Equation(s):
// \inst5|Add4~25_sumout  = SUM(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~42  ))
// \inst5|Add4~26  = CARRY(( \inst5|count_10Hz [2] ) + ( GND ) + ( \inst5|Add4~42  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~25_sumout ),
	.cout(\inst5|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~25 .extended_lut = "off";
defparam \inst5|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N8
dffeas \inst5|count_10Hz[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[2] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N9
cyclonev_lcell_comb \inst5|Add4~29 (
// Equation(s):
// \inst5|Add4~29_sumout  = SUM(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~26  ))
// \inst5|Add4~30  = CARRY(( \inst5|count_10Hz [3] ) + ( GND ) + ( \inst5|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~29_sumout ),
	.cout(\inst5|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~29 .extended_lut = "off";
defparam \inst5|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N11
dffeas \inst5|count_10Hz[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[3] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N12
cyclonev_lcell_comb \inst5|Add4~33 (
// Equation(s):
// \inst5|Add4~33_sumout  = SUM(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~30  ))
// \inst5|Add4~34  = CARRY(( \inst5|count_10Hz [4] ) + ( GND ) + ( \inst5|Add4~30  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~33_sumout ),
	.cout(\inst5|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~33 .extended_lut = "off";
defparam \inst5|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N14
dffeas \inst5|count_10Hz[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[4] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N15
cyclonev_lcell_comb \inst5|Add4~37 (
// Equation(s):
// \inst5|Add4~37_sumout  = SUM(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~34  ))
// \inst5|Add4~38  = CARRY(( \inst5|count_10Hz [5] ) + ( GND ) + ( \inst5|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~37_sumout ),
	.cout(\inst5|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~37 .extended_lut = "off";
defparam \inst5|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \inst5|count_10Hz[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[5] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N18
cyclonev_lcell_comb \inst5|Add4~21 (
// Equation(s):
// \inst5|Add4~21_sumout  = SUM(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~38  ))
// \inst5|Add4~22  = CARRY(( \inst5|count_10Hz [6] ) + ( GND ) + ( \inst5|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~21_sumout ),
	.cout(\inst5|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~21 .extended_lut = "off";
defparam \inst5|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N20
dffeas \inst5|count_10Hz[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[6] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N21
cyclonev_lcell_comb \inst5|Add4~53 (
// Equation(s):
// \inst5|Add4~53_sumout  = SUM(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~22  ))
// \inst5|Add4~54  = CARRY(( \inst5|count_10Hz [7] ) + ( GND ) + ( \inst5|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~53_sumout ),
	.cout(\inst5|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~53 .extended_lut = "off";
defparam \inst5|Add4~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N22
dffeas \inst5|count_10Hz[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[7] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N24
cyclonev_lcell_comb \inst5|Add4~57 (
// Equation(s):
// \inst5|Add4~57_sumout  = SUM(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~54  ))
// \inst5|Add4~58  = CARRY(( \inst5|count_10Hz [8] ) + ( GND ) + ( \inst5|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~57_sumout ),
	.cout(\inst5|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~57 .extended_lut = "off";
defparam \inst5|Add4~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N26
dffeas \inst5|count_10Hz[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[8] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N27
cyclonev_lcell_comb \inst5|Add4~49 (
// Equation(s):
// \inst5|Add4~49_sumout  = SUM(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~58  ))
// \inst5|Add4~50  = CARRY(( \inst5|count_10Hz [9] ) + ( GND ) + ( \inst5|Add4~58  ))

	.dataa(!\inst5|count_10Hz [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~49_sumout ),
	.cout(\inst5|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~49 .extended_lut = "off";
defparam \inst5|Add4~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \inst5|count_10Hz[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[9] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N30
cyclonev_lcell_comb \inst5|Add4~61 (
// Equation(s):
// \inst5|Add4~61_sumout  = SUM(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~50  ))
// \inst5|Add4~62  = CARRY(( \inst5|count_10Hz [10] ) + ( GND ) + ( \inst5|Add4~50  ))

	.dataa(gnd),
	.datab(!\inst5|count_10Hz [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~61_sumout ),
	.cout(\inst5|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~61 .extended_lut = "off";
defparam \inst5|Add4~61 .lut_mask = 64'h0000FFFF00003333;
defparam \inst5|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N32
dffeas \inst5|count_10Hz[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[10] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N33
cyclonev_lcell_comb \inst5|Add4~13 (
// Equation(s):
// \inst5|Add4~13_sumout  = SUM(( \inst5|count_10Hz[11]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~62  ))
// \inst5|Add4~14  = CARRY(( \inst5|count_10Hz[11]~DUPLICATE_q  ) + ( GND ) + ( \inst5|Add4~62  ))

	.dataa(!\inst5|count_10Hz[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~13_sumout ),
	.cout(\inst5|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~13 .extended_lut = "off";
defparam \inst5|Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst5|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N35
dffeas \inst5|count_10Hz[11]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[11]~DUPLICATE .is_wysiwyg = "true";
defparam \inst5|count_10Hz[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N36
cyclonev_lcell_comb \inst5|Add4~17 (
// Equation(s):
// \inst5|Add4~17_sumout  = SUM(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~14  ))
// \inst5|Add4~18  = CARRY(( \inst5|count_10Hz [12] ) + ( GND ) + ( \inst5|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~17_sumout ),
	.cout(\inst5|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~17 .extended_lut = "off";
defparam \inst5|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N38
dffeas \inst5|count_10Hz[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[12] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y28_N39
cyclonev_lcell_comb \inst5|Add4~9 (
// Equation(s):
// \inst5|Add4~9_sumout  = SUM(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~18  ))
// \inst5|Add4~10  = CARRY(( \inst5|count_10Hz [13] ) + ( GND ) + ( \inst5|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst5|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst5|Add4~9_sumout ),
	.cout(\inst5|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \inst5|Add4~9 .extended_lut = "off";
defparam \inst5|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst5|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y28_N41
dffeas \inst5|count_10Hz[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[13] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N44
dffeas \inst5|count_10Hz[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[14] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y28_N46
dffeas \inst5|count_10Hz[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|count_10Hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|count_10Hz[15] .is_wysiwyg = "true";
defparam \inst5|count_10Hz[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N51
cyclonev_lcell_comb \inst5|LessThan4~3 (
// Equation(s):
// \inst5|LessThan4~3_combout  = (!\inst5|count_10Hz [14] & !\inst5|count_10Hz [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst5|count_10Hz [14]),
	.datad(!\inst5|count_10Hz [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|LessThan4~3 .extended_lut = "off";
defparam \inst5|LessThan4~3 .lut_mask = 64'hF000F000F000F000;
defparam \inst5|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y28_N36
cyclonev_lcell_comb \inst5|clock_10Hz_int~0 (
// Equation(s):
// \inst5|clock_10Hz_int~0_combout  = ( \inst5|clock_10Hz_int~q  & ( \inst5|count_10Hz [19] & ( (\inst5|LessThan4~4_combout  & ((!\inst5|count_10Hz [16]) # ((\inst5|LessThan4~3_combout  & !\inst5|LessThan4~2_combout )))) ) ) ) # ( !\inst5|clock_10Hz_int~q  & 
// ( \inst5|count_10Hz [19] & ( (!\inst5|LessThan4~4_combout ) # ((\inst5|count_10Hz [16] & ((!\inst5|LessThan4~3_combout ) # (\inst5|LessThan4~2_combout )))) ) ) ) # ( \inst5|clock_10Hz_int~q  & ( !\inst5|count_10Hz [19] ) )

	.dataa(!\inst5|LessThan4~3_combout ),
	.datab(!\inst5|LessThan4~2_combout ),
	.datac(!\inst5|LessThan4~4_combout ),
	.datad(!\inst5|count_10Hz [16]),
	.datae(!\inst5|clock_10Hz_int~q ),
	.dataf(!\inst5|count_10Hz [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|clock_10Hz_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|clock_10Hz_int~0 .extended_lut = "off";
defparam \inst5|clock_10Hz_int~0 .lut_mask = 64'h0000FFFFF0FB0F04;
defparam \inst5|clock_10Hz_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y28_N37
dffeas \inst5|clock_10Hz_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst5|clock_10Hz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz_int .is_wysiwyg = "true";
defparam \inst5|clock_10Hz_int .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N47
dffeas \inst5|clock_10Hz (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst5|clock_10Hz_int~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|clock_10Hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|clock_10Hz .is_wysiwyg = "true";
defparam \inst5|clock_10Hz .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y27_N26
dffeas \inst7|B_DI[2] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[2] .is_wysiwyg = "true";
defparam \inst7|B_DI[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N45
cyclonev_lcell_comb \inst|IR[1]~0 (
// Equation(s):
// \inst|IR[1]~0_combout  = ( \inst|state.decode~DUPLICATE_q  & ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  ) )

	.dataa(gnd),
	.datab(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|IR[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|IR[1]~0 .extended_lut = "off";
defparam \inst|IR[1]~0 .lut_mask = 64'h0000000033333333;
defparam \inst|IR[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N35
dffeas \inst|IR[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[2] .is_wysiwyg = "true";
defparam \inst|IR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N22
dffeas \inst|state.fetch~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.fetch~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N32
dffeas \inst|IR[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[3] .is_wysiwyg = "true";
defparam \inst|IR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N33
cyclonev_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = ( \inst|IR [3] & ( ((!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & !\inst|state.ex_istore2~q ))) # (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) # ( !\inst|IR [3] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [3] & (((\inst|state.ex_istore2~q ) # (\inst|state.decode~q )) # (\inst|state.ex_iload~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\inst|state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector8~0 .extended_lut = "off";
defparam \inst|Selector8~0 .lut_mask = 64'h070F070F8F0F8F0F;
defparam \inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N15
cyclonev_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [2] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & ((\inst|IR [2]))) # (\inst|state.decode~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [2])))) # (\inst|state.ex_iload~q  & (\inst|altsyncram_component|auto_generated|q_a [2])) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst|state.decode~q ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector9~0 .extended_lut = "off";
defparam \inst|Selector9~0 .lut_mask = 64'h13B313B333333333;
defparam \inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N12
cyclonev_lcell_comb \inst|PC_stack[9][2]~feeder (
// Equation(s):
// \inst|PC_stack[9][2]~feeder_combout  = ( \inst|PC_stack[8][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y30_N13
dffeas \inst|PC_stack[9][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N21
cyclonev_lcell_comb \inst|PC_stack[8][2]~feeder (
// Equation(s):
// \inst|PC_stack[8][2]~feeder_combout  = \inst|PC_stack[9][2]~q 

	.dataa(!\inst|PC_stack[9][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N15
cyclonev_lcell_comb \inst|PC_stack[0][0]~0 (
// Equation(s):
// \inst|PC_stack[0][0]~0_combout  = (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ((\inst|state.ex_call~q ) # (\inst|state.ex_return~q )))

	.dataa(gnd),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datad(!\inst|state.ex_call~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][0]~0 .extended_lut = "off";
defparam \inst|PC_stack[0][0]~0 .lut_mask = 64'h030F030F030F030F;
defparam \inst|PC_stack[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N22
dffeas \inst|PC_stack[8][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][2]~feeder_combout ),
	.asdata(\inst|PC_stack[7][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N51
cyclonev_lcell_comb \inst|PC_stack[7][2]~feeder (
// Equation(s):
// \inst|PC_stack[7][2]~feeder_combout  = ( \inst|PC_stack[8][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N53
dffeas \inst|PC_stack[7][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][2]~feeder_combout ),
	.asdata(\inst|PC_stack[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N18
cyclonev_lcell_comb \inst|PC_stack[6][2]~feeder (
// Equation(s):
// \inst|PC_stack[6][2]~feeder_combout  = \inst|PC_stack[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N20
dffeas \inst|PC_stack[6][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][2]~feeder_combout ),
	.asdata(\inst|PC_stack[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N48
cyclonev_lcell_comb \inst|PC_stack[5][2]~feeder (
// Equation(s):
// \inst|PC_stack[5][2]~feeder_combout  = \inst|PC_stack[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N50
dffeas \inst|PC_stack[5][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][2]~feeder_combout ),
	.asdata(\inst|PC_stack[4][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N27
cyclonev_lcell_comb \inst|PC_stack[4][2]~feeder (
// Equation(s):
// \inst|PC_stack[4][2]~feeder_combout  = \inst|PC_stack[5][2]~q 

	.dataa(!\inst|PC_stack[5][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N29
dffeas \inst|PC_stack[4][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][2]~feeder_combout ),
	.asdata(\inst|PC_stack[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N24
cyclonev_lcell_comb \inst|PC_stack[3][2]~feeder (
// Equation(s):
// \inst|PC_stack[3][2]~feeder_combout  = \inst|PC_stack[4][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N26
dffeas \inst|PC_stack[3][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][2]~feeder_combout ),
	.asdata(\inst|PC_stack[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N54
cyclonev_lcell_comb \inst|PC_stack[2][2]~feeder (
// Equation(s):
// \inst|PC_stack[2][2]~feeder_combout  = \inst|PC_stack[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N56
dffeas \inst|PC_stack[2][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][2]~feeder_combout ),
	.asdata(\inst|PC_stack[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N57
cyclonev_lcell_comb \inst|PC_stack[1][2]~feeder (
// Equation(s):
// \inst|PC_stack[1][2]~feeder_combout  = \inst|PC_stack[2][2]~q 

	.dataa(!\inst|PC_stack[2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N59
dffeas \inst|PC_stack[1][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][2]~feeder_combout ),
	.asdata(\inst|PC_stack[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N39
cyclonev_lcell_comb \inst|PC_stack[0][2]~feeder (
// Equation(s):
// \inst|PC_stack[0][2]~feeder_combout  = \inst|PC_stack[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][2]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N40
dffeas \inst|PC_stack[0][2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][2]~feeder_combout ),
	.asdata(\inst|PC [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][2] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N39
cyclonev_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & (\inst|IR [1])) # (\inst|state.decode~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [1]))))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [1])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector10~0 .extended_lut = "off";
defparam \inst|Selector10~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N0
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))
// \inst|Add0~2  = CARRY(( \inst|PC [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|PC [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(\inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N3
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))
// \inst|Add0~6  = CARRY(( \inst|PC [1] ) + ( GND ) + ( \inst|Add0~2  ))

	.dataa(!\inst|PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N46
dffeas \inst|PC_stack[9][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N57
cyclonev_lcell_comb \inst|PC_stack[8][1]~feeder (
// Equation(s):
// \inst|PC_stack[8][1]~feeder_combout  = \inst|PC_stack[9][1]~q 

	.dataa(!\inst|PC_stack[9][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N58
dffeas \inst|PC_stack[8][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][1]~feeder_combout ),
	.asdata(\inst|PC_stack[7][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N21
cyclonev_lcell_comb \inst|PC_stack[7][1]~feeder (
// Equation(s):
// \inst|PC_stack[7][1]~feeder_combout  = \inst|PC_stack[8][1]~q 

	.dataa(!\inst|PC_stack[8][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \inst|PC_stack[7][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][1]~feeder_combout ),
	.asdata(\inst|PC_stack[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N54
cyclonev_lcell_comb \inst|PC_stack[6][1]~feeder (
// Equation(s):
// \inst|PC_stack[6][1]~feeder_combout  = \inst|PC_stack[7][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N55
dffeas \inst|PC_stack[6][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][1]~feeder_combout ),
	.asdata(\inst|PC_stack[5][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N51
cyclonev_lcell_comb \inst|PC_stack[5][1]~feeder (
// Equation(s):
// \inst|PC_stack[5][1]~feeder_combout  = \inst|PC_stack[6][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N52
dffeas \inst|PC_stack[5][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][1]~feeder_combout ),
	.asdata(\inst|PC_stack[4][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N45
cyclonev_lcell_comb \inst|PC_stack[4][1]~feeder (
// Equation(s):
// \inst|PC_stack[4][1]~feeder_combout  = \inst|PC_stack[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N47
dffeas \inst|PC_stack[4][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][1]~feeder_combout ),
	.asdata(\inst|PC_stack[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N39
cyclonev_lcell_comb \inst|PC_stack[3][1]~feeder (
// Equation(s):
// \inst|PC_stack[3][1]~feeder_combout  = \inst|PC_stack[4][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N41
dffeas \inst|PC_stack[3][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][1]~feeder_combout ),
	.asdata(\inst|PC_stack[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N42
cyclonev_lcell_comb \inst|PC_stack[2][1]~feeder (
// Equation(s):
// \inst|PC_stack[2][1]~feeder_combout  = \inst|PC_stack[3][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N44
dffeas \inst|PC_stack[2][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][1]~feeder_combout ),
	.asdata(\inst|PC_stack[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N36
cyclonev_lcell_comb \inst|PC_stack[1][1]~feeder (
// Equation(s):
// \inst|PC_stack[1][1]~feeder_combout  = \inst|PC_stack[2][1]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N50
dffeas \inst|PC_stack[0][1]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][1]~feeder_combout ),
	.asdata(\inst|PC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y28_N38
dffeas \inst|PC_stack[1][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][1]~feeder_combout ),
	.asdata(\inst|PC_stack[0][1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N48
cyclonev_lcell_comb \inst|PC_stack[0][1]~feeder (
// Equation(s):
// \inst|PC_stack[0][1]~feeder_combout  = \inst|PC_stack[1][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][1]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N49
dffeas \inst|PC_stack[0][1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][1]~feeder_combout ),
	.asdata(\inst|PC [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][1] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N33
cyclonev_lcell_comb \inst|Selector10~1 (
// Equation(s):
// \inst|Selector10~1_combout  = ( \inst|PC_stack[0][1]~q  & ( \inst|state.ex_return~q  ) ) # ( \inst|PC_stack[0][1]~q  & ( !\inst|state.ex_return~q  & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector10~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & 
// ((\inst|Add0~5_sumout ))) ) ) ) # ( !\inst|PC_stack[0][1]~q  & ( !\inst|state.ex_return~q  & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector10~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~5_sumout ))) ) ) )

	.dataa(!\inst|Selector10~0_combout ),
	.datab(!\inst|Add0~5_sumout ),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst|PC_stack[0][1]~q ),
	.dataf(!\inst|state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector10~1 .extended_lut = "off";
defparam \inst|Selector10~1 .lut_mask = 64'h535353530000FFFF;
defparam \inst|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N15
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))
// \inst|Add0~22  = CARRY(( \inst|PC [5] ) + ( GND ) + ( \inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N18
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))
// \inst|Add0~26  = CARRY(( \inst|PC [6] ) + ( GND ) + ( \inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & (\inst|IR [6])) # (\inst|state.decode~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [6]))))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [6])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [6]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~0 .extended_lut = "off";
defparam \inst|Selector5~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N22
dffeas \inst|PC_stack[9][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N21
cyclonev_lcell_comb \inst|PC_stack[8][6]~feeder (
// Equation(s):
// \inst|PC_stack[8][6]~feeder_combout  = ( \inst|PC_stack[9][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N22
dffeas \inst|PC_stack[8][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][6]~feeder_combout ),
	.asdata(\inst|PC_stack[7][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N0
cyclonev_lcell_comb \inst|PC_stack[7][6]~feeder (
// Equation(s):
// \inst|PC_stack[7][6]~feeder_combout  = \inst|PC_stack[8][6]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N2
dffeas \inst|PC_stack[7][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][6]~feeder_combout ),
	.asdata(\inst|PC_stack[6][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N18
cyclonev_lcell_comb \inst|PC_stack[6][6]~feeder (
// Equation(s):
// \inst|PC_stack[6][6]~feeder_combout  = \inst|PC_stack[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N20
dffeas \inst|PC_stack[6][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][6]~feeder_combout ),
	.asdata(\inst|PC_stack[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N3
cyclonev_lcell_comb \inst|PC_stack[5][6]~feeder (
// Equation(s):
// \inst|PC_stack[5][6]~feeder_combout  = \inst|PC_stack[6][6]~q 

	.dataa(!\inst|PC_stack[6][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \inst|PC_stack[5][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][6]~feeder_combout ),
	.asdata(\inst|PC_stack[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N12
cyclonev_lcell_comb \inst|PC_stack[4][6]~feeder (
// Equation(s):
// \inst|PC_stack[4][6]~feeder_combout  = \inst|PC_stack[5][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N14
dffeas \inst|PC_stack[4][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][6]~feeder_combout ),
	.asdata(\inst|PC_stack[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N15
cyclonev_lcell_comb \inst|PC_stack[3][6]~feeder (
// Equation(s):
// \inst|PC_stack[3][6]~feeder_combout  = \inst|PC_stack[4][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \inst|PC_stack[3][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][6]~feeder_combout ),
	.asdata(\inst|PC_stack[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N42
cyclonev_lcell_comb \inst|PC_stack[2][6]~feeder (
// Equation(s):
// \inst|PC_stack[2][6]~feeder_combout  = \inst|PC_stack[3][6]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N44
dffeas \inst|PC_stack[2][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][6]~feeder_combout ),
	.asdata(\inst|PC_stack[1][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N45
cyclonev_lcell_comb \inst|PC_stack[1][6]~feeder (
// Equation(s):
// \inst|PC_stack[1][6]~feeder_combout  = \inst|PC_stack[2][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N47
dffeas \inst|PC_stack[1][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][6]~feeder_combout ),
	.asdata(\inst|PC_stack[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N51
cyclonev_lcell_comb \inst|PC_stack[0][6]~feeder (
// Equation(s):
// \inst|PC_stack[0][6]~feeder_combout  = \inst|PC_stack[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][6]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N53
dffeas \inst|PC_stack[0][6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][6]~feeder_combout ),
	.asdata(\inst|PC [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][6] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N0
cyclonev_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = ( \inst|PC_stack[0][6]~q  & ( ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector5~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~25_sumout ))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][6]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector5~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~25_sumout )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|Add0~25_sumout ),
	.datad(!\inst|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector5~1 .extended_lut = "off";
defparam \inst|Selector5~1 .lut_mask = 64'h028A028A57DF57DF;
defparam \inst|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N1
dffeas \inst|PC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[6] .is_wysiwyg = "true";
defparam \inst|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N6
cyclonev_lcell_comb \inst|next_mem_addr[6]~6 (
// Equation(s):
// \inst|next_mem_addr[6]~6_combout  = ( \inst|PC [6] & ( ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|WideNor0~combout  & ((\inst|IR [6])))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [6] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [6])) # (\inst|WideNor0~combout  & ((\inst|IR [6]))))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|PC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[6]~6 .extended_lut = "off";
defparam \inst|next_mem_addr[6]~6 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \inst|next_mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N25
dffeas \inst|state.ex_iload~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~45_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_iload~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_iload~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_iload~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N9
cyclonev_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = ( \inst|state.decode~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\inst|state.decode~DUPLICATE_q  & ( (!\inst|state.ex_iload~DUPLICATE_q  & ((!\inst|state.ex_istore2~q  & ((\inst|IR [8]))) # 
// (\inst|state.ex_istore2~q  & (\inst|altsyncram_component|auto_generated|q_a [8])))) # (\inst|state.ex_iload~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [8])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst|IR [8]),
	.datac(!\inst|state.ex_iload~DUPLICATE_q ),
	.datad(!\inst|state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~0 .extended_lut = "off";
defparam \inst|Selector3~0 .lut_mask = 64'h3555355555555555;
defparam \inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \inst|PC_stack[8][7]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][7]~feeder_combout ),
	.asdata(\inst|PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N52
dffeas \inst|PC_stack[9][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N18
cyclonev_lcell_comb \inst|PC_stack[8][7]~feeder (
// Equation(s):
// \inst|PC_stack[8][7]~feeder_combout  = \inst|PC_stack[9][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[9][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N20
dffeas \inst|PC_stack[8][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][7]~feeder_combout ),
	.asdata(\inst|PC_stack[7][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N33
cyclonev_lcell_comb \inst|PC_stack[7][7]~feeder (
// Equation(s):
// \inst|PC_stack[7][7]~feeder_combout  = \inst|PC_stack[8][7]~q 

	.dataa(!\inst|PC_stack[8][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N35
dffeas \inst|PC_stack[7][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][7]~feeder_combout ),
	.asdata(\inst|PC_stack[6][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N30
cyclonev_lcell_comb \inst|PC_stack[6][7]~feeder (
// Equation(s):
// \inst|PC_stack[6][7]~feeder_combout  = \inst|PC_stack[7][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N32
dffeas \inst|PC_stack[6][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][7]~feeder_combout ),
	.asdata(\inst|PC_stack[5][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N9
cyclonev_lcell_comb \inst|PC_stack[5][7]~feeder (
// Equation(s):
// \inst|PC_stack[5][7]~feeder_combout  = \inst|PC_stack[6][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \inst|PC_stack[5][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][7]~feeder_combout ),
	.asdata(\inst|PC_stack[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N6
cyclonev_lcell_comb \inst|PC_stack[4][7]~feeder (
// Equation(s):
// \inst|PC_stack[4][7]~feeder_combout  = \inst|PC_stack[5][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N8
dffeas \inst|PC_stack[4][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][7]~feeder_combout ),
	.asdata(\inst|PC_stack[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N51
cyclonev_lcell_comb \inst|PC_stack[3][7]~feeder (
// Equation(s):
// \inst|PC_stack[3][7]~feeder_combout  = \inst|PC_stack[4][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[4][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N53
dffeas \inst|PC_stack[3][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][7]~feeder_combout ),
	.asdata(\inst|PC_stack[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N27
cyclonev_lcell_comb \inst|PC_stack[2][7]~feeder (
// Equation(s):
// \inst|PC_stack[2][7]~feeder_combout  = \inst|PC_stack[3][7]~q 

	.dataa(!\inst|PC_stack[3][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N28
dffeas \inst|PC_stack[2][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][7]~feeder_combout ),
	.asdata(\inst|PC_stack[1][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N48
cyclonev_lcell_comb \inst|PC_stack[1][7]~feeder (
// Equation(s):
// \inst|PC_stack[1][7]~feeder_combout  = ( \inst|PC_stack[2][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N49
dffeas \inst|PC_stack[1][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][7]~feeder_combout ),
	.asdata(\inst|PC_stack[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N24
cyclonev_lcell_comb \inst|PC_stack[0][7]~feeder (
// Equation(s):
// \inst|PC_stack[0][7]~feeder_combout  = \inst|PC_stack[1][7]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][7]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \inst|PC_stack[0][7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][7]~feeder_combout ),
	.asdata(\inst|PC [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][7] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N21
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))
// \inst|Add0~30  = CARRY(( \inst|PC [7] ) + ( GND ) + ( \inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N9
cyclonev_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~DUPLICATE_q  & (\inst|IR [7])) # 
// (\inst|state.decode~DUPLICATE_q  & ((\inst|altsyncram_component|auto_generated|q_a [7]))))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [7])))) ) )

	.dataa(!\inst|IR [7]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst|state.ex_iload~q ),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector4~0 .extended_lut = "off";
defparam \inst|Selector4~0 .lut_mask = 64'h5333533333333333;
defparam \inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N3
cyclonev_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = ( \inst|Selector4~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # ((\inst|Add0~29_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][7]~q )))) ) ) # ( !\inst|Selector4~0_combout  & 
// ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~29_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][7]~q )))) ) )

	.dataa(!\inst|state.ex_return~q ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC_stack[0][7]~q ),
	.datad(!\inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector4~1 .extended_lut = "off";
defparam \inst|Selector4~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \inst|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N4
dffeas \inst|PC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[7] .is_wysiwyg = "true";
defparam \inst|PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N24
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))
// \inst|Add0~34  = CARRY(( \inst|PC [8] ) + ( GND ) + ( \inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N35
dffeas \inst|PC_stack[9][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N21
cyclonev_lcell_comb \inst|PC_stack[8][8]~feeder (
// Equation(s):
// \inst|PC_stack[8][8]~feeder_combout  = \inst|PC_stack[9][8]~q 

	.dataa(!\inst|PC_stack[9][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N22
dffeas \inst|PC_stack[8][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][8]~feeder_combout ),
	.asdata(\inst|PC_stack[7][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N18
cyclonev_lcell_comb \inst|PC_stack[7][8]~feeder (
// Equation(s):
// \inst|PC_stack[7][8]~feeder_combout  = \inst|PC_stack[8][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N20
dffeas \inst|PC_stack[7][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][8]~feeder_combout ),
	.asdata(\inst|PC_stack[6][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N30
cyclonev_lcell_comb \inst|PC_stack[6][8]~feeder (
// Equation(s):
// \inst|PC_stack[6][8]~feeder_combout  = \inst|PC_stack[7][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N32
dffeas \inst|PC_stack[6][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][8]~feeder_combout ),
	.asdata(\inst|PC_stack[5][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N3
cyclonev_lcell_comb \inst|PC_stack[5][8]~feeder (
// Equation(s):
// \inst|PC_stack[5][8]~feeder_combout  = \inst|PC_stack[6][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \inst|PC_stack[5][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][8]~feeder_combout ),
	.asdata(\inst|PC_stack[4][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \inst|PC_stack[4][8]~feeder (
// Equation(s):
// \inst|PC_stack[4][8]~feeder_combout  = \inst|PC_stack[5][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N8
dffeas \inst|PC_stack[4][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][8]~feeder_combout ),
	.asdata(\inst|PC_stack[3][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N0
cyclonev_lcell_comb \inst|PC_stack[3][8]~feeder (
// Equation(s):
// \inst|PC_stack[3][8]~feeder_combout  = \inst|PC_stack[4][8]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N2
dffeas \inst|PC_stack[3][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][8]~feeder_combout ),
	.asdata(\inst|PC_stack[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N9
cyclonev_lcell_comb \inst|PC_stack[2][8]~feeder (
// Equation(s):
// \inst|PC_stack[2][8]~feeder_combout  = \inst|PC_stack[3][8]~q 

	.dataa(!\inst|PC_stack[3][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N46
dffeas \inst|PC_stack[0][8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N35
dffeas \inst|PC_stack[1][8]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][8]~feeder_combout ),
	.asdata(\inst|PC_stack[0][8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[1][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N11
dffeas \inst|PC_stack[2][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][8]~feeder_combout ),
	.asdata(\inst|PC_stack[1][8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N33
cyclonev_lcell_comb \inst|PC_stack[1][8]~feeder (
// Equation(s):
// \inst|PC_stack[1][8]~feeder_combout  = \inst|PC_stack[2][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N34
dffeas \inst|PC_stack[1][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][8]~feeder_combout ),
	.asdata(\inst|PC_stack[0][8]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N45
cyclonev_lcell_comb \inst|PC_stack[0][8]~feeder (
// Equation(s):
// \inst|PC_stack[0][8]~feeder_combout  = ( \inst|PC_stack[1][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][8]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N47
dffeas \inst|PC_stack[0][8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][8]~feeder_combout ),
	.asdata(\inst|PC [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][8] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N6
cyclonev_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = ( \inst|PC_stack[0][8]~q  & ( ((!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector3~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~33_sumout )))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][8]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector3~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~33_sumout ))))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Selector3~0_combout ),
	.datad(!\inst|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector3~1 .extended_lut = "off";
defparam \inst|Selector3~1 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \inst|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N8
dffeas \inst|PC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[8] .is_wysiwyg = "true";
defparam \inst|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N6
cyclonev_lcell_comb \inst|next_mem_addr[8]~8 (
// Equation(s):
// \inst|next_mem_addr[8]~8_combout  = ( \inst|WideNor0~combout  & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|IR [8])) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|PC [8]))) ) ) # ( !\inst|WideNor0~combout  & ( (!\inst|state.fetch~DUPLICATE_q  & 
// (\inst|altsyncram_component|auto_generated|q_a [8])) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|PC [8]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\inst|IR [8]),
	.datac(!\inst|PC [8]),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[8]~8 .extended_lut = "off";
defparam \inst|next_mem_addr[8]~8 .lut_mask = 64'h550F550F330F330F;
defparam \inst|next_mem_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N36
cyclonev_lcell_comb \inst|state~36 (
// Equation(s):
// \inst|state~36_combout  = ( \inst|Selector30~1_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~36 .extended_lut = "off";
defparam \inst|state~36 .lut_mask = 64'h0000000011111111;
defparam \inst|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N37
dffeas \inst|state.ex_addi (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~36_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_addi .is_wysiwyg = "true";
defparam \inst|state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N45
cyclonev_lcell_comb \inst|state~37 (
// Equation(s):
// \inst|state~37_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|altsyncram_component|auto_generated|q_a [12] & (!\inst|altsyncram_component|auto_generated|q_a [15] & \inst|state.decode~DUPLICATE_q )) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~37 .extended_lut = "off";
defparam \inst|state~37 .lut_mask = 64'h0000000000440044;
defparam \inst|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N12
cyclonev_lcell_comb \inst|state~38 (
// Equation(s):
// \inst|state~38_combout  = ( \inst|Selector30~0_combout  & ( \inst|state~37_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|state~37_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~38 .extended_lut = "off";
defparam \inst|state~38 .lut_mask = 64'h0000000000FF00FF;
defparam \inst|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N13
dffeas \inst|state.ex_add (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~38_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_add .is_wysiwyg = "true";
defparam \inst|state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N51
cyclonev_lcell_comb \inst|state~33 (
// Equation(s):
// \inst|state~33_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [15] & ( (\inst|state.decode~DUPLICATE_q  & (!\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|altsyncram_component|auto_generated|q_a [12])) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~33 .extended_lut = "off";
defparam \inst|state~33 .lut_mask = 64'h5000500000000000;
defparam \inst|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N54
cyclonev_lcell_comb \inst|state~35 (
// Equation(s):
// \inst|state~35_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~33_combout  & !\inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|state~33_combout ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~35 .extended_lut = "off";
defparam \inst|state~35 .lut_mask = 64'h0000000050505050;
defparam \inst|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N56
dffeas \inst|state.ex_sub (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~35_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_sub .is_wysiwyg = "true";
defparam \inst|state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N51
cyclonev_lcell_comb \inst|Add1~72 (
// Equation(s):
// \inst|Add1~72_combout  = ( \inst|IR [4] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [4])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a 
// [4])))) ) ) # ( !\inst|IR [4] & ( (!\inst|state.ex_sub~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [4] & !\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [4])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~72 .extended_lut = "off";
defparam \inst|Add1~72 .lut_mask = 64'h3430343034FC34FC;
defparam \inst|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \inst|Add1~71 (
// Equation(s):
// \inst|Add1~71_combout  = ( \inst|altsyncram_component|auto_generated|q_a [3] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|state.ex_add~q ))) # (\inst|state.ex_addi~q  & (\inst|IR [3])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [3] & ( ((\inst|state.ex_addi~q  & \inst|IR [3])) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~71 .extended_lut = "off";
defparam \inst|Add1~71 .lut_mask = 64'h37373737048C048C;
defparam \inst|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N57
cyclonev_lcell_comb \inst|Add1~70 (
// Equation(s):
// \inst|Add1~70_combout  = ( \inst|IR [2] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( !\inst|IR [2] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( \inst|IR [2] & ( 
// !\inst|state.ex_sub~q  & ( ((\inst|altsyncram_component|auto_generated|q_a [2] & \inst|state.ex_add~q )) # (\inst|state.ex_addi~q ) ) ) ) # ( !\inst|IR [2] & ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [2] & \inst|state.ex_add~q )) ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\inst|state.ex_add~q ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~70 .extended_lut = "off";
defparam \inst|Add1~70 .lut_mask = 64'h000A555FF0F0F0F0;
defparam \inst|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N15
cyclonev_lcell_comb \inst|Add1~69 (
// Equation(s):
// \inst|Add1~69_combout  = ( \inst|state.ex_add~q  & ( \inst|IR [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst|state.ex_sub~q ) # (\inst|state.ex_addi~q ))) # (\inst|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst|state.ex_sub~q ))) ) ) ) # ( !\inst|state.ex_add~q  & ( \inst|IR [1] & ( (!\inst|state.ex_sub~q  & ((\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( \inst|state.ex_add~q  & ( 
// !\inst|IR [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst|state.ex_sub~q ))) # (\inst|altsyncram_component|auto_generated|q_a [1] & (!\inst|state.ex_addi~q  & !\inst|state.ex_sub~q )) ) ) ) # ( !\inst|state.ex_add~q  & ( !\inst|IR 
// [1] & ( (!\inst|altsyncram_component|auto_generated|q_a [1] & \inst|state.ex_sub~q ) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|state.ex_sub~q ),
	.datae(!\inst|state.ex_add~q ),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~69 .extended_lut = "off";
defparam \inst|Add1~69 .lut_mask = 64'h00AA50AA0FAA5FAA;
defparam \inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \inst|Add1~64 (
// Equation(s):
// \inst|Add1~64_combout  = ( \inst|state.ex_add~q  & ( \inst|IR [0] & ( (!\inst|state.ex_sub~q  & ((\inst|state.ex_addi~q ) # (\inst|altsyncram_component|auto_generated|q_a [0]))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a 
// [0])) ) ) ) # ( !\inst|state.ex_add~q  & ( \inst|IR [0] & ( (!\inst|state.ex_sub~q  & ((\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( \inst|state.ex_add~q  & ( !\inst|IR [0] & ( 
// (!\inst|state.ex_sub~q  & (\inst|altsyncram_component|auto_generated|q_a [0] & !\inst|state.ex_addi~q )) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( !\inst|state.ex_add~q  & ( !\inst|IR [0] & ( 
// (\inst|state.ex_sub~q  & !\inst|altsyncram_component|auto_generated|q_a [0]) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(!\inst|state.ex_add~q ),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~64 .extended_lut = "off";
defparam \inst|Add1~64 .lut_mask = 64'h30303C3030FC3CFC;
defparam \inst|Add1~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \inst|Add1~67 (
// Equation(s):
// \inst|Add1~67_cout  = CARRY(( \inst|state.ex_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\inst|state.ex_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst|Add1~67_cout ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~67 .extended_lut = "off";
defparam \inst|Add1~67 .lut_mask = 64'h0000000000003333;
defparam \inst|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N3
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))
// \inst|Add1~2  = CARRY(( (\inst|AC [0] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~64_combout  ) + ( \inst|Add1~67_cout  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|AC [0]),
	.datad(!\inst|state.ex_add~q ),
	.datae(gnd),
	.dataf(!\inst|Add1~64_combout ),
	.datag(gnd),
	.cin(\inst|Add1~67_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(\inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h0000FF000000070F;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N6
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \inst|Add1~69_combout  ) + ( (\inst|AC [1] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~2  ))
// \inst|Add1~6  = CARRY(( \inst|Add1~69_combout  ) + ( (\inst|AC [1] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~2  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~69_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(\inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N9
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( (\inst|AC [2] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~70_combout  ) + ( \inst|Add1~6  ))
// \inst|Add1~10  = CARRY(( (\inst|AC [2] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~70_combout  ) + ( \inst|Add1~6  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst|Add1~70_combout ),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( \inst|Add1~71_combout  ) + ( (\inst|AC [3] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~10  ))
// \inst|Add1~14  = CARRY(( \inst|Add1~71_combout  ) + ( (\inst|AC [3] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~10  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|Add1~71_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N15
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( (\inst|AC [4] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~72_combout  ) + ( \inst|Add1~14  ))
// \inst|Add1~18  = CARRY(( (\inst|AC [4] & (((\inst|state.ex_sub~q ) # (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~72_combout  ) + ( \inst|Add1~14  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_add~q ),
	.datac(!\inst|state.ex_sub~q ),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|Add1~72_combout ),
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N39
cyclonev_lcell_comb \inst|state~44 (
// Equation(s):
// \inst|state~44_combout  = ( \inst|Selector30~0_combout  & ( (\inst|state.decode~DUPLICATE_q  & (!\inst|altsyncram_component|auto_generated|q_a [11] & (\inst|altsyncram_component|auto_generated|q_a [15] & \inst|altsyncram_component|auto_generated|q_a 
// [12]))) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~44 .extended_lut = "off";
defparam \inst|state~44 .lut_mask = 64'h0000000000040004;
defparam \inst|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N40
dffeas \inst|state.ex_in~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~44_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_in~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N25
dffeas \inst|state.ex_in2~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_in2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N50
dffeas \inst4|COUNT[0]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \inst4|COUNT[0]~0 (
// Equation(s):
// \inst4|COUNT[0]~0_combout  = ( !\inst4|COUNT[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|COUNT[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|COUNT[0]~0 .extended_lut = "off";
defparam \inst4|COUNT[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst4|COUNT[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N49
dffeas \inst4|COUNT[0] (
	.clk(\inst5|clock_10Hz~q ),
	.d(gnd),
	.asdata(\inst4|COUNT[0]~0_combout ),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[0] .is_wysiwyg = "true";
defparam \inst4|COUNT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N0
cyclonev_lcell_comb \inst4|Add0~1 (
// Equation(s):
// \inst4|Add0~1_sumout  = SUM(( \inst4|COUNT [0] ) + ( \inst4|COUNT[1]~DUPLICATE_q  ) + ( !VCC ))
// \inst4|Add0~2  = CARRY(( \inst4|COUNT [0] ) + ( \inst4|COUNT[1]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT[1]~DUPLICATE_q ),
	.datad(!\inst4|COUNT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~1_sumout ),
	.cout(\inst4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~1 .extended_lut = "off";
defparam \inst4|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N3
cyclonev_lcell_comb \inst4|Add0~5 (
// Equation(s):
// \inst4|Add0~5_sumout  = SUM(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))
// \inst4|Add0~6  = CARRY(( \inst4|COUNT [2] ) + ( GND ) + ( \inst4|Add0~2  ))

	.dataa(!\inst4|COUNT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~5_sumout ),
	.cout(\inst4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~5 .extended_lut = "off";
defparam \inst4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N5
dffeas \inst4|COUNT[2] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[2] .is_wysiwyg = "true";
defparam \inst4|COUNT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N6
cyclonev_lcell_comb \inst4|Add0~9 (
// Equation(s):
// \inst4|Add0~9_sumout  = SUM(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))
// \inst4|Add0~10  = CARRY(( \inst4|COUNT [3] ) + ( GND ) + ( \inst4|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~9_sumout ),
	.cout(\inst4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~9 .extended_lut = "off";
defparam \inst4|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N8
dffeas \inst4|COUNT[3] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[3] .is_wysiwyg = "true";
defparam \inst4|COUNT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N9
cyclonev_lcell_comb \inst4|Add0~13 (
// Equation(s):
// \inst4|Add0~13_sumout  = SUM(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))
// \inst4|Add0~14  = CARRY(( \inst4|COUNT [4] ) + ( GND ) + ( \inst4|Add0~10  ))

	.dataa(!\inst4|COUNT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~13_sumout ),
	.cout(\inst4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~13 .extended_lut = "off";
defparam \inst4|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N10
dffeas \inst4|COUNT[4] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[4] .is_wysiwyg = "true";
defparam \inst4|COUNT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N12
cyclonev_lcell_comb \inst4|Add0~17 (
// Equation(s):
// \inst4|Add0~17_sumout  = SUM(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))
// \inst4|Add0~18  = CARRY(( \inst4|COUNT [5] ) + ( GND ) + ( \inst4|Add0~14  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~17_sumout ),
	.cout(\inst4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~17 .extended_lut = "off";
defparam \inst4|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N14
dffeas \inst4|COUNT[5] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[5] .is_wysiwyg = "true";
defparam \inst4|COUNT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N15
cyclonev_lcell_comb \inst4|Add0~21 (
// Equation(s):
// \inst4|Add0~21_sumout  = SUM(( \inst4|COUNT[6]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~18  ))
// \inst4|Add0~22  = CARRY(( \inst4|COUNT[6]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~21_sumout ),
	.cout(\inst4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~21 .extended_lut = "off";
defparam \inst4|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N17
dffeas \inst4|COUNT[6]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N18
cyclonev_lcell_comb \inst4|Add0~25 (
// Equation(s):
// \inst4|Add0~25_sumout  = SUM(( \inst4|COUNT[7]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~22  ))
// \inst4|Add0~26  = CARRY(( \inst4|COUNT[7]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~22  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~25_sumout ),
	.cout(\inst4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~25 .extended_lut = "off";
defparam \inst4|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N19
dffeas \inst4|COUNT[7]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N21
cyclonev_lcell_comb \inst4|Add0~29 (
// Equation(s):
// \inst4|Add0~29_sumout  = SUM(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~26  ))
// \inst4|Add0~30  = CARRY(( \inst4|COUNT [8] ) + ( GND ) + ( \inst4|Add0~26  ))

	.dataa(!\inst4|COUNT [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~29_sumout ),
	.cout(\inst4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~29 .extended_lut = "off";
defparam \inst4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N23
dffeas \inst4|COUNT[8] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[8] .is_wysiwyg = "true";
defparam \inst4|COUNT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N24
cyclonev_lcell_comb \inst4|Add0~33 (
// Equation(s):
// \inst4|Add0~33_sumout  = SUM(( \inst4|COUNT[9]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~30  ))
// \inst4|Add0~34  = CARRY(( \inst4|COUNT[9]~DUPLICATE_q  ) + ( GND ) + ( \inst4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|COUNT[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~33_sumout ),
	.cout(\inst4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~33 .extended_lut = "off";
defparam \inst4|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N25
dffeas \inst4|COUNT[9]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N27
cyclonev_lcell_comb \inst4|Add0~37 (
// Equation(s):
// \inst4|Add0~37_sumout  = SUM(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~34  ))
// \inst4|Add0~38  = CARRY(( \inst4|COUNT [10] ) + ( GND ) + ( \inst4|Add0~34  ))

	.dataa(!\inst4|COUNT [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~37_sumout ),
	.cout(\inst4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~37 .extended_lut = "off";
defparam \inst4|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N29
dffeas \inst4|COUNT[10] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[10] .is_wysiwyg = "true";
defparam \inst4|COUNT[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N30
cyclonev_lcell_comb \inst4|Add0~41 (
// Equation(s):
// \inst4|Add0~41_sumout  = SUM(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~38  ))
// \inst4|Add0~42  = CARRY(( \inst4|COUNT [11] ) + ( GND ) + ( \inst4|Add0~38  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~41_sumout ),
	.cout(\inst4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~41 .extended_lut = "off";
defparam \inst4|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N32
dffeas \inst4|COUNT[11] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[11] .is_wysiwyg = "true";
defparam \inst4|COUNT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N33
cyclonev_lcell_comb \inst4|Add0~45 (
// Equation(s):
// \inst4|Add0~45_sumout  = SUM(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~42  ))
// \inst4|Add0~46  = CARRY(( \inst4|COUNT [12] ) + ( GND ) + ( \inst4|Add0~42  ))

	.dataa(!\inst4|COUNT [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~45_sumout ),
	.cout(\inst4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~45 .extended_lut = "off";
defparam \inst4|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N35
dffeas \inst4|COUNT[12] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[12] .is_wysiwyg = "true";
defparam \inst4|COUNT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N36
cyclonev_lcell_comb \inst4|Add0~49 (
// Equation(s):
// \inst4|Add0~49_sumout  = SUM(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))
// \inst4|Add0~50  = CARRY(( \inst4|COUNT [13] ) + ( GND ) + ( \inst4|Add0~46  ))

	.dataa(!\inst4|COUNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~49_sumout ),
	.cout(\inst4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~49 .extended_lut = "off";
defparam \inst4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \inst4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N38
dffeas \inst4|COUNT[13] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[13] .is_wysiwyg = "true";
defparam \inst4|COUNT[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N39
cyclonev_lcell_comb \inst4|Add0~53 (
// Equation(s):
// \inst4|Add0~53_sumout  = SUM(( \inst4|COUNT [14] ) + ( GND ) + ( \inst4|Add0~50  ))
// \inst4|Add0~54  = CARRY(( \inst4|COUNT [14] ) + ( GND ) + ( \inst4|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|COUNT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~53_sumout ),
	.cout(\inst4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~53 .extended_lut = "off";
defparam \inst4|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N41
dffeas \inst4|COUNT[14] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[14] .is_wysiwyg = "true";
defparam \inst4|COUNT[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N42
cyclonev_lcell_comb \inst4|Add0~57 (
// Equation(s):
// \inst4|Add0~57_sumout  = SUM(( \inst4|COUNT [15] ) + ( GND ) + ( \inst4|Add0~54  ))

	.dataa(gnd),
	.datab(!\inst4|COUNT [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|Add0~57 .extended_lut = "off";
defparam \inst4|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \inst4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N44
dffeas \inst4|COUNT[15] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[15] .is_wysiwyg = "true";
defparam \inst4|COUNT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N21
cyclonev_lcell_comb \inst4|IO_COUNT[15] (
// Equation(s):
// \inst4|IO_COUNT [15] = ( \inst4|COUNT [15] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [15]) ) ) # ( !\inst4|COUNT [15] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [15]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(gnd),
	.datad(!\inst4|IO_COUNT [15]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[15] .extended_lut = "off";
defparam \inst4|IO_COUNT[15] .lut_mask = 64'h00330033CCFFCCFF;
defparam \inst4|IO_COUNT[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \inst|state~40 (
// Equation(s):
// \inst|state~40_combout  = ( \inst|Selector30~1_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~40 .extended_lut = "off";
defparam \inst|state~40 .lut_mask = 64'h0000000044444444;
defparam \inst|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N40
dffeas \inst|state.ex_and (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~40_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_and .is_wysiwyg = "true";
defparam \inst|state.ex_and .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N3
cyclonev_lcell_comb \inst|state~42 (
// Equation(s):
// \inst|state~42_combout  = ( \inst|state~41_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~42 .extended_lut = "off";
defparam \inst|state~42 .lut_mask = 64'h0000000044444444;
defparam \inst|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N4
dffeas \inst|state.ex_or (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~42_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_or .is_wysiwyg = "true";
defparam \inst|state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N39
cyclonev_lcell_comb \inst|Selector12~5 (
// Equation(s):
// \inst|Selector12~5_combout  = ( !\inst|state.ex_load~q  & ( (!\inst|state.ex_or~q  & ((!\inst|AC [15]) # (!\inst|state.ex_and~q ))) ) )

	.dataa(gnd),
	.datab(!\inst|AC [15]),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~5 .extended_lut = "off";
defparam \inst|Selector12~5 .lut_mask = 64'hFC00FC0000000000;
defparam \inst|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N33
cyclonev_lcell_comb \inst|state~39 (
// Equation(s):
// \inst|state~39_combout  = ( \inst|state~37_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~39 .extended_lut = "off";
defparam \inst|state~39 .lut_mask = 64'h0000000044444444;
defparam \inst|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N34
dffeas \inst|state.ex_xor (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~39_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_xor .is_wysiwyg = "true";
defparam \inst|state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N59
dffeas \inst|IR[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[10] .is_wysiwyg = "true";
defparam \inst|IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N0
cyclonev_lcell_comb \inst|state~43 (
// Equation(s):
// \inst|state~43_combout  = ( \inst|state.decode~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & (\inst|altsyncram_component|auto_generated|q_a [11] & 
// (\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst|state.decode~DUPLICATE_q ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~43 .extended_lut = "off";
defparam \inst|state~43 .lut_mask = 64'h0000000000000002;
defparam \inst|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N1
dffeas \inst|state.ex_loadi (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi .is_wysiwyg = "true";
defparam \inst|state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N27
cyclonev_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = ( \inst|state.ex_loadi~q  & ( \inst|IR [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~0 .extended_lut = "off";
defparam \inst|Selector16~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N24
cyclonev_lcell_comb \inst|Selector12~6 (
// Equation(s):
// \inst|Selector12~6_combout  = ( !\inst|state.ex_or~q  & ( \inst|AC [15] & ( (!\inst|Selector16~0_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [15] & ((!\inst|state.ex_xor~q ))) # (\inst|altsyncram_component|auto_generated|q_a [15] & 
// (\inst|Selector12~5_combout )))) ) ) ) # ( \inst|state.ex_or~q  & ( !\inst|AC [15] & ( (!\inst|Selector16~0_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [15]) # ((\inst|Selector12~5_combout  & !\inst|state.ex_xor~q )))) ) ) ) # ( 
// !\inst|state.ex_or~q  & ( !\inst|AC [15] & ( (!\inst|Selector16~0_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [15]) # ((\inst|Selector12~5_combout  & !\inst|state.ex_xor~q )))) ) ) )

	.dataa(!\inst|Selector12~5_combout ),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|Selector16~0_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\inst|state.ex_or~q ),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~6 .extended_lut = "off";
defparam \inst|Selector12~6 .lut_mask = 64'hF040F040C0500000;
defparam \inst|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N18
cyclonev_lcell_comb \inst|Selector12~7 (
// Equation(s):
// \inst|Selector12~7_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst|Selector12~6_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|AC [15]))) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( 
// (\inst|Selector12~6_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst4|IO_COUNT [15]))) ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst|Selector12~6_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|AC [15]))) ) ) ) 
// # ( !\inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( \inst|Selector12~6_combout  ) ) )

	.dataa(!\inst|state.ex_in2~DUPLICATE_q ),
	.datab(!\inst4|IO_COUNT [15]),
	.datac(!\inst|Selector12~6_combout ),
	.datad(!\inst|AC [15]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~7 .extended_lut = "off";
defparam \inst|Selector12~7 .lut_mask = 64'h0F0F0F0A0E0E0F0A;
defparam \inst|Selector12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N48
cyclonev_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_add~q  & !\inst|state.ex_addi~q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~0 .extended_lut = "off";
defparam \inst|WideOr3~0 .lut_mask = 64'h8888888800000000;
defparam \inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N42
cyclonev_lcell_comb \inst|Selector12~1 (
// Equation(s):
// \inst|Selector12~1_combout  = ( \inst|AC [15] & ( ((\inst3|BEEP_EN~0_combout  & !\inst|IR [3])) # (\inst|IR [4]) ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(!\inst3|BEEP_EN~0_combout ),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~1 .extended_lut = "off";
defparam \inst|Selector12~1 .lut_mask = 64'h000000003F333F33;
defparam \inst|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N15
cyclonev_lcell_comb \inst|state~34 (
// Equation(s):
// \inst|state~34_combout  = ( \inst|state~33_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~34 .extended_lut = "off";
defparam \inst|state~34 .lut_mask = 64'h0000000011111111;
defparam \inst|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N16
dffeas \inst|state.ex_shift (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~34_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_shift .is_wysiwyg = "true";
defparam \inst|state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \inst4|IO_COUNT[10] (
// Equation(s):
// \inst4|IO_COUNT [10] = ( \inst4|COUNT [10] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [10]) ) ) # ( !\inst4|COUNT [10] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [10]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[10] .extended_lut = "off";
defparam \inst4|IO_COUNT[10] .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst4|IO_COUNT[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N24
cyclonev_lcell_comb \inst|Selector17~2 (
// Equation(s):
// \inst|Selector17~2_combout  = ( \inst|AC [10] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_load~q )) ) ) # ( !\inst|AC [10] & ( (!\inst|state.ex_or~q  & !\inst|state.ex_load~q ) ) )

	.dataa(!\inst|state.ex_and~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~2 .extended_lut = "off";
defparam \inst|Selector17~2 .lut_mask = 64'hC0C0C0C080808080;
defparam \inst|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \inst|Selector17~3 (
// Equation(s):
// \inst|Selector17~3_combout  = ( !\inst|Selector16~0_combout  & ( \inst|AC [10] & ( (!\inst|state.ex_or~q  & ((!\inst|altsyncram_component|auto_generated|q_a [10] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [10] & 
// ((\inst|Selector17~2_combout ))))) ) ) ) # ( !\inst|Selector16~0_combout  & ( !\inst|AC [10] & ( (!\inst|altsyncram_component|auto_generated|q_a [10]) # ((!\inst|state.ex_xor~q  & \inst|Selector17~2_combout )) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|Selector17~2_combout ),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|Selector16~0_combout ),
	.dataf(!\inst|AC [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~3 .extended_lut = "off";
defparam \inst|Selector17~3 .lut_mask = 64'hAEAE00008D000000;
defparam \inst|Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N48
cyclonev_lcell_comb \inst|Selector17~4 (
// Equation(s):
// \inst|Selector17~4_combout  = ( \inst3|TIMER_EN~combout  & ( \inst|IO_WRITE_int~q  & ( (\inst|Selector17~3_combout  & ((!\inst|AC [10]) # (!\inst|state.ex_in2~DUPLICATE_q ))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( \inst|IO_WRITE_int~q  & ( 
// (\inst|Selector17~3_combout  & ((!\inst|AC [10]) # (!\inst|state.ex_in2~DUPLICATE_q ))) ) ) ) # ( \inst3|TIMER_EN~combout  & ( !\inst|IO_WRITE_int~q  & ( (\inst|Selector17~3_combout  & ((!\inst4|IO_COUNT [10]) # (!\inst|state.ex_in2~DUPLICATE_q ))) ) ) ) 
// # ( !\inst3|TIMER_EN~combout  & ( !\inst|IO_WRITE_int~q  & ( \inst|Selector17~3_combout  ) ) )

	.dataa(!\inst4|IO_COUNT [10]),
	.datab(!\inst|AC [10]),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|Selector17~3_combout ),
	.datae(!\inst3|TIMER_EN~combout ),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~4 .extended_lut = "off";
defparam \inst|Selector17~4 .lut_mask = 64'h00FF00FA00FC00FC;
defparam \inst|Selector17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N51
cyclonev_lcell_comb \inst|Add1~78 (
// Equation(s):
// \inst|Add1~78_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & ((\inst|altsyncram_component|auto_generated|q_a [10])))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [10])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~78 .extended_lut = "off";
defparam \inst|Add1~78 .lut_mask = 64'h03470347FF00FF00;
defparam \inst|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \inst|Add1~77 (
// Equation(s):
// \inst|Add1~77_combout  = ( \inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & (\inst|IR [9])) # (\inst|state.ex_sub~q  & ((!\inst|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & 
// (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [9])) # (\inst|state.ex_sub~q  & ((!\inst|altsyncram_component|auto_generated|q_a [9]))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|IR [9]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~77 .extended_lut = "off";
defparam \inst|Add1~77 .lut_mask = 64'h334433443F0C3F0C;
defparam \inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N3
cyclonev_lcell_comb \inst|Add1~76 (
// Equation(s):
// \inst|Add1~76_combout  = ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|state.ex_add~q ))) # (\inst|state.ex_addi~q  & (\inst|IR [8])))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [8] & ( ((\inst|state.ex_addi~q  & \inst|IR [8])) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|IR [8]),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|state.ex_sub~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~76 .extended_lut = "off";
defparam \inst|Add1~76 .lut_mask = 64'h11FF11FF1B001B00;
defparam \inst|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N2
dffeas \inst|state.ex_loadi~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~43_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_loadi~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_loadi~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.ex_loadi~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N18
cyclonev_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = ( !\inst|state.ex_or~q  & ( \inst|AC [7] & ( (!\inst|IR [7] & ((!\inst|state.ex_xor~q ) # ((\inst|altsyncram_component|auto_generated|q_a [7])))) # (\inst|IR [7] & (!\inst|state.ex_loadi~DUPLICATE_q  & ((!\inst|state.ex_xor~q 
// ) # (\inst|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( \inst|state.ex_or~q  & ( !\inst|AC [7] & ( (!\inst|IR [7] & ((!\inst|state.ex_xor~q ) # ((!\inst|altsyncram_component|auto_generated|q_a [7])))) # (\inst|IR [7] & 
// (!\inst|state.ex_loadi~DUPLICATE_q  & ((!\inst|state.ex_xor~q ) # (!\inst|altsyncram_component|auto_generated|q_a [7])))) ) ) ) # ( !\inst|state.ex_or~q  & ( !\inst|AC [7] & ( (!\inst|IR [7] & ((!\inst|state.ex_xor~q ) # 
// ((!\inst|altsyncram_component|auto_generated|q_a [7])))) # (\inst|IR [7] & (!\inst|state.ex_loadi~DUPLICATE_q  & ((!\inst|state.ex_xor~q ) # (!\inst|altsyncram_component|auto_generated|q_a [7])))) ) ) )

	.dataa(!\inst|IR [7]),
	.datab(!\inst|state.ex_xor~q ),
	.datac(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\inst|state.ex_or~q ),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~2 .extended_lut = "off";
defparam \inst|Selector20~2 .lut_mask = 64'hFAC8FAC8C8FA0000;
defparam \inst|Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N27
cyclonev_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = ( \inst|AC [7] & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) # ( !\inst|AC [7] & ( (!\inst|state.ex_load~q  & !\inst|state.ex_or~q ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~1 .extended_lut = "off";
defparam \inst|Selector20~1 .lut_mask = 64'hF000F000C000C000;
defparam \inst|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N51
cyclonev_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = ( \inst|IR [4] & ( (\inst|IR [3] & \inst|state.ex_shift~q ) ) )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|state.ex_shift~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~0 .extended_lut = "off";
defparam \inst|Selector27~0 .lut_mask = 64'h0000000011111111;
defparam \inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = ( \inst|altsyncram_component|auto_generated|q_a [7] & ( (\inst|Selector20~2_combout  & (\inst|Selector20~1_combout  & ((!\inst|AC [15]) # (!\inst|Selector27~0_combout )))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [7] & ( (\inst|Selector20~2_combout  & ((!\inst|AC [15]) # (!\inst|Selector27~0_combout ))) ) )

	.dataa(!\inst|Selector20~2_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|Selector20~1_combout ),
	.datad(!\inst|Selector27~0_combout ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~3 .extended_lut = "off";
defparam \inst|Selector20~3 .lut_mask = 64'h5544554405040504;
defparam \inst|Selector20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \inst|Add1~75 (
// Equation(s):
// \inst|Add1~75_combout  = ( \inst|IR [7] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( !\inst|IR [7] & ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [7] ) ) ) # ( \inst|IR [7] & ( 
// !\inst|state.ex_sub~q  & ( ((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [7])) # (\inst|state.ex_addi~q ) ) ) ) # ( !\inst|IR [7] & ( !\inst|state.ex_sub~q  & ( (\inst|state.ex_add~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [7] & !\inst|state.ex_addi~q )) ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(!\inst|IR [7]),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~75 .extended_lut = "off";
defparam \inst|Add1~75 .lut_mask = 64'h050005FFF0F0F0F0;
defparam \inst|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N57
cyclonev_lcell_comb \inst|Add1~74 (
// Equation(s):
// \inst|Add1~74_combout  = ( \inst|state.ex_sub~q  & ( !\inst|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\inst|state.ex_sub~q  & ( (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & (\inst|altsyncram_component|auto_generated|q_a [6]))) # 
// (\inst|state.ex_addi~q  & (((\inst|IR [6])))) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|state.ex_sub~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~74 .extended_lut = "off";
defparam \inst|Add1~74 .lut_mask = 64'h04370437F0F0F0F0;
defparam \inst|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[23]~15 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[23]~15_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & (\inst|AC [6])) # (\inst|IR [4] & ((\inst|AC [8]))) ) ) # ( !\inst|IR [0] & ( \inst|AC [7] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [7]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .lut_mask = 64'h0F0F0F0F22772277;
defparam \inst|shifter|auto_generated|sbit_w[23]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[19]~20 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[19]~20_combout  = ( \inst|AC [3] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & (\inst|AC [2])) # (\inst|IR [4] & ((\inst|AC [4])))) ) ) # ( !\inst|AC [3] & ( (\inst|IR [0] & ((!\inst|IR [4] & (\inst|AC [2])) # (\inst|IR [4] & 
// ((\inst|AC [4]))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|IR [0]),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[19]~20 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[19]~20 .lut_mask = 64'h02070207F2F7F2F7;
defparam \inst|shifter|auto_generated|sbit_w[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [9],\inst|AC [8],\inst|AC [7],\inst|AC [5],\inst|AC [1]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "BeepTest1.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_5k24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108000004010002C03180033E10818067C21630006318C6318C6318C6318C6318C6318C6018C0018C035";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "80031806B0006300D6318C6318C6318C6318C6318C031800318C6318C631806B0006300C6000C601AC0018C034006318C6318C6318C6318C6318C031800318C6318C631806B0006300C6000C601AC0018C0358C6318C6318C6318C631806B0006318C6318C6300D6000C6018C0018C0318003180630006318C6318C6318C6318C6318C6300C6000C601AC0018C03580031806B18C6318C6318C6318C6318C6018C0018C6318C6318C0358003180630006300D6000C601A00318C6318C6318C6318C6318C6018C0018C6318C6318C0358003180630006300D6000C601AC6318C6318C6318C6318C035800318C6318C631806B0006300C6000C6018C0018C03000";
// synopsys translate_on

// Location: FF_X42_Y27_N56
dffeas \inst|IR[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[5] .is_wysiwyg = "true";
defparam \inst|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N15
cyclonev_lcell_comb \inst|Add1~73 (
// Equation(s):
// \inst|Add1~73_combout  = ( \inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & ((\inst|altsyncram_component|auto_generated|q_a [5]))) # (\inst|state.ex_addi~q  & (\inst|IR [5])))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [5])))) ) ) # ( !\inst|state.ex_add~q  & ( (!\inst|state.ex_sub~q  & (\inst|IR [5] & ((\inst|state.ex_addi~q )))) # (\inst|state.ex_sub~q  & (((!\inst|altsyncram_component|auto_generated|q_a [5])))) ) )

	.dataa(!\inst|state.ex_sub~q ),
	.datab(!\inst|IR [5]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_add~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~73 .extended_lut = "off";
defparam \inst|Add1~73 .lut_mask = 64'h507250725A725A72;
defparam \inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N18
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( \inst|Add1~73_combout  ) + ( (\inst|AC [5] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~18  ))
// \inst|Add1~22  = CARRY(( \inst|Add1~73_combout  ) + ( (\inst|AC [5] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~18  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~73_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[32]~11 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[32]~11_combout  = ( !\inst|IR [1] & ( (!\inst|IR [0] & (((\inst|AC [0])))) # (\inst|IR [0] & (\inst|AC [1] & ((\inst|IR [4])))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|AC [1]),
	.datac(!\inst|AC [0]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .lut_mask = 64'h0A1B0A1B00000000;
defparam \inst|shifter|auto_generated|sbit_w[32]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[20]~7 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[20]~7_combout  = ( \inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [4])) # (\inst|IR [0] & ((\inst|AC [5]))) ) ) # ( !\inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [4])) # (\inst|IR [0] & ((\inst|AC [3]))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|AC [4]),
	.datac(!\inst|AC [3]),
	.datad(!\inst|AC [5]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .lut_mask = 64'h2727272722772277;
defparam \inst|shifter|auto_generated|sbit_w[20]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[18]~8 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[18]~8_combout  = ( \inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [2])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [1]))) ) ) # ( !\inst|AC [3] & ( (!\inst|IR [0] & (((\inst|AC [2])))) # (\inst|IR [0] & (\inst|AC 
// [1] & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|IR [0]),
	.datab(!\inst|AC [1]),
	.datac(!\inst|AC [2]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \inst|shifter|auto_generated|sbit_w[18]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[22]~2 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[22]~2_combout  = ( \inst|IR [4] & ( \inst|IR [0] & ( \inst|AC [7] ) ) ) # ( !\inst|IR [4] & ( \inst|IR [0] & ( \inst|AC [5] ) ) ) # ( \inst|IR [4] & ( !\inst|IR [0] & ( \inst|AC [6] ) ) ) # ( !\inst|IR [4] & ( !\inst|IR 
// [0] & ( \inst|AC [6] ) ) )

	.dataa(!\inst|AC [7]),
	.datab(!\inst|AC [5]),
	.datac(!\inst|AC [6]),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .lut_mask = 64'h0F0F0F0F33335555;
defparam \inst|shifter|auto_generated|sbit_w[22]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N21
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[36]~9 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[36]~9_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout )) # (\inst|IR [1] & (((\inst|IR [4]) # 
// (\inst|shifter|auto_generated|sbit_w[18]~8_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout )) # (\inst|IR [1] & 
// (((\inst|shifter|auto_generated|sbit_w[18]~8_combout  & !\inst|IR [4])))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .lut_mask = 64'h2722272227772777;
defparam \inst|shifter|auto_generated|sbit_w[36]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N27
cyclonev_lcell_comb \inst|Selector15~1 (
// Equation(s):
// \inst|Selector15~1_combout  = ( \inst|IR [4] & ( \inst|AC [15] ) ) # ( !\inst|IR [4] & ( (!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[36]~9_combout ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[32]~11_combout )) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datac(!\inst|AC [15]),
	.datad(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~1 .extended_lut = "off";
defparam \inst|Selector15~1 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \inst|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[17]~23 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[17]~23_combout  = ( \inst|AC [1] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [0]))) # (\inst|IR [4] & (\inst|AC [2]))) ) ) # ( !\inst|AC [1] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [0]))) # (\inst|IR [4] 
// & (\inst|AC [2])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [2]),
	.datac(!\inst|AC [0]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[17]~23 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[17]~23 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \inst|shifter|auto_generated|sbit_w[17]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[35]~34 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[35]~34_combout  = ( \inst|IR [4] & ( \inst|IR [1] & ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  ) ) ) # ( !\inst|IR [4] & ( \inst|IR [1] & ( \inst|shifter|auto_generated|sbit_w[17]~23_combout  ) ) ) # ( 
// \inst|IR [4] & ( !\inst|IR [1] & ( \inst|shifter|auto_generated|sbit_w[19]~20_combout  ) ) ) # ( !\inst|IR [4] & ( !\inst|IR [1] & ( \inst|shifter|auto_generated|sbit_w[19]~20_combout  ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datad(gnd),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[35]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[35]~34 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[35]~34 .lut_mask = 64'h5555555533330F0F;
defparam \inst|shifter|auto_generated|sbit_w[35]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N27
cyclonev_lcell_comb \inst|Selector16~2 (
// Equation(s):
// \inst|Selector16~2_combout  = ( \inst|IR [4] & ( (\inst|IR [3] & \inst|AC [15]) ) ) # ( !\inst|IR [4] & ( (!\inst|IR [2] & (\inst|IR [3] & \inst|shifter|auto_generated|sbit_w[35]~34_combout )) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|shifter|auto_generated|sbit_w[35]~34_combout ),
	.datad(!\inst|AC [15]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~2 .extended_lut = "off";
defparam \inst|Selector16~2 .lut_mask = 64'h0202020200330033;
defparam \inst|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N30
cyclonev_lcell_comb \inst|Selector16~3 (
// Equation(s):
// \inst|Selector16~3_combout  = ( \inst|AC [11] & ( (!\inst|state.ex_load~q  & (!\inst|state.ex_or~q  & !\inst|state.ex_and~q )) ) ) # ( !\inst|AC [11] & ( (!\inst|state.ex_load~q  & !\inst|state.ex_or~q ) ) )

	.dataa(!\inst|state.ex_load~q ),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~3 .extended_lut = "off";
defparam \inst|Selector16~3 .lut_mask = 64'h8888888880808080;
defparam \inst|Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \inst|Selector16~4 (
// Equation(s):
// \inst|Selector16~4_combout  = ( \inst|state.ex_xor~q  & ( \inst|Selector16~3_combout  & ( (!\inst|Selector16~0_combout  & ((!\inst|AC [11] & (!\inst|altsyncram_component|auto_generated|q_a [11])) # (\inst|AC [11] & 
// (\inst|altsyncram_component|auto_generated|q_a [11] & !\inst|state.ex_or~q )))) ) ) ) # ( !\inst|state.ex_xor~q  & ( \inst|Selector16~3_combout  & ( (!\inst|Selector16~0_combout  & ((!\inst|AC [11]) # (!\inst|state.ex_or~q ))) ) ) ) # ( 
// \inst|state.ex_xor~q  & ( !\inst|Selector16~3_combout  & ( (!\inst|Selector16~0_combout  & (!\inst|AC [11] & !\inst|altsyncram_component|auto_generated|q_a [11])) ) ) ) # ( !\inst|state.ex_xor~q  & ( !\inst|Selector16~3_combout  & ( 
// (!\inst|Selector16~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [11] & ((!\inst|AC [11]) # (!\inst|state.ex_or~q )))) ) ) )

	.dataa(!\inst|Selector16~0_combout ),
	.datab(!\inst|AC [11]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|state.ex_or~q ),
	.datae(!\inst|state.ex_xor~q ),
	.dataf(!\inst|Selector16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~4 .extended_lut = "off";
defparam \inst|Selector16~4 .lut_mask = 64'hA0808080AA888280;
defparam \inst|Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N24
cyclonev_lcell_comb \inst4|IO_COUNT[11] (
// Equation(s):
// \inst4|IO_COUNT [11] = ( \inst4|COUNT [11] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [11]) ) ) # ( !\inst4|COUNT [11] & ( (\inst4|IO_COUNT [11] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [11]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[11] .extended_lut = "off";
defparam \inst4|IO_COUNT[11] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N24
cyclonev_lcell_comb \inst|Selector16~5 (
// Equation(s):
// \inst|Selector16~5_combout  = ( \inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [11] & ( (\inst|Selector16~4_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # ((\inst|IO_WRITE_int~q  & !\inst|AC [11])))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT 
// [11] & ( (\inst|Selector16~4_combout  & ((!\inst|IO_WRITE_int~q ) # ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|AC [11])))) ) ) ) # ( \inst3|TIMER_EN~combout  & ( !\inst4|IO_COUNT [11] & ( (\inst|Selector16~4_combout  & ((!\inst|IO_WRITE_int~q ) # 
// ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|AC [11])))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( !\inst4|IO_COUNT [11] & ( (\inst|Selector16~4_combout  & ((!\inst|IO_WRITE_int~q ) # ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|AC [11])))) ) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst|Selector16~4_combout ),
	.datad(!\inst|AC [11]),
	.datae(!\inst3|TIMER_EN~combout ),
	.dataf(!\inst4|IO_COUNT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~5 .extended_lut = "off";
defparam \inst|Selector16~5 .lut_mask = 64'h0F0E0F0E0F0E0D0C;
defparam \inst|Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N51
cyclonev_lcell_comb \inst|Add1~79 (
// Equation(s):
// \inst|Add1~79_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [10]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [11] & ( ((\inst|state.ex_addi~q  & \inst|IR [10])) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_addi~q ),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~79 .extended_lut = "off";
defparam \inst|Add1~79 .lut_mask = 64'h333F333F404C404C;
defparam \inst|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N33
cyclonev_lcell_comb \inst|Add1~41 (
// Equation(s):
// \inst|Add1~41_sumout  = SUM(( (\inst|AC [10] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~78_combout  ) + ( \inst|Add1~38  ))
// \inst|Add1~42  = CARRY(( (\inst|AC [10] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~78_combout  ) + ( \inst|Add1~38  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst|Add1~78_combout ),
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~41_sumout ),
	.cout(\inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~41 .extended_lut = "off";
defparam \inst|Add1~41 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N36
cyclonev_lcell_comb \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_sumout  = SUM(( (\inst|AC [11] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~79_combout  ) + ( \inst|Add1~42  ))
// \inst|Add1~46  = CARRY(( (\inst|AC [11] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~79_combout  ) + ( \inst|Add1~42  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [11]),
	.datae(gnd),
	.dataf(!\inst|Add1~79_combout ),
	.datag(gnd),
	.cin(\inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~45_sumout ),
	.cout(\inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~45 .extended_lut = "off";
defparam \inst|Add1~45 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~29 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~29_combout  = ( \inst|AC [15] & ( \inst|IR [4] ) )

	.dataa(!\inst|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~29 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~29 .lut_mask = 64'h0000000055555555;
defparam \inst|shifter|auto_generated|sbit_w[59]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \inst4|IO_COUNT[14] (
// Equation(s):
// \inst4|IO_COUNT [14] = ( \inst4|COUNT [14] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [14]) ) ) # ( !\inst4|COUNT [14] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [14]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[14] .extended_lut = "off";
defparam \inst4|IO_COUNT[14] .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst4|IO_COUNT[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \inst|Selector13~2 (
// Equation(s):
// \inst|Selector13~2_combout  = ( !\inst|state.ex_load~q  & ( (!\inst|state.ex_or~q  & ((!\inst|state.ex_and~q ) # (!\inst|AC [14]))) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_and~q ),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst|state.ex_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~2 .extended_lut = "off";
defparam \inst|Selector13~2 .lut_mask = 64'hF0C0F0C000000000;
defparam \inst|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \inst|Selector13~3 (
// Equation(s):
// \inst|Selector13~3_combout  = ( \inst|AC [14] & ( \inst|Selector13~2_combout  & ( (!\inst|Selector16~0_combout  & (!\inst|state.ex_or~q  & ((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [14])))) ) ) ) # ( !\inst|AC [14] & ( 
// \inst|Selector13~2_combout  & ( (!\inst|Selector16~0_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [14]) # (!\inst|state.ex_xor~q ))) ) ) ) # ( \inst|AC [14] & ( !\inst|Selector13~2_combout  & ( (!\inst|Selector16~0_combout  & 
// (!\inst|altsyncram_component|auto_generated|q_a [14] & (!\inst|state.ex_or~q  & !\inst|state.ex_xor~q ))) ) ) ) # ( !\inst|AC [14] & ( !\inst|Selector13~2_combout  & ( (!\inst|Selector16~0_combout  & !\inst|altsyncram_component|auto_generated|q_a [14]) ) 
// ) )

	.dataa(!\inst|Selector16~0_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~3 .extended_lut = "off";
defparam \inst|Selector13~3 .lut_mask = 64'h88888000AA88A020;
defparam \inst|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \inst|Selector13~4 (
// Equation(s):
// \inst|Selector13~4_combout  = ( \inst|Selector13~3_combout  & ( \inst3|TIMER_EN~combout  & ( (!\inst|state.ex_in2~DUPLICATE_q ) # ((!\inst|IO_WRITE_int~q  & (!\inst4|IO_COUNT [14])) # (\inst|IO_WRITE_int~q  & ((!\inst|AC [14])))) ) ) ) # ( 
// \inst|Selector13~3_combout  & ( !\inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q ) # ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|AC [14])) ) ) )

	.dataa(!\inst4|IO_COUNT [14]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|AC [14]),
	.datae(!\inst|Selector13~3_combout ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~4 .extended_lut = "off";
defparam \inst|Selector13~4 .lut_mask = 64'h0000FFFC0000FBF8;
defparam \inst|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[34]~28 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[34]~28_combout  = ( \inst|AC [0] & ( !\inst|IR [0] ) )

	.dataa(!\inst|IR [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[34]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[34]~28 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[34]~28 .lut_mask = 64'h00000000AAAAAAAA;
defparam \inst|shifter|auto_generated|sbit_w[34]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N48
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[34]~36 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[34]~36_combout  = ( \inst|IR [4] & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[18]~8_combout )) # (\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) ) ) # ( !\inst|IR [4] & ( (!\inst|IR 
// [1] & (\inst|shifter|auto_generated|sbit_w[18]~8_combout )) # (\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[34]~28_combout ))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[34]~28_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[34]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[34]~36 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[34]~36 .lut_mask = 64'h2727272722772277;
defparam \inst|shifter|auto_generated|sbit_w[34]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N30
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[38]~27 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[38]~27_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[24]~0_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[24]~0_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[38]~27 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[38]~27 .lut_mask = 64'h01510151ABFBABFB;
defparam \inst|shifter|auto_generated|sbit_w[38]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N6
cyclonev_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = ( \inst|IR [2] & ( (!\inst|IR [4] & (\inst|IR [3] & \inst|shifter|auto_generated|sbit_w[34]~36_combout )) ) ) # ( !\inst|IR [2] & ( (!\inst|IR [4] & (\inst|IR [3] & \inst|shifter|auto_generated|sbit_w[38]~27_combout )) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|shifter|auto_generated|sbit_w[34]~36_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~0 .extended_lut = "off";
defparam \inst|Selector13~0 .lut_mask = 64'h0022002202020202;
defparam \inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \inst|Add1~82 (
// Equation(s):
// \inst|Add1~82_combout  = ( \inst|altsyncram_component|auto_generated|q_a [14] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [10]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [14] & ( ((\inst|IR [10] & \inst|state.ex_addi~q )) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|state.ex_addi~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~82 .extended_lut = "off";
defparam \inst|Add1~82 .lut_mask = 64'h333F333F440C440C;
defparam \inst|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N54
cyclonev_lcell_comb \inst|Add1~81 (
// Equation(s):
// \inst|Add1~81_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (!\inst|state.ex_sub~q  & ((!\inst|state.ex_addi~q  & (\inst|state.ex_add~q )) # (\inst|state.ex_addi~q  & ((\inst|IR [10]))))) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [13] & ( ((\inst|state.ex_addi~q  & \inst|IR [10])) # (\inst|state.ex_sub~q ) ) )

	.dataa(!\inst|state.ex_add~q ),
	.datab(!\inst|state.ex_addi~q ),
	.datac(!\inst|IR [10]),
	.datad(!\inst|state.ex_sub~q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~81 .extended_lut = "off";
defparam \inst|Add1~81 .lut_mask = 64'h03FF03FF47004700;
defparam \inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N57
cyclonev_lcell_comb \inst|Add1~80 (
// Equation(s):
// \inst|Add1~80_combout  = ( \inst|IR [10] & ( (!\inst|state.ex_sub~q  & (((\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [12])) # (\inst|state.ex_addi~q ))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [12])))) ) ) # ( !\inst|IR [10] & ( (!\inst|state.ex_sub~q  & (!\inst|state.ex_addi~q  & (\inst|state.ex_add~q  & \inst|altsyncram_component|auto_generated|q_a [12]))) # (\inst|state.ex_sub~q  & 
// (((!\inst|altsyncram_component|auto_generated|q_a [12])))) ) )

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\inst|IR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~80 .extended_lut = "off";
defparam \inst|Add1~80 .lut_mask = 64'h33083308774C774C;
defparam \inst|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N39
cyclonev_lcell_comb \inst|Add1~49 (
// Equation(s):
// \inst|Add1~49_sumout  = SUM(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~46  ))
// \inst|Add1~50  = CARRY(( \inst|Add1~80_combout  ) + ( (\inst|AC [12] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~46  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~80_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(\inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~49_sumout ),
	.cout(\inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~49 .extended_lut = "off";
defparam \inst|Add1~49 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \inst|Add1~53 (
// Equation(s):
// \inst|Add1~53_sumout  = SUM(( (\inst|AC [13] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~81_combout  ) + ( \inst|Add1~50  ))
// \inst|Add1~54  = CARRY(( (\inst|AC [13] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~81_combout  ) + ( \inst|Add1~50  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(!\inst|Add1~81_combout ),
	.datag(gnd),
	.cin(\inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~53_sumout ),
	.cout(\inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~53 .extended_lut = "off";
defparam \inst|Add1~53 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N45
cyclonev_lcell_comb \inst|Add1~57 (
// Equation(s):
// \inst|Add1~57_sumout  = SUM(( \inst|Add1~82_combout  ) + ( (\inst|AC [14] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~54  ))
// \inst|Add1~58  = CARRY(( \inst|Add1~82_combout  ) + ( (\inst|AC [14] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~54  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~82_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [14]),
	.datag(gnd),
	.cin(\inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~57_sumout ),
	.cout(\inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~57 .extended_lut = "off";
defparam \inst|Add1~57 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N54
cyclonev_lcell_comb \inst|Selector13~1 (
// Equation(s):
// \inst|Selector13~1_combout  = ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|IR [3] & ( (\inst|IR [4] & \inst|AC [15]) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|IR [3] & ( (\inst|IR [4] & \inst|AC [15]) ) ) 
// ) # ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( !\inst|IR [3] & ( (!\inst|IR [2]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout )) # (\inst|IR [4] & ((\inst|AC [15])))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( !\inst|IR [3] & ( (\inst|IR [2] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout )) # (\inst|IR [4] & ((\inst|AC [15]))))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [15]),
	.datae(!\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~1 .extended_lut = "off";
defparam \inst|Selector13~1 .lut_mask = 64'h1013DCDF000F000F;
defparam \inst|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N42
cyclonev_lcell_comb \inst|Selector13~5 (
// Equation(s):
// \inst|Selector13~5_combout  = ( \inst|Selector13~1_combout  & ( \inst|WideOr3~0_combout  & ( (!\inst|Selector13~4_combout ) # (\inst|state.ex_shift~q ) ) ) ) # ( !\inst|Selector13~1_combout  & ( \inst|WideOr3~0_combout  & ( (!\inst|Selector13~4_combout ) 
// # ((\inst|state.ex_shift~q  & \inst|Selector13~0_combout )) ) ) ) # ( \inst|Selector13~1_combout  & ( !\inst|WideOr3~0_combout  & ( ((!\inst|Selector13~4_combout ) # (\inst|Add1~57_sumout )) # (\inst|state.ex_shift~q ) ) ) ) # ( 
// !\inst|Selector13~1_combout  & ( !\inst|WideOr3~0_combout  & ( (!\inst|Selector13~4_combout ) # (((\inst|state.ex_shift~q  & \inst|Selector13~0_combout )) # (\inst|Add1~57_sumout )) ) ) )

	.dataa(!\inst|state.ex_shift~q ),
	.datab(!\inst|Selector13~4_combout ),
	.datac(!\inst|Selector13~0_combout ),
	.datad(!\inst|Add1~57_sumout ),
	.datae(!\inst|Selector13~1_combout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector13~5 .extended_lut = "off";
defparam \inst|Selector13~5 .lut_mask = 64'hCDFFDDFFCDCDDDDD;
defparam \inst|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N42
cyclonev_lcell_comb \inst|WideOr3~2 (
// Equation(s):
// \inst|WideOr3~2_combout  = ( !\inst|state.ex_xor~q  & ( (!\inst|state.ex_and~q  & (!\inst|state.ex_shift~q  & (!\inst|state.ex_loadi~DUPLICATE_q  & \inst|state.init~q ))) ) )

	.dataa(!\inst|state.ex_and~q ),
	.datab(!\inst|state.ex_shift~q ),
	.datac(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datad(!\inst|state.init~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~2 .extended_lut = "off";
defparam \inst|WideOr3~2 .lut_mask = 64'h0080008000000000;
defparam \inst|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N42
cyclonev_lcell_comb \inst|AC[11]~0 (
// Equation(s):
// \inst|AC[11]~0_combout  = ( \inst|WideOr3~0_combout  & ( (\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ((!\inst|WideOr3~2_combout ) # ((!\inst|WideOr3~1_combout ) # (\inst|state.ex_in2~DUPLICATE_q )))) ) ) # ( !\inst|WideOr3~0_combout  & 
// ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  ) )

	.dataa(!\inst|WideOr3~2_combout ),
	.datab(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datac(!\inst|WideOr3~1_combout ),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|AC[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|AC[11]~0 .extended_lut = "off";
defparam \inst|AC[11]~0 .lut_mask = 64'h3333333332333233;
defparam \inst|AC[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N44
dffeas \inst|AC[14] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[14] .is_wysiwyg = "true";
defparam \inst|AC[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N54
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[43]~30 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[43]~30_combout  = ( \inst|AC [13] & ( (\inst|IR [1] & (\inst|IR [4] & ((!\inst|IR [0]) # (\inst|AC [14])))) ) ) # ( !\inst|AC [13] & ( (\inst|IR [1] & (\inst|IR [0] & (\inst|AC [14] & \inst|IR [4]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[43]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[43]~30 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[43]~30 .lut_mask = 64'h0001000100450045;
defparam \inst|shifter|auto_generated|sbit_w[43]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N57
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[43]~31 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[43]~31_combout  = ( \inst|AC [9] & ( (\inst|IR [1] & (!\inst|IR [4] & ((!\inst|IR [0]) # (\inst|AC [8])))) ) ) # ( !\inst|AC [9] & ( (\inst|IR [1] & (\inst|IR [0] & (!\inst|IR [4] & \inst|AC [8]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[43]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[43]~31 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[43]~31 .lut_mask = 64'h0010001040504050;
defparam \inst|shifter|auto_generated|sbit_w[43]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[43]~32 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[43]~32_combout  = (!\inst|shifter|auto_generated|sbit_w[43]~30_combout  & (!\inst|shifter|auto_generated|sbit_w[43]~31_combout  & ((!\inst|shifter|auto_generated|sbit_w[27]~14_combout ) # (\inst|IR [1]))))

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[43]~30_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[43]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[43]~32 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[43]~32 .lut_mask = 64'hD000D000D000D000;
defparam \inst|shifter|auto_generated|sbit_w[43]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[59]~33 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[59]~33_combout  = ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [4] & (\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ) # (\inst|IR [1])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [4] & (\inst|IR [2] & (!\inst|IR [1] & \inst|shifter|auto_generated|sbit_w[23]~15_combout ))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .lut_mask = 64'h0020002002220222;
defparam \inst|shifter|auto_generated|sbit_w[59]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N24
cyclonev_lcell_comb \inst|Selector16~1 (
// Equation(s):
// \inst|Selector16~1_combout  = ( \inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( !\inst|IR [3] ) ) # ( !\inst|shifter|auto_generated|sbit_w[59]~33_combout  & ( (!\inst|IR [3] & ((!\inst|IR [2] & ((!\inst|shifter|auto_generated|sbit_w[43]~32_combout 
// ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[59]~29_combout )))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|shifter|auto_generated|sbit_w[59]~29_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~1 .extended_lut = "off";
defparam \inst|Selector16~1 .lut_mask = 64'h8C048C04CCCCCCCC;
defparam \inst|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N6
cyclonev_lcell_comb \inst|Selector16~6 (
// Equation(s):
// \inst|Selector16~6_combout  = ( \inst|state.ex_shift~q  & ( \inst|Selector16~1_combout  ) ) # ( !\inst|state.ex_shift~q  & ( \inst|Selector16~1_combout  & ( (!\inst|Selector16~5_combout ) # ((\inst|Add1~45_sumout  & !\inst|WideOr3~0_combout )) ) ) ) # ( 
// \inst|state.ex_shift~q  & ( !\inst|Selector16~1_combout  & ( ((!\inst|Selector16~5_combout ) # ((\inst|Add1~45_sumout  & !\inst|WideOr3~0_combout ))) # (\inst|Selector16~2_combout ) ) ) ) # ( !\inst|state.ex_shift~q  & ( !\inst|Selector16~1_combout  & ( 
// (!\inst|Selector16~5_combout ) # ((\inst|Add1~45_sumout  & !\inst|WideOr3~0_combout )) ) ) )

	.dataa(!\inst|Selector16~2_combout ),
	.datab(!\inst|Selector16~5_combout ),
	.datac(!\inst|Add1~45_sumout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|state.ex_shift~q ),
	.dataf(!\inst|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector16~6 .extended_lut = "off";
defparam \inst|Selector16~6 .lut_mask = 64'hCFCCDFDDCFCCFFFF;
defparam \inst|Selector16~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N8
dffeas \inst|AC[11] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector16~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[11] .is_wysiwyg = "true";
defparam \inst|AC[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N0
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[26]~1 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[26]~1_combout  = ( \inst|AC [11] & ( (!\inst|IR [0] & (((\inst|AC [10])))) # (\inst|IR [0] & (((\inst|AC [9])) # (\inst|IR [4]))) ) ) # ( !\inst|AC [11] & ( (!\inst|IR [0] & (((\inst|AC [10])))) # (\inst|IR [0] & 
// (!\inst|IR [4] & (\inst|AC [9]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [9]),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \inst|shifter|auto_generated|sbit_w[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[40]~3 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[40]~3_combout  = ( \inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[24]~0_combout )))) # (\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[22]~2_combout 
// )) # (\inst|IR [4]))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[24]~0_combout )))) # (\inst|IR [1] & (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[22]~2_combout )))) ) 
// )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .lut_mask = 64'h303A303A353F353F;
defparam \inst|shifter|auto_generated|sbit_w[40]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N9
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[28]~4 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[28]~4_combout  = ( \inst|AC [11] & ( (!\inst|IR [0] & (((\inst|AC [12])))) # (\inst|IR [0] & (((!\inst|IR [4])) # (\inst|AC [13]))) ) ) # ( !\inst|AC [11] & ( (!\inst|IR [0] & (((\inst|AC [12])))) # (\inst|IR [0] & 
// (\inst|AC [13] & ((\inst|IR [4])))) ) )

	.dataa(!\inst|AC [13]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [12]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \inst|shifter|auto_generated|sbit_w[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N15
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[44]~6 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[44]~6_combout  = ( \inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[26]~1_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[30]~5_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[28]~4_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[26]~1_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[30]~5_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .lut_mask = 64'h01510151ABFBABFB;
defparam \inst|shifter|auto_generated|sbit_w[44]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N30
cyclonev_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = ( \inst|state.ex_shift~q  & ( !\inst|IR [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~2 .extended_lut = "off";
defparam \inst|Selector27~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N42
cyclonev_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = ( \inst|shifter|auto_generated|sbit_w[44]~6_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[40]~3_combout ))) # (\inst|IR [4] & (\inst|AC [15]))) ) ) ) # 
// ( !\inst|shifter|auto_generated|sbit_w[44]~6_combout  & ( \inst|Selector27~2_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[40]~3_combout ))) # (\inst|IR [4] & (\inst|AC [15])))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~0 .extended_lut = "off";
defparam \inst|Selector15~0 .lut_mask = 64'h00000000010BF1FB;
defparam \inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N48
cyclonev_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = (\inst|IR [3] & \inst|state.ex_shift~q )

	.dataa(!\inst|IR [3]),
	.datab(!\inst|state.ex_shift~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~2 .extended_lut = "off";
defparam \inst|Selector19~2 .lut_mask = 64'h1111111111111111;
defparam \inst|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N51
cyclonev_lcell_comb \inst4|IO_COUNT[12] (
// Equation(s):
// \inst4|IO_COUNT [12] = ( \inst4|COUNT [12] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [12]) ) ) # ( !\inst4|COUNT [12] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [12]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[12] .extended_lut = "off";
defparam \inst4|IO_COUNT[12] .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst4|IO_COUNT[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N33
cyclonev_lcell_comb \inst|Selector15~2 (
// Equation(s):
// \inst|Selector15~2_combout  = ( !\inst|state.ex_or~q  & ( \inst|AC [12] & ( (!\inst|state.ex_load~q  & !\inst|state.ex_and~q ) ) ) ) # ( !\inst|state.ex_or~q  & ( !\inst|AC [12] & ( !\inst|state.ex_load~q  ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_load~q ),
	.datac(!\inst|state.ex_and~q ),
	.datad(gnd),
	.datae(!\inst|state.ex_or~q ),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~2 .extended_lut = "off";
defparam \inst|Selector15~2 .lut_mask = 64'hCCCC0000C0C00000;
defparam \inst|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N30
cyclonev_lcell_comb \inst|Selector15~3 (
// Equation(s):
// \inst|Selector15~3_combout  = ( !\inst|Selector16~0_combout  & ( \inst|state.ex_xor~q  & ( (!\inst|AC [12] & (((!\inst|altsyncram_component|auto_generated|q_a [12])))) # (\inst|AC [12] & (!\inst|state.ex_or~q  & (\inst|Selector15~2_combout  & 
// \inst|altsyncram_component|auto_generated|q_a [12]))) ) ) ) # ( !\inst|Selector16~0_combout  & ( !\inst|state.ex_xor~q  & ( (!\inst|state.ex_or~q  & (((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|Selector15~2_combout )))) # 
// (\inst|state.ex_or~q  & (!\inst|AC [12] & ((!\inst|altsyncram_component|auto_generated|q_a [12]) # (\inst|Selector15~2_combout )))) ) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|AC [12]),
	.datac(!\inst|Selector15~2_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\inst|Selector16~0_combout ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~3 .extended_lut = "off";
defparam \inst|Selector15~3 .lut_mask = 64'hEE0E0000CC020000;
defparam \inst|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N12
cyclonev_lcell_comb \inst|Selector15~4 (
// Equation(s):
// \inst|Selector15~4_combout  = ( \inst3|TIMER_EN~combout  & ( \inst|AC [12] & ( (\inst|Selector15~3_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # ((!\inst4|IO_COUNT [12] & !\inst|IO_WRITE_int~q )))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( \inst|AC [12] 
// & ( (\inst|Selector15~3_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # (!\inst|IO_WRITE_int~q ))) ) ) ) # ( \inst3|TIMER_EN~combout  & ( !\inst|AC [12] & ( (\inst|Selector15~3_combout  & ((!\inst4|IO_COUNT [12]) # ((!\inst|state.ex_in2~DUPLICATE_q ) # 
// (\inst|IO_WRITE_int~q )))) ) ) ) # ( !\inst3|TIMER_EN~combout  & ( !\inst|AC [12] & ( \inst|Selector15~3_combout  ) ) )

	.dataa(!\inst4|IO_COUNT [12]),
	.datab(!\inst|state.ex_in2~DUPLICATE_q ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|Selector15~3_combout ),
	.datae(!\inst3|TIMER_EN~combout ),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~4 .extended_lut = "off";
defparam \inst|Selector15~4 .lut_mask = 64'h00FF00EF00FC00EC;
defparam \inst|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N30
cyclonev_lcell_comb \inst|Selector15~5 (
// Equation(s):
// \inst|Selector15~5_combout  = ( \inst|Add1~49_sumout  & ( \inst|Selector15~4_combout  & ( ((!\inst|WideOr3~0_combout ) # ((\inst|Selector15~1_combout  & \inst|Selector19~2_combout ))) # (\inst|Selector15~0_combout ) ) ) ) # ( !\inst|Add1~49_sumout  & ( 
// \inst|Selector15~4_combout  & ( ((\inst|Selector15~1_combout  & \inst|Selector19~2_combout )) # (\inst|Selector15~0_combout ) ) ) ) # ( \inst|Add1~49_sumout  & ( !\inst|Selector15~4_combout  ) ) # ( !\inst|Add1~49_sumout  & ( !\inst|Selector15~4_combout  
// ) )

	.dataa(!\inst|Selector15~1_combout ),
	.datab(!\inst|Selector15~0_combout ),
	.datac(!\inst|Selector19~2_combout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Add1~49_sumout ),
	.dataf(!\inst|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector15~5 .extended_lut = "off";
defparam \inst|Selector15~5 .lut_mask = 64'hFFFFFFFF3737FF37;
defparam \inst|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N32
dffeas \inst|AC[12] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector15~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[12] .is_wysiwyg = "true";
defparam \inst|AC[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N21
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[27]~14 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[27]~14_combout  = ( \inst|AC [11] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [10]))) # (\inst|IR [4] & (\inst|AC [12]))) ) ) # ( !\inst|AC [11] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [10]))) # 
// (\inst|IR [4] & (\inst|AC [12])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [12]),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst|AC [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .lut_mask = 64'h01230123CDEFCDEF;
defparam \inst|shifter|auto_generated|sbit_w[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[41]~16 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[41]~16_combout  = ( \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[27]~14_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[27]~14_combout ))))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .lut_mask = 64'h02070207F2F7F2F7;
defparam \inst|shifter|auto_generated|sbit_w[41]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N24
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[53]~35 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[53]~35_combout  = ( !\inst|IR [4] & ( (\inst|shifter|auto_generated|sbit_w[17]~23_combout  & (\inst|IR [2] & !\inst|IR [1])) ) )

	.dataa(gnd),
	.datab(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[53]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[53]~35 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[53]~35 .lut_mask = 64'h0300030000000000;
defparam \inst|shifter|auto_generated|sbit_w[53]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N18
cyclonev_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = ( !\inst|IR [3] & ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( ((!\inst|IR [2]) # ((\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[41]~16_combout ))) # (\inst|shifter|auto_generated|sbit_w[53]~35_combout ) ) 
// ) ) # ( !\inst|IR [3] & ( !\inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( ((\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[41]~16_combout  & \inst|IR [2]))) # (\inst|shifter|auto_generated|sbit_w[53]~35_combout ) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[53]~35_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|IR [3]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~0 .extended_lut = "off";
defparam \inst|Selector22~0 .lut_mask = 64'h0F1F0000FF1F0000;
defparam \inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[29]~17 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[29]~17_combout  = ( \inst|AC [12] & ( (!\inst|IR [0] & (((\inst|AC [13])))) # (\inst|IR [0] & ((!\inst|IR [4]) # ((\inst|AC [14])))) ) ) # ( !\inst|AC [12] & ( (!\inst|IR [0] & (((\inst|AC [13])))) # (\inst|IR [0] & 
// (\inst|IR [4] & ((\inst|AC [14])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [13]),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst|AC [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \inst|shifter|auto_generated|sbit_w[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[45]~18 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[45]~18_combout  = ( \inst|AC [15] & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[29]~17_combout )))) # (\inst|IR [1] & (((\inst|IR [4])) # (\inst|shifter|auto_generated|sbit_w[27]~14_combout ))) ) ) # ( 
// !\inst|AC [15] & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[29]~17_combout )))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[27]~14_combout  & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[45]~18 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[45]~18 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \inst|shifter|auto_generated|sbit_w[45]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = ( \inst|AC [15] & ( (\inst|IR [4] & (\inst|IR [3] & ((\inst|shifter|auto_generated|sbit_w[45]~18_combout ) # (\inst|IR [2])))) ) ) # ( !\inst|AC [15] & ( (\inst|IR [4] & (!\inst|IR [2] & 
// (\inst|shifter|auto_generated|sbit_w[45]~18_combout  & \inst|IR [3]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~1 .extended_lut = "off";
defparam \inst|Selector22~1 .lut_mask = 64'h0004000400150015;
defparam \inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y28_N56
dffeas \inst7|B_DI[5] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[5] .is_wysiwyg = "true";
defparam \inst7|B_DI[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = ( \inst|AC [5] & ( ((\inst|IR [5] & \inst|state.ex_loadi~DUPLICATE_q )) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [5] & ( (\inst|IR [5] & \inst|state.ex_loadi~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\inst|IR [5]),
	.datac(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~2 .extended_lut = "off";
defparam \inst|Selector22~2 .lut_mask = 64'h0303030303FF03FF;
defparam \inst|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = ( \inst|state.ex_xor~q  & ( !\inst|Selector22~2_combout  & ( (!\inst|AC [5] & (((!\inst|altsyncram_component|auto_generated|q_a [5])))) # (\inst|AC [5] & (\inst|WideOr3~1_combout  & (!\inst|state.ex_and~q  & 
// \inst|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( !\inst|state.ex_xor~q  & ( !\inst|Selector22~2_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [5]) # ((\inst|WideOr3~1_combout  & ((!\inst|AC [5]) # (!\inst|state.ex_and~q )))) ) 
// ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|AC [5]),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\inst|state.ex_xor~q ),
	.dataf(!\inst|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~3 .extended_lut = "off";
defparam \inst|Selector22~3 .lut_mask = 64'hFF54CC1000000000;
defparam \inst|Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N27
cyclonev_lcell_comb \IO_DATA[5]~21 (
// Equation(s):
// \IO_DATA[5]~21_combout  = ( \inst|AC [5] & ( \inst|IO_WRITE_int~q  ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|AC [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~21 .extended_lut = "off";
defparam \IO_DATA[5]~21 .lut_mask = 64'h0000000055555555;
defparam \IO_DATA[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N6
cyclonev_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = ( !\inst|IR [3] & ( !\inst|IR [4] ) )

	.dataa(gnd),
	.datab(!\inst|IR [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|IR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~0 .extended_lut = "off";
defparam \inst|Selector12~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N18
cyclonev_lcell_comb \inst3|TIMER_EN~0 (
// Equation(s):
// \inst3|TIMER_EN~0_combout  = ( !\inst|IR [2] & ( (\inst|IR [1] & !\inst|IR [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|TIMER_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN~0 .extended_lut = "off";
defparam \inst3|TIMER_EN~0 .lut_mask = 64'h0F000F0000000000;
defparam \inst3|TIMER_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N57
cyclonev_lcell_comb \inst4|IO_COUNT[5] (
// Equation(s):
// \inst4|IO_COUNT [5] = ( \inst4|IO_COUNT [5] & ( \inst4|COUNT [5] ) ) # ( !\inst4|IO_COUNT [5] & ( \inst4|COUNT [5] & ( !\inst3|TIMER_EN~combout  ) ) ) # ( \inst4|IO_COUNT [5] & ( !\inst4|COUNT [5] & ( \inst3|TIMER_EN~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(gnd),
	.datae(!\inst4|IO_COUNT [5]),
	.dataf(!\inst4|COUNT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[5] .extended_lut = "off";
defparam \inst4|IO_COUNT[5] .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \inst4|IO_COUNT[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N12
cyclonev_lcell_comb \IO_DATA[5]~22 (
// Equation(s):
// \IO_DATA[5]~22_combout  = ( !\inst|IR [6] & ( \inst4|IO_COUNT [5] & ( (\inst|Selector12~0_combout  & (\inst3|SWITCH_EN~0_combout  & (\inst3|TIMER_EN~0_combout  & !\inst|IO_WRITE_int~q ))) ) ) )

	.dataa(!\inst|Selector12~0_combout ),
	.datab(!\inst3|SWITCH_EN~0_combout ),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst|IR [6]),
	.dataf(!\inst4|IO_COUNT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~22 .extended_lut = "off";
defparam \IO_DATA[5]~22 .lut_mask = 64'h0000000001000000;
defparam \IO_DATA[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N54
cyclonev_lcell_comb \inst|Selector22~4 (
// Equation(s):
// \inst|Selector22~4_combout  = ( \IO_DATA[0]~16_combout  & ( \IO_DATA[5]~22_combout  & ( (\inst|Selector22~3_combout  & !\inst|state.ex_in2~DUPLICATE_q ) ) ) ) # ( !\IO_DATA[0]~16_combout  & ( \IO_DATA[5]~22_combout  & ( (\inst|Selector22~3_combout  & 
// !\inst|state.ex_in2~DUPLICATE_q ) ) ) ) # ( \IO_DATA[0]~16_combout  & ( !\IO_DATA[5]~22_combout  & ( (\inst|Selector22~3_combout  & ((!\inst|state.ex_in2~DUPLICATE_q ) # ((!\inst7|B_DI [5] & !\IO_DATA[5]~21_combout )))) ) ) ) # ( !\IO_DATA[0]~16_combout  
// & ( !\IO_DATA[5]~22_combout  & ( (\inst|Selector22~3_combout  & ((!\IO_DATA[5]~21_combout ) # (!\inst|state.ex_in2~DUPLICATE_q ))) ) ) )

	.dataa(!\inst7|B_DI [5]),
	.datab(!\inst|Selector22~3_combout ),
	.datac(!\IO_DATA[5]~21_combout ),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(!\IO_DATA[0]~16_combout ),
	.dataf(!\IO_DATA[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~4 .extended_lut = "off";
defparam \inst|Selector22~4 .lut_mask = 64'h3330332033003300;
defparam \inst|Selector22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N48
cyclonev_lcell_comb \inst|Selector22~5 (
// Equation(s):
// \inst|Selector22~5_combout  = ( \inst|Selector22~1_combout  & ( \inst|Selector22~4_combout  & ( ((!\inst|WideOr3~0_combout  & \inst|Add1~21_sumout )) # (\inst|state.ex_shift~q ) ) ) ) # ( !\inst|Selector22~1_combout  & ( \inst|Selector22~4_combout  & ( 
// (!\inst|WideOr3~0_combout  & (((\inst|Selector22~0_combout  & \inst|state.ex_shift~q )) # (\inst|Add1~21_sumout ))) # (\inst|WideOr3~0_combout  & (((\inst|Selector22~0_combout  & \inst|state.ex_shift~q )))) ) ) ) # ( \inst|Selector22~1_combout  & ( 
// !\inst|Selector22~4_combout  ) ) # ( !\inst|Selector22~1_combout  & ( !\inst|Selector22~4_combout  ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Add1~21_sumout ),
	.datac(!\inst|Selector22~0_combout ),
	.datad(!\inst|state.ex_shift~q ),
	.datae(!\inst|Selector22~1_combout ),
	.dataf(!\inst|Selector22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~5 .extended_lut = "off";
defparam \inst|Selector22~5 .lut_mask = 64'hFFFFFFFF222F22FF;
defparam \inst|Selector22~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N50
dffeas \inst|AC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector22~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[5] .is_wysiwyg = "true";
defparam \inst|AC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[21]~19 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[21]~19_combout  = ( \inst|IR [0] & ( (!\inst|IR [4] & ((\inst|AC [4]))) # (\inst|IR [4] & (\inst|AC [6])) ) ) # ( !\inst|IR [0] & ( \inst|AC [5] ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [5]),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[21]~19 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[21]~19 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \inst|shifter|auto_generated|sbit_w[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N42
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[37]~21 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[37]~21_combout  = ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[19]~20_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[19]~20_combout ))) # (\inst|IR [4] & 
// (\inst|shifter|auto_generated|sbit_w[23]~15_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \inst|shifter|auto_generated|sbit_w[37]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N3
cyclonev_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = ( \inst|shifter|auto_generated|sbit_w[53]~35_combout  & ( (!\inst|IR [4] & \inst|IR [3]) ) ) # ( !\inst|shifter|auto_generated|sbit_w[53]~35_combout  & ( (!\inst|IR [4] & (!\inst|IR [2] & 
// (\inst|shifter|auto_generated|sbit_w[37]~21_combout  & \inst|IR [3]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.datad(!\inst|IR [3]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[53]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~0 .extended_lut = "off";
defparam \inst|Selector14~0 .lut_mask = 64'h0008000800AA00AA;
defparam \inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N42
cyclonev_lcell_comb \inst|Selector14~1 (
// Equation(s):
// \inst|Selector14~1_combout  = ( \inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( \inst|AC [15] & ( ((!\inst|IR [3] & ((!\inst|IR [2]) # (\inst|shifter|auto_generated|sbit_w[41]~16_combout )))) # (\inst|IR [4]) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( \inst|AC [15] & ( (!\inst|IR [3] & (\inst|IR [2] & ((\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[41]~16_combout )))) # (\inst|IR [3] & (((\inst|IR [4])))) ) ) ) # ( 
// \inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( !\inst|AC [15] & ( (!\inst|IR [3] & ((!\inst|IR [2]) # ((\inst|shifter|auto_generated|sbit_w[41]~16_combout  & !\inst|IR [4])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[45]~18_combout  & ( 
// !\inst|AC [15] & ( (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[41]~16_combout  & (!\inst|IR [4] & !\inst|IR [3]))) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [3]),
	.datae(!\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~1 .extended_lut = "off";
defparam \inst|Selector14~1 .lut_mask = 64'h1000BA00150FBF0F;
defparam \inst|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N51
cyclonev_lcell_comb \inst4|IO_COUNT[13] (
// Equation(s):
// \inst4|IO_COUNT [13] = ( \inst4|COUNT [13] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [13]) ) ) # ( !\inst4|COUNT [13] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [13]) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|IO_COUNT [13]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[13] .extended_lut = "off";
defparam \inst4|IO_COUNT[13] .lut_mask = 64'h00550055AAFFAAFF;
defparam \inst4|IO_COUNT[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N42
cyclonev_lcell_comb \inst|Selector14~2 (
// Equation(s):
// \inst|Selector14~2_combout  = ( \inst|state.ex_and~q  & ( (!\inst|AC [13] & (!\inst|state.ex_load~q  & !\inst|state.ex_or~q )) ) ) # ( !\inst|state.ex_and~q  & ( (!\inst|state.ex_load~q  & !\inst|state.ex_or~q ) ) )

	.dataa(gnd),
	.datab(!\inst|AC [13]),
	.datac(!\inst|state.ex_load~q ),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~2 .extended_lut = "off";
defparam \inst|Selector14~2 .lut_mask = 64'hF000F000C000C000;
defparam \inst|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N54
cyclonev_lcell_comb \inst|Selector14~3 (
// Equation(s):
// \inst|Selector14~3_combout  = ( !\inst|Selector16~0_combout  & ( \inst|Selector14~2_combout  & ( (!\inst|AC [13] & (((!\inst|state.ex_xor~q ) # (!\inst|altsyncram_component|auto_generated|q_a [13])))) # (\inst|AC [13] & (!\inst|state.ex_or~q  & 
// ((!\inst|state.ex_xor~q ) # (\inst|altsyncram_component|auto_generated|q_a [13])))) ) ) ) # ( !\inst|Selector16~0_combout  & ( !\inst|Selector14~2_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [13] & ((!\inst|AC [13]) # 
// ((!\inst|state.ex_or~q  & !\inst|state.ex_xor~q )))) ) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|AC [13]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(!\inst|Selector16~0_combout ),
	.dataf(!\inst|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~3 .extended_lut = "off";
defparam \inst|Selector14~3 .lut_mask = 64'hEC000000ECE20000;
defparam \inst|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N48
cyclonev_lcell_comb \inst|Selector14~4 (
// Equation(s):
// \inst|Selector14~4_combout  = ( \inst|IO_WRITE_int~q  & ( \inst|AC [13] & ( (\inst|Selector14~3_combout  & !\inst|state.ex_in2~DUPLICATE_q ) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst|AC [13] & ( (\inst|Selector14~3_combout  & ((!\inst4|IO_COUNT [13]) # 
// ((!\inst3|TIMER_EN~combout ) # (!\inst|state.ex_in2~DUPLICATE_q )))) ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst|AC [13] & ( \inst|Selector14~3_combout  ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst|AC [13] & ( (\inst|Selector14~3_combout  & 
// ((!\inst4|IO_COUNT [13]) # ((!\inst3|TIMER_EN~combout ) # (!\inst|state.ex_in2~DUPLICATE_q )))) ) ) )

	.dataa(!\inst4|IO_COUNT [13]),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|Selector14~3_combout ),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~4 .extended_lut = "off";
defparam \inst|Selector14~4 .lut_mask = 64'h0F0E0F0F0F0E0F00;
defparam \inst|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N6
cyclonev_lcell_comb \inst|Selector14~5 (
// Equation(s):
// \inst|Selector14~5_combout  = ( \inst|Add1~53_sumout  & ( \inst|Selector14~4_combout  & ( (!\inst|WideOr3~0_combout ) # ((\inst|state.ex_shift~q  & ((\inst|Selector14~1_combout ) # (\inst|Selector14~0_combout )))) ) ) ) # ( !\inst|Add1~53_sumout  & ( 
// \inst|Selector14~4_combout  & ( (\inst|state.ex_shift~q  & ((\inst|Selector14~1_combout ) # (\inst|Selector14~0_combout ))) ) ) ) # ( \inst|Add1~53_sumout  & ( !\inst|Selector14~4_combout  ) ) # ( !\inst|Add1~53_sumout  & ( !\inst|Selector14~4_combout  ) 
// )

	.dataa(!\inst|Selector14~0_combout ),
	.datab(!\inst|Selector14~1_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|state.ex_shift~q ),
	.datae(!\inst|Add1~53_sumout ),
	.dataf(!\inst|Selector14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector14~5 .extended_lut = "off";
defparam \inst|Selector14~5 .lut_mask = 64'hFFFFFFFF0077F0F7;
defparam \inst|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y28_N8
dffeas \inst|AC[13] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector14~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[13] .is_wysiwyg = "true";
defparam \inst|AC[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[30]~5 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[30]~5_combout  = ( \inst|AC [15] & ( (!\inst|IR [0] & (((\inst|AC [14])))) # (\inst|IR [0] & (((\inst|IR [4])) # (\inst|AC [13]))) ) ) # ( !\inst|AC [15] & ( (!\inst|IR [0] & (((\inst|AC [14])))) # (\inst|IR [0] & 
// (\inst|AC [13] & ((!\inst|IR [4])))) ) )

	.dataa(!\inst|AC [13]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .lut_mask = 64'h1D0C1D0C1D3F1D3F;
defparam \inst|shifter|auto_generated|sbit_w[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[46]~26 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[46]~26_combout  = ( \inst|AC [15] & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[30]~5_combout )) # (\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[28]~4_combout ) # (\inst|IR [4])))) ) ) # ( !\inst|AC 
// [15] & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[30]~5_combout )) # (\inst|IR [1] & (((!\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[28]~4_combout )))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[30]~5_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[46]~26 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[46]~26 .lut_mask = 64'h2272227227772777;
defparam \inst|shifter|auto_generated|sbit_w[46]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N36
cyclonev_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|IR [4] & ( (\inst|Selector27~0_combout  & ((!\inst|IR [2]) # (\inst|AC [15]))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|IR [4] & 
// ( (\inst|Selector27~0_combout  & (\inst|AC [15] & \inst|IR [2])) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( !\inst|IR [4] & ( (\inst|Selector27~0_combout  & ((!\inst|IR [2]) # (\inst|shifter|auto_generated|sbit_w[42]~25_combout ))) 
// ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( !\inst|IR [4] & ( (\inst|Selector27~0_combout  & (\inst|shifter|auto_generated|sbit_w[42]~25_combout  & \inst|IR [2])) ) ) )

	.dataa(!\inst|Selector27~0_combout ),
	.datab(!\inst|AC [15]),
	.datac(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~1 .extended_lut = "off";
defparam \inst|Selector21~1 .lut_mask = 64'h0005550500115511;
defparam \inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N30
cyclonev_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = ( \inst|AC [6] & ( ((\inst|state.ex_loadi~q  & \inst|IR [6])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [6] & ( (\inst|state.ex_loadi~q  & \inst|IR [6]) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|state.ex_loadi~q ),
	.datad(!\inst|IR [6]),
	.datae(gnd),
	.dataf(!\inst|AC [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~3 .extended_lut = "off";
defparam \inst|Selector21~3 .lut_mask = 64'h000F000F333F333F;
defparam \inst|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N54
cyclonev_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = ( \inst|AC [6] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector21~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [6] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [6] & 
// ((!\inst|state.ex_and~q ))))) ) ) ) # ( !\inst|AC [6] & ( \inst|WideOr3~1_combout  & ( (!\inst|Selector21~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [6]) # (!\inst|state.ex_xor~q ))) ) ) ) # ( \inst|AC [6] & ( !\inst|WideOr3~1_combout  
// & ( (!\inst|Selector21~3_combout  & (!\inst|altsyncram_component|auto_generated|q_a [6] & !\inst|state.ex_xor~q )) ) ) ) # ( !\inst|AC [6] & ( !\inst|WideOr3~1_combout  & ( (!\inst|Selector21~3_combout  & !\inst|altsyncram_component|auto_generated|q_a 
// [6]) ) ) )

	.dataa(!\inst|Selector21~3_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|AC [6]),
	.dataf(!\inst|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~4 .extended_lut = "off";
defparam \inst|Selector21~4 .lut_mask = 64'h88888080A8A8A280;
defparam \inst|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N21
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( \inst|Add1~74_combout  ) + ( (\inst|AC [6] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~22  ))
// \inst|Add1~26  = CARRY(( \inst|Add1~74_combout  ) + ( (\inst|AC [6] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~22  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|Add1~74_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [6]),
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FF80000000FF;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N42
cyclonev_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = ( \inst|shifter|auto_generated|sbit_w[38]~27_combout  & ( \inst|shifter|auto_generated|sbit_w[34]~36_combout  & ( (\inst|Selector27~2_combout  & (((!\inst|IR [4]) # (!\inst|IR [2])) # 
// (\inst|shifter|auto_generated|sbit_w[42]~25_combout ))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[38]~27_combout  & ( \inst|shifter|auto_generated|sbit_w[34]~36_combout  & ( (\inst|Selector27~2_combout  & (\inst|IR [2] & ((!\inst|IR [4]) # 
// (\inst|shifter|auto_generated|sbit_w[42]~25_combout )))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[38]~27_combout  & ( !\inst|shifter|auto_generated|sbit_w[34]~36_combout  & ( (\inst|Selector27~2_combout  & ((!\inst|IR [2]) # 
// ((\inst|shifter|auto_generated|sbit_w[42]~25_combout  & \inst|IR [4])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[38]~27_combout  & ( !\inst|shifter|auto_generated|sbit_w[34]~36_combout  & ( (\inst|shifter|auto_generated|sbit_w[42]~25_combout  & 
// (\inst|Selector27~2_combout  & (\inst|IR [4] & \inst|IR [2]))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datab(!\inst|Selector27~2_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.dataf(!\inst|shifter|auto_generated|sbit_w[34]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~2 .extended_lut = "off";
defparam \inst|Selector21~2 .lut_mask = 64'h0001330100313331;
defparam \inst|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N16
dffeas \inst4|COUNT[6] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[6] .is_wysiwyg = "true";
defparam \inst4|COUNT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N9
cyclonev_lcell_comb \inst4|IO_COUNT[6] (
// Equation(s):
// \inst4|IO_COUNT [6] = ( \inst4|COUNT [6] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [6]) ) ) # ( !\inst4|COUNT [6] & ( (\inst4|IO_COUNT [6] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [6]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[6] .extended_lut = "off";
defparam \inst4|IO_COUNT[6] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[6] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y29_N59
dffeas \inst7|B_DI[6] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[6] .is_wysiwyg = "true";
defparam \inst7|B_DI[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N54
cyclonev_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst|AC [6] & \inst|state.ex_in2~DUPLICATE_q ) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [6] & \inst|state.ex_in2~DUPLICATE_q 
// ) ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst|AC [6] & \inst|state.ex_in2~DUPLICATE_q ) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst7|B_DI [6] & \inst|state.ex_in2~DUPLICATE_q ) ) ) )

	.dataa(!\inst4|IO_COUNT [6]),
	.datab(!\inst7|B_DI [6]),
	.datac(!\inst|AC [6]),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~0 .extended_lut = "off";
defparam \inst|Selector21~0 .lut_mask = 64'h0033000F0055000F;
defparam \inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N24
cyclonev_lcell_comb \inst|Selector21~5 (
// Equation(s):
// \inst|Selector21~5_combout  = ( \inst|Selector21~2_combout  & ( \inst|Selector21~0_combout  ) ) # ( !\inst|Selector21~2_combout  & ( \inst|Selector21~0_combout  ) ) # ( \inst|Selector21~2_combout  & ( !\inst|Selector21~0_combout  ) ) # ( 
// !\inst|Selector21~2_combout  & ( !\inst|Selector21~0_combout  & ( ((!\inst|Selector21~4_combout ) # ((!\inst|WideOr3~0_combout  & \inst|Add1~25_sumout ))) # (\inst|Selector21~1_combout ) ) ) )

	.dataa(!\inst|Selector21~1_combout ),
	.datab(!\inst|Selector21~4_combout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Add1~25_sumout ),
	.datae(!\inst|Selector21~2_combout ),
	.dataf(!\inst|Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector21~5 .extended_lut = "off";
defparam \inst|Selector21~5 .lut_mask = 64'hDDFDFFFFFFFFFFFF;
defparam \inst|Selector21~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N26
dffeas \inst|AC[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector21~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[6] .is_wysiwyg = "true";
defparam \inst|AC[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N24
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( (\inst|AC [7] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~75_combout  ) + ( \inst|Add1~26  ))
// \inst|Add1~30  = CARRY(( (\inst|AC [7] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~75_combout  ) + ( \inst|Add1~26  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [7]),
	.datae(gnd),
	.dataf(!\inst|Add1~75_combout ),
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~38 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~38_combout  = ( \inst|IR [2] & ( \inst|IR [4] & ( (!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[27]~14_combout ))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[29]~17_combout )) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[29]~17_combout ),
	.datab(!\inst|IR [1]),
	.datac(gnd),
	.datad(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[55]~38 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~38 .lut_mask = 64'h00000000000011DD;
defparam \inst|shifter|auto_generated|sbit_w[55]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N45
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~39 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~39_combout  = ( \inst|shifter|auto_generated|sbit_w[19]~20_combout  & ( (\inst|IR [2] & (!\inst|IR [4] & ((!\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[17]~23_combout )))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[19]~20_combout  & ( (\inst|IR [2] & (!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[17]~23_combout  & \inst|IR [1]))) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[55]~39 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~39 .lut_mask = 64'h0004000444044404;
defparam \inst|shifter|auto_generated|sbit_w[55]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N57
cyclonev_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = ( \inst|Selector27~2_combout  & ( ((\inst|shifter|auto_generated|sbit_w[55]~39_combout ) # (\inst|shifter|auto_generated|sbit_w[55]~38_combout )) # (\inst|shifter|auto_generated|sbit_w[55]~37_combout ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[55]~37_combout ),
	.datab(gnd),
	.datac(!\inst|shifter|auto_generated|sbit_w[55]~38_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[55]~39_combout ),
	.datae(gnd),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~0 .extended_lut = "off";
defparam \inst|Selector20~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y27_N49
dffeas \inst7|B_DI[7] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[7] .is_wysiwyg = "true";
defparam \inst7|B_DI[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N20
dffeas \inst4|COUNT[7] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[7] .is_wysiwyg = "true";
defparam \inst4|COUNT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N18
cyclonev_lcell_comb \inst4|IO_COUNT[7] (
// Equation(s):
// \inst4|IO_COUNT [7] = ( \inst4|COUNT [7] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [7]) ) ) # ( !\inst4|COUNT [7] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [7]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[7] .extended_lut = "off";
defparam \inst4|IO_COUNT[7] .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst4|IO_COUNT[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N57
cyclonev_lcell_comb \IO_DATA[7]~7 (
// Equation(s):
// \IO_DATA[7]~7_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst|AC [7] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [7] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( \inst|AC 
// [7] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( \inst7|B_DI [7] ) ) )

	.dataa(!\inst7|B_DI [7]),
	.datab(!\inst4|IO_COUNT [7]),
	.datac(!\inst|AC [7]),
	.datad(gnd),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[7]~7 .extended_lut = "off";
defparam \IO_DATA[7]~7 .lut_mask = 64'h55550F0F33330F0F;
defparam \IO_DATA[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N12
cyclonev_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[7]~7_combout  ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[7]~7_combout  & ( (!\inst|Selector20~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout )) # 
// (\inst|Selector20~0_combout )) ) ) ) # ( \inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[7]~7_combout  & ( (!\inst|Selector20~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout )) # (\inst|Selector20~0_combout )) ) ) ) # ( 
// !\inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[7]~7_combout  & ( (!\inst|Selector20~3_combout ) # (((!\inst|WideOr3~0_combout  & \inst|Add1~29_sumout )) # (\inst|Selector20~0_combout )) ) ) )

	.dataa(!\inst|Selector20~3_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Add1~29_sumout ),
	.datad(!\inst|Selector20~0_combout ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\IO_DATA[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector20~4 .extended_lut = "off";
defparam \inst|Selector20~4 .lut_mask = 64'hAEFFAEFFAEFFFFFF;
defparam \inst|Selector20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N14
dffeas \inst|AC[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[7] .is_wysiwyg = "true";
defparam \inst|AC[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N27
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( (\inst|AC [8] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~76_combout  ) + ( \inst|Add1~30  ))
// \inst|Add1~34  = CARRY(( (\inst|AC [8] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~76_combout  ) + ( \inst|Add1~30  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|Add1~76_combout ),
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( (\inst|AC [9] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~77_combout  ) + ( \inst|Add1~34  ))
// \inst|Add1~38  = CARRY(( (\inst|AC [9] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~77_combout  ) + ( \inst|Add1~34  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [9]),
	.datae(gnd),
	.dataf(!\inst|Add1~77_combout ),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N24
cyclonev_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = ( \inst|shifter|auto_generated|sbit_w[34]~28_combout  & ( \inst|IR [1] & ( (!\inst|IR [2] & ((!\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[20]~7_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[34]~28_combout  & ( \inst|IR [1] & ( (!\inst|IR [2] & (\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[20]~7_combout )) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[34]~28_combout  & ( !\inst|IR [1] & ( (!\inst|IR 
// [2] & \inst|shifter|auto_generated|sbit_w[18]~8_combout ) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[34]~28_combout  & ( !\inst|IR [1] & ( (!\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[18]~8_combout ) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[34]~28_combout ),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~2 .extended_lut = "off";
defparam \inst|Selector25~2 .lut_mask = 64'h22222222000AA0AA;
defparam \inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N9
cyclonev_lcell_comb \inst|Selector17~1 (
// Equation(s):
// \inst|Selector17~1_combout  = ( \inst|Selector25~2_combout  & ( (\inst|IR [3] & ((!\inst|IR [4]) # (\inst|AC [15]))) ) ) # ( !\inst|Selector25~2_combout  & ( (\inst|IR [4] & (\inst|IR [3] & \inst|AC [15])) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [3]),
	.datac(!\inst|AC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~1 .extended_lut = "off";
defparam \inst|Selector17~1 .lut_mask = 64'h0101010123232323;
defparam \inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N12
cyclonev_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|IR [4] & ( (!\inst|IR [3] & ((\inst|shifter|auto_generated|sbit_w[42]~25_combout ) # (\inst|IR [2]))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|IR [4] & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout  & !\inst|IR [3])) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( !\inst|IR [4] & ( 
// (!\inst|IR [3] & ((!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[42]~25_combout ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[38]~27_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( !\inst|IR [4] & ( 
// (!\inst|IR [3] & ((!\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[42]~25_combout ))) # (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[38]~27_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datad(!\inst|IR [3]),
	.datae(!\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~0 .extended_lut = "off";
defparam \inst|Selector17~0 .lut_mask = 64'h1D001D000C003F00;
defparam \inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \inst|Selector17~5 (
// Equation(s):
// \inst|Selector17~5_combout  = ( \inst|Selector17~0_combout  & ( \inst|state.ex_shift~q  ) ) # ( !\inst|Selector17~0_combout  & ( \inst|state.ex_shift~q  & ( (!\inst|Selector17~4_combout ) # (((\inst|Add1~41_sumout  & !\inst|WideOr3~0_combout )) # 
// (\inst|Selector17~1_combout )) ) ) ) # ( \inst|Selector17~0_combout  & ( !\inst|state.ex_shift~q  & ( (!\inst|Selector17~4_combout ) # ((\inst|Add1~41_sumout  & !\inst|WideOr3~0_combout )) ) ) ) # ( !\inst|Selector17~0_combout  & ( !\inst|state.ex_shift~q 
//  & ( (!\inst|Selector17~4_combout ) # ((\inst|Add1~41_sumout  & !\inst|WideOr3~0_combout )) ) ) )

	.dataa(!\inst|Selector17~4_combout ),
	.datab(!\inst|Add1~41_sumout ),
	.datac(!\inst|WideOr3~0_combout ),
	.datad(!\inst|Selector17~1_combout ),
	.datae(!\inst|Selector17~0_combout ),
	.dataf(!\inst|state.ex_shift~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector17~5 .extended_lut = "off";
defparam \inst|Selector17~5 .lut_mask = 64'hBABABABABAFFFFFF;
defparam \inst|Selector17~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y29_N14
dffeas \inst|AC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector17~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[10] .is_wysiwyg = "true";
defparam \inst|AC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N3
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[25]~13 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[25]~13_combout  = ( \inst|AC [9] & ( (!\inst|IR [0]) # ((!\inst|IR [4] & ((\inst|AC [8]))) # (\inst|IR [4] & (\inst|AC [10]))) ) ) # ( !\inst|AC [9] & ( (\inst|IR [0] & ((!\inst|IR [4] & ((\inst|AC [8]))) # (\inst|IR 
// [4] & (\inst|AC [10])))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [10]),
	.datad(!\inst|AC [8]),
	.datae(gnd),
	.dataf(!\inst|AC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .lut_mask = 64'h01230123CDEFCDEF;
defparam \inst|shifter|auto_generated|sbit_w[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[55]~37 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[55]~37_combout  = ( \inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [2] & ((!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) # (\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[25]~13_combout )))) ) ) ) # ( !\inst|IR [4] & ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [2] & ((\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) ) ) ) # ( \inst|IR [4] 
// & ( !\inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [2] & ((!\inst|IR [1] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ))) # (\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[25]~13_combout )))) ) ) ) # ( !\inst|IR [4] & ( 
// !\inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout  & !\inst|IR [1])) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datad(!\inst|IR [1]),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[55]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[55]~37 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[55]~37 .lut_mask = 64'h0C000C440CCC0C44;
defparam \inst|shifter|auto_generated|sbit_w[55]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N48
cyclonev_lcell_comb \inst|Selector12~2 (
// Equation(s):
// \inst|Selector12~2_combout  = ( \inst|IR [4] & ( \inst|AC [13] & ( (!\inst|IR [0] & (\inst|IR [1])) # (\inst|IR [0] & ((\inst|AC [14]))) ) ) ) # ( !\inst|IR [4] & ( \inst|AC [13] & ( (!\inst|IR [1] & (\inst|IR [0] & (\inst|AC [14]))) # (\inst|IR [1] & 
// ((!\inst|IR [0]) # ((\inst|AC [12])))) ) ) ) # ( \inst|IR [4] & ( !\inst|AC [13] & ( (\inst|IR [0] & \inst|AC [14]) ) ) ) # ( !\inst|IR [4] & ( !\inst|AC [13] & ( (\inst|IR [0] & ((!\inst|IR [1] & (\inst|AC [14])) # (\inst|IR [1] & ((\inst|AC [12]))))) ) 
// ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|IR [0]),
	.datac(!\inst|AC [14]),
	.datad(!\inst|AC [12]),
	.datae(!\inst|IR [4]),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~2 .extended_lut = "off";
defparam \inst|Selector12~2 .lut_mask = 64'h0213030346574747;
defparam \inst|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N42
cyclonev_lcell_comb \inst|Selector12~3 (
// Equation(s):
// \inst|Selector12~3_combout  = ( \inst|IR [2] & ( \inst|IR [1] & ( (!\inst|shifter|auto_generated|sbit_w[43]~30_combout  & !\inst|shifter|auto_generated|sbit_w[43]~31_combout ) ) ) ) # ( !\inst|IR [2] & ( \inst|IR [1] & ( !\inst|Selector12~2_combout  ) ) ) 
// # ( \inst|IR [2] & ( !\inst|IR [1] & ( (!\inst|shifter|auto_generated|sbit_w[27]~14_combout  & (!\inst|shifter|auto_generated|sbit_w[43]~30_combout  & !\inst|shifter|auto_generated|sbit_w[43]~31_combout )) ) ) ) # ( !\inst|IR [2] & ( !\inst|IR [1] & ( 
// !\inst|Selector12~2_combout  ) ) )

	.dataa(!\inst|Selector12~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[27]~14_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[43]~30_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[43]~31_combout ),
	.datae(!\inst|IR [2]),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~3 .extended_lut = "off";
defparam \inst|Selector12~3 .lut_mask = 64'hAAAAC000AAAAF000;
defparam \inst|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N12
cyclonev_lcell_comb \inst|Selector12~4 (
// Equation(s):
// \inst|Selector12~4_combout  = ( \inst|Selector12~3_combout  & ( !\inst|IR [4] & ( (\inst|IR [3] & (((\inst|shifter|auto_generated|sbit_w[55]~38_combout ) # (\inst|shifter|auto_generated|sbit_w[55]~39_combout )) # 
// (\inst|shifter|auto_generated|sbit_w[55]~37_combout ))) ) ) ) # ( !\inst|Selector12~3_combout  & ( !\inst|IR [4] & ( (((!\inst|IR [3]) # (\inst|shifter|auto_generated|sbit_w[55]~38_combout )) # (\inst|shifter|auto_generated|sbit_w[55]~39_combout )) # 
// (\inst|shifter|auto_generated|sbit_w[55]~37_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[55]~37_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[55]~39_combout ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|shifter|auto_generated|sbit_w[55]~38_combout ),
	.datae(!\inst|Selector12~3_combout ),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~4 .extended_lut = "off";
defparam \inst|Selector12~4 .lut_mask = 64'hF7FF070F00000000;
defparam \inst|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \inst|Add1~83 (
// Equation(s):
// \inst|Add1~83_combout  = ( \inst|state.ex_add~q  & ( \inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & ((\inst|IR [10]))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\inst|state.ex_add~q  & ( 
// \inst|state.ex_addi~q  & ( (!\inst|state.ex_sub~q  & ((\inst|IR [10]))) # (\inst|state.ex_sub~q  & (!\inst|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( \inst|state.ex_add~q  & ( !\inst|state.ex_addi~q  & ( !\inst|state.ex_sub~q  $ 
// (!\inst|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\inst|state.ex_add~q  & ( !\inst|state.ex_addi~q  & ( (\inst|state.ex_sub~q  & !\inst|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\inst|state.ex_sub~q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\inst|IR [10]),
	.datad(gnd),
	.datae(!\inst|state.ex_add~q ),
	.dataf(!\inst|state.ex_addi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~83 .extended_lut = "off";
defparam \inst|Add1~83 .lut_mask = 64'h444466664E4E4E4E;
defparam \inst|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N48
cyclonev_lcell_comb \inst|Add1~61 (
// Equation(s):
// \inst|Add1~61_sumout  = SUM(( (\inst|AC [15] & (((\inst|state.ex_add~q ) # (\inst|state.ex_sub~q )) # (\inst|state.ex_addi~q ))) ) + ( \inst|Add1~83_combout  ) + ( \inst|Add1~58  ))

	.dataa(!\inst|state.ex_addi~q ),
	.datab(!\inst|state.ex_sub~q ),
	.datac(!\inst|state.ex_add~q ),
	.datad(!\inst|AC [15]),
	.datae(gnd),
	.dataf(!\inst|Add1~83_combout ),
	.datag(gnd),
	.cin(\inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~61 .extended_lut = "off";
defparam \inst|Add1~61 .lut_mask = 64'h0000FF000000007F;
defparam \inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N39
cyclonev_lcell_comb \inst|Selector12~8 (
// Equation(s):
// \inst|Selector12~8_combout  = ( \inst|Selector12~4_combout  & ( \inst|Add1~61_sumout  & ( (!\inst|Selector12~7_combout ) # ((!\inst|WideOr3~0_combout ) # (\inst|state.ex_shift~q )) ) ) ) # ( !\inst|Selector12~4_combout  & ( \inst|Add1~61_sumout  & ( 
// (!\inst|Selector12~7_combout ) # ((!\inst|WideOr3~0_combout ) # ((\inst|Selector12~1_combout  & \inst|state.ex_shift~q ))) ) ) ) # ( \inst|Selector12~4_combout  & ( !\inst|Add1~61_sumout  & ( (!\inst|Selector12~7_combout ) # (\inst|state.ex_shift~q ) ) ) 
// ) # ( !\inst|Selector12~4_combout  & ( !\inst|Add1~61_sumout  & ( (!\inst|Selector12~7_combout ) # ((\inst|Selector12~1_combout  & \inst|state.ex_shift~q )) ) ) )

	.dataa(!\inst|Selector12~7_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Selector12~1_combout ),
	.datad(!\inst|state.ex_shift~q ),
	.datae(!\inst|Selector12~4_combout ),
	.dataf(!\inst|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector12~8 .extended_lut = "off";
defparam \inst|Selector12~8 .lut_mask = 64'hAAAFAAFFEEEFEEFF;
defparam \inst|Selector12~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N41
dffeas \inst|AC[15] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector12~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[15] .is_wysiwyg = "true";
defparam \inst|AC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N45
cyclonev_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = ( \inst|shifter|auto_generated|sbit_w[44]~6_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2]) # ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[40]~3_combout ))) # (\inst|IR [4] & (\inst|AC [15]))) ) ) ) # 
// ( !\inst|shifter|auto_generated|sbit_w[44]~6_combout  & ( \inst|Selector27~0_combout  & ( (\inst|IR [2] & ((!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[40]~3_combout ))) # (\inst|IR [4] & (\inst|AC [15])))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|AC [15]),
	.datac(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.dataf(!\inst|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~1 .extended_lut = "off";
defparam \inst|Selector23~1 .lut_mask = 64'h00000000001BFF1B;
defparam \inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N24
cyclonev_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = ( \inst|IR [4] & ( ((\inst|state.ex_or~q  & \inst|AC [4])) # (\inst|state.ex_loadi~DUPLICATE_q ) ) ) # ( !\inst|IR [4] & ( (\inst|state.ex_or~q  & \inst|AC [4]) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|AC [4]),
	.datae(gnd),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~3 .extended_lut = "off";
defparam \inst|Selector23~3 .lut_mask = 64'h0055005533773377;
defparam \inst|Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N0
cyclonev_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = ( \inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|state.ex_xor~q  & ( (!\inst|Selector23~3_combout  & (\inst|WideOr3~1_combout  & (!\inst|state.ex_and~q  & \inst|AC [4]))) ) ) ) # ( 
// !\inst|altsyncram_component|auto_generated|q_a [4] & ( \inst|state.ex_xor~q  & ( (!\inst|Selector23~3_combout  & !\inst|AC [4]) ) ) ) # ( \inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector23~3_combout  & 
// (\inst|WideOr3~1_combout  & ((!\inst|state.ex_and~q ) # (!\inst|AC [4])))) ) ) ) # ( !\inst|altsyncram_component|auto_generated|q_a [4] & ( !\inst|state.ex_xor~q  & ( !\inst|Selector23~3_combout  ) ) )

	.dataa(!\inst|Selector23~3_combout ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|state.ex_and~q ),
	.datad(!\inst|AC [4]),
	.datae(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~4 .extended_lut = "off";
defparam \inst|Selector23~4 .lut_mask = 64'hAAAA2220AA000020;
defparam \inst|Selector23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N0
cyclonev_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = ( \inst|shifter|auto_generated|sbit_w[32]~11_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[36]~9_combout )))) # (\inst|IR [2] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[32]~11_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[36]~9_combout )))) # (\inst|IR [2] & 
// (\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) ) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~2 .extended_lut = "off";
defparam \inst|Selector23~2 .lut_mask = 64'h0000000030353A3F;
defparam \inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N0
cyclonev_lcell_comb \inst4|IO_COUNT[4] (
// Equation(s):
// \inst4|IO_COUNT [4] = ( \inst4|COUNT [4] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [4]) ) ) # ( !\inst4|COUNT [4] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [4]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[4] .extended_lut = "off";
defparam \inst4|IO_COUNT[4] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[4] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y27_N53
dffeas \inst7|B_DI[4] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[4] .is_wysiwyg = "true";
defparam \inst7|B_DI[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N12
cyclonev_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = ( \inst|AC [4] & ( \inst3|TIMER_EN~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & ((\inst|IO_WRITE_int~q ) # (\inst4|IO_COUNT [4]))) ) ) ) # ( !\inst|AC [4] & ( \inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [4] & 
// (!\inst|IO_WRITE_int~q  & \inst|state.ex_in2~DUPLICATE_q )) ) ) ) # ( \inst|AC [4] & ( !\inst3|TIMER_EN~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & ((\inst|IO_WRITE_int~q ) # (\inst7|B_DI [4]))) ) ) ) # ( !\inst|AC [4] & ( !\inst3|TIMER_EN~combout  & 
// ( (\inst7|B_DI [4] & (!\inst|IO_WRITE_int~q  & \inst|state.ex_in2~DUPLICATE_q )) ) ) )

	.dataa(!\inst4|IO_COUNT [4]),
	.datab(!\inst7|B_DI [4]),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|state.ex_in2~DUPLICATE_q ),
	.datae(!\inst|AC [4]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~0 .extended_lut = "off";
defparam \inst|Selector23~0 .lut_mask = 64'h0030003F0050005F;
defparam \inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N36
cyclonev_lcell_comb \inst|Selector23~5 (
// Equation(s):
// \inst|Selector23~5_combout  = ( \inst|Selector23~2_combout  & ( \inst|Selector23~0_combout  ) ) # ( !\inst|Selector23~2_combout  & ( \inst|Selector23~0_combout  ) ) # ( \inst|Selector23~2_combout  & ( !\inst|Selector23~0_combout  ) ) # ( 
// !\inst|Selector23~2_combout  & ( !\inst|Selector23~0_combout  & ( ((!\inst|Selector23~4_combout ) # ((\inst|Add1~17_sumout  & !\inst|WideOr3~0_combout ))) # (\inst|Selector23~1_combout ) ) ) )

	.dataa(!\inst|Add1~17_sumout ),
	.datab(!\inst|Selector23~1_combout ),
	.datac(!\inst|Selector23~4_combout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Selector23~2_combout ),
	.dataf(!\inst|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~5 .extended_lut = "off";
defparam \inst|Selector23~5 .lut_mask = 64'hF7F3FFFFFFFFFFFF;
defparam \inst|Selector23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y27_N38
dffeas \inst|AC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector23~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[4] .is_wysiwyg = "true";
defparam \inst|AC[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [15],\inst|AC [10],\inst|AC [6],\inst|AC [4],\inst|AC [3]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "BeepTest1.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_5k24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200C01188421082681E94815D0850F023E1035290A5294A5294A5294A5294A5294A5294A50D4A4294A1A";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "948529435290A5286A5294A5294A5294A5294A5294A1A9485294A5294A529435290A5286A5214A50D4A4294A1A90A5294A5294A5294A5294A5294A1A9485294A5294A529435290A5286A5214A50D4A4294A1A94A5294A5294A5294A52943D290A5294A5294A5286A5214A50D4A4294A1A948529435290A5294A5294A5294A5294A5294A5286A5214A50D4A4294A1A948529435294A5294A5294A5294A5294A50D4A4294A5294A5294A1A948529435290A5286A5214A50D485294A5294A5294A5294A5294A50D4A4294A5294A5294A1A948529435290A5286A5214A50D4A5294A5294A5294A5294A1E9485294A5294A529435290A5286A5214A50D4A4294A1810";
// synopsys translate_on

// Location: FF_X37_Y28_N47
dffeas \inst|PC_stack[9][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N3
cyclonev_lcell_comb \inst|PC_stack[8][10]~feeder (
// Equation(s):
// \inst|PC_stack[8][10]~feeder_combout  = \inst|PC_stack[9][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \inst|PC_stack[8][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][10]~feeder_combout ),
	.asdata(\inst|PC_stack[7][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N0
cyclonev_lcell_comb \inst|PC_stack[7][10]~feeder (
// Equation(s):
// \inst|PC_stack[7][10]~feeder_combout  = \inst|PC_stack[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N2
dffeas \inst|PC_stack[7][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][10]~feeder_combout ),
	.asdata(\inst|PC_stack[6][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N15
cyclonev_lcell_comb \inst|PC_stack[6][10]~feeder (
// Equation(s):
// \inst|PC_stack[6][10]~feeder_combout  = \inst|PC_stack[7][10]~q 

	.dataa(!\inst|PC_stack[7][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \inst|PC_stack[6][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][10]~feeder_combout ),
	.asdata(\inst|PC_stack[5][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N36
cyclonev_lcell_comb \inst|PC_stack[5][10]~feeder (
// Equation(s):
// \inst|PC_stack[5][10]~feeder_combout  = \inst|PC_stack[6][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N38
dffeas \inst|PC_stack[5][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][10]~feeder_combout ),
	.asdata(\inst|PC_stack[4][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N12
cyclonev_lcell_comb \inst|PC_stack[4][10]~feeder (
// Equation(s):
// \inst|PC_stack[4][10]~feeder_combout  = \inst|PC_stack[5][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \inst|PC_stack[4][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][10]~feeder_combout ),
	.asdata(\inst|PC_stack[3][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \inst|PC_stack[3][10]~feeder (
// Equation(s):
// \inst|PC_stack[3][10]~feeder_combout  = ( \inst|PC_stack[4][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N41
dffeas \inst|PC_stack[3][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][10]~feeder_combout ),
	.asdata(\inst|PC_stack[2][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \inst|PC_stack[2][10]~feeder (
// Equation(s):
// \inst|PC_stack[2][10]~feeder_combout  = \inst|PC_stack[3][10]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N56
dffeas \inst|PC_stack[2][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][10]~feeder_combout ),
	.asdata(\inst|PC_stack[1][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N57
cyclonev_lcell_comb \inst|PC_stack[1][10]~feeder (
// Equation(s):
// \inst|PC_stack[1][10]~feeder_combout  = \inst|PC_stack[2][10]~q 

	.dataa(!\inst|PC_stack[2][10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N59
dffeas \inst|PC_stack[1][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][10]~feeder_combout ),
	.asdata(\inst|PC_stack[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N21
cyclonev_lcell_comb \inst|PC_stack[0][10]~feeder (
// Equation(s):
// \inst|PC_stack[0][10]~feeder_combout  = \inst|PC_stack[1][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][10]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y28_N22
dffeas \inst|PC_stack[0][10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][10]~feeder_combout ),
	.asdata(\inst|PC [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][10] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N30
cyclonev_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & ((\inst|IR [9]))) # (\inst|state.decode~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [9])))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [9])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\inst|IR [9]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector2~0 .extended_lut = "off";
defparam \inst|Selector2~0 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N27
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))
// \inst|Add0~38  = CARRY(( \inst|PC [9] ) + ( GND ) + ( \inst|Add0~34  ))

	.dataa(!\inst|PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y26_N46
dffeas \inst|PC_stack[9][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N39
cyclonev_lcell_comb \inst|PC_stack[8][9]~feeder (
// Equation(s):
// \inst|PC_stack[8][9]~feeder_combout  = \inst|PC_stack[9][9]~q 

	.dataa(!\inst|PC_stack[9][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N40
dffeas \inst|PC_stack[8][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][9]~feeder_combout ),
	.asdata(\inst|PC_stack[7][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N36
cyclonev_lcell_comb \inst|PC_stack[7][9]~feeder (
// Equation(s):
// \inst|PC_stack[7][9]~feeder_combout  = \inst|PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N38
dffeas \inst|PC_stack[7][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][9]~feeder_combout ),
	.asdata(\inst|PC_stack[6][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N24
cyclonev_lcell_comb \inst|PC_stack[6][9]~feeder (
// Equation(s):
// \inst|PC_stack[6][9]~feeder_combout  = \inst|PC_stack[7][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N26
dffeas \inst|PC_stack[6][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][9]~feeder_combout ),
	.asdata(\inst|PC_stack[5][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N57
cyclonev_lcell_comb \inst|PC_stack[5][9]~feeder (
// Equation(s):
// \inst|PC_stack[5][9]~feeder_combout  = \inst|PC_stack[6][9]~q 

	.dataa(!\inst|PC_stack[6][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N59
dffeas \inst|PC_stack[5][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][9]~feeder_combout ),
	.asdata(\inst|PC_stack[4][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N30
cyclonev_lcell_comb \inst|PC_stack[4][9]~feeder (
// Equation(s):
// \inst|PC_stack[4][9]~feeder_combout  = \inst|PC_stack[5][9]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[5][9]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][9]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N31
dffeas \inst|PC_stack[4][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][9]~feeder_combout ),
	.asdata(\inst|PC_stack[3][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N54
cyclonev_lcell_comb \inst|PC_stack[3][9]~feeder (
// Equation(s):
// \inst|PC_stack[3][9]~feeder_combout  = ( \inst|PC_stack[4][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[3][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N56
dffeas \inst|PC_stack[3][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][9]~feeder_combout ),
	.asdata(\inst|PC_stack[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N33
cyclonev_lcell_comb \inst|PC_stack[2][9]~feeder (
// Equation(s):
// \inst|PC_stack[2][9]~feeder_combout  = \inst|PC_stack[3][9]~q 

	.dataa(!\inst|PC_stack[3][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N35
dffeas \inst|PC_stack[2][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][9]~feeder_combout ),
	.asdata(\inst|PC_stack[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N27
cyclonev_lcell_comb \inst|PC_stack[1][9]~feeder (
// Equation(s):
// \inst|PC_stack[1][9]~feeder_combout  = \inst|PC_stack[2][9]~q 

	.dataa(!\inst|PC_stack[2][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N29
dffeas \inst|PC_stack[1][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][9]~feeder_combout ),
	.asdata(\inst|PC_stack[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N48
cyclonev_lcell_comb \inst|PC_stack[0][9]~feeder (
// Equation(s):
// \inst|PC_stack[0][9]~feeder_combout  = \inst|PC_stack[1][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][9]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y28_N49
dffeas \inst|PC_stack[0][9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][9]~feeder_combout ),
	.asdata(\inst|PC [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][9] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N9
cyclonev_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = ( \inst|PC_stack[0][9]~q  & ( ((!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector2~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~37_sumout )))) # (\inst|state.ex_return~q ) ) ) # ( !\inst|PC_stack[0][9]~q  & ( 
// (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q  & (\inst|Selector2~0_combout )) # (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~37_sumout ))))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|Selector2~0_combout ),
	.datad(!\inst|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\inst|PC_stack[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector2~1 .extended_lut = "off";
defparam \inst|Selector2~1 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \inst|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N10
dffeas \inst|PC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[9] .is_wysiwyg = "true";
defparam \inst|PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N30
cyclonev_lcell_comb \inst|Add0~41 (
// Equation(s):
// \inst|Add0~41_sumout  = SUM(( \inst|PC [10] ) + ( GND ) + ( \inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~41 .extended_lut = "off";
defparam \inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N42
cyclonev_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & ((\inst|IR [10]))) # (\inst|state.decode~q  & 
// (\inst|altsyncram_component|auto_generated|q_a [10])))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [10])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\inst|IR [10]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~0 .extended_lut = "off";
defparam \inst|Selector1~0 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N12
cyclonev_lcell_comb \inst|Selector1~1 (
// Equation(s):
// \inst|Selector1~1_combout  = ( \inst|Selector1~0_combout  & ( (!\inst|state.ex_return~q  & ((!\inst|state.fetch~DUPLICATE_q ) # ((\inst|Add0~41_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) ) # ( !\inst|Selector1~0_combout  & 
// ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q  & ((\inst|Add0~41_sumout )))) # (\inst|state.ex_return~q  & (((\inst|PC_stack[0][10]~q )))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|PC_stack[0][10]~q ),
	.datad(!\inst|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\inst|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector1~1 .extended_lut = "off";
defparam \inst|Selector1~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \inst|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N13
dffeas \inst|PC[10] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[10] .is_wysiwyg = "true";
defparam \inst|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N42
cyclonev_lcell_comb \inst|next_mem_addr[10]~10 (
// Equation(s):
// \inst|next_mem_addr[10]~10_combout  = ( \inst|PC [10] & ( \inst|state.fetch~DUPLICATE_q  ) ) # ( \inst|PC [10] & ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [10])) # 
// (\inst|WideNor0~combout  & ((\inst|IR [10]))) ) ) ) # ( !\inst|PC [10] & ( !\inst|state.fetch~DUPLICATE_q  & ( (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [10])) # (\inst|WideNor0~combout  & ((\inst|IR [10]))) ) ) )

	.dataa(gnd),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst|IR [10]),
	.datad(!\inst|WideNor0~combout ),
	.datae(!\inst|PC [10]),
	.dataf(!\inst|state.fetch~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[10]~10 .extended_lut = "off";
defparam \inst|next_mem_addr[10]~10 .lut_mask = 64'h330F330F0000FFFF;
defparam \inst|next_mem_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N47
dffeas \inst|IR[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[9] .is_wysiwyg = "true";
defparam \inst|IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N9
cyclonev_lcell_comb \inst|next_mem_addr[9]~9 (
// Equation(s):
// \inst|next_mem_addr[9]~9_combout  = ( \inst|PC [9] & ( ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [9]))) # (\inst|WideNor0~combout  & (\inst|IR [9]))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [9] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [9]))) # (\inst|WideNor0~combout  & (\inst|IR [9])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|IR [9]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|PC [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[9]~9 .extended_lut = "off";
defparam \inst|next_mem_addr[9]~9 .lut_mask = 64'h048C048C37BF37BF;
defparam \inst|next_mem_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N38
dffeas \inst|IR[7] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[7] .is_wysiwyg = "true";
defparam \inst|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \inst|next_mem_addr[7]~7 (
// Equation(s):
// \inst|next_mem_addr[7]~7_combout  = ( \inst|PC [7] & ( ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [7]))) # (\inst|WideNor0~combout  & (\inst|IR [7]))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [7] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [7]))) # (\inst|WideNor0~combout  & (\inst|IR [7])))) ) )

	.dataa(!\inst|IR [7]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(!\inst|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\inst|PC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[7]~7 .extended_lut = "off";
defparam \inst|next_mem_addr[7]~7 .lut_mask = 64'h305030503F5F3F5F;
defparam \inst|next_mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N42
cyclonev_lcell_comb \inst|Selector30~1 (
// Equation(s):
// \inst|Selector30~1_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (!\inst|altsyncram_component|auto_generated|q_a [15] & \inst|state.decode~DUPLICATE_q )) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~1 .extended_lut = "off";
defparam \inst|Selector30~1 .lut_mask = 64'h0000000000880088;
defparam \inst|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N27
cyclonev_lcell_comb \inst|Selector30~2 (
// Equation(s):
// \inst|Selector30~2_combout  = ( \inst|state.ex_iload~q  ) # ( !\inst|state.ex_iload~q  & ( (\inst|Selector30~0_combout  & \inst|Selector30~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector30~0_combout ),
	.datad(!\inst|Selector30~1_combout ),
	.datae(gnd),
	.dataf(!\inst|state.ex_iload~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~2 .extended_lut = "off";
defparam \inst|Selector30~2 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \inst|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N29
dffeas \inst|state.ex_load (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector30~2_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_load .is_wysiwyg = "true";
defparam \inst|state.ex_load .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \inst|WideOr3~1 (
// Equation(s):
// \inst|WideOr3~1_combout  = ( !\inst|state.ex_or~q  & ( !\inst|state.ex_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state.ex_or~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr3~1 .extended_lut = "off";
defparam \inst|WideOr3~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \inst|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N51
cyclonev_lcell_comb \inst|Selector18~3 (
// Equation(s):
// \inst|Selector18~3_combout  = ( \inst|IR [9] & ( ((\inst|AC [9] & \inst|state.ex_or~q )) # (\inst|state.ex_loadi~q ) ) ) # ( !\inst|IR [9] & ( (\inst|AC [9] & \inst|state.ex_or~q ) ) )

	.dataa(!\inst|AC [9]),
	.datab(gnd),
	.datac(!\inst|state.ex_or~q ),
	.datad(!\inst|state.ex_loadi~q ),
	.datae(gnd),
	.dataf(!\inst|IR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~3 .extended_lut = "off";
defparam \inst|Selector18~3 .lut_mask = 64'h0505050505FF05FF;
defparam \inst|Selector18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N0
cyclonev_lcell_comb \inst|Selector18~4 (
// Equation(s):
// \inst|Selector18~4_combout  = ( \inst|AC [9] & ( \inst|state.ex_xor~q  & ( (\inst|WideOr3~1_combout  & (\inst|altsyncram_component|auto_generated|q_a [9] & (!\inst|Selector18~3_combout  & !\inst|state.ex_and~q ))) ) ) ) # ( !\inst|AC [9] & ( 
// \inst|state.ex_xor~q  & ( (!\inst|altsyncram_component|auto_generated|q_a [9] & !\inst|Selector18~3_combout ) ) ) ) # ( \inst|AC [9] & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector18~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [9]) # 
// ((\inst|WideOr3~1_combout  & !\inst|state.ex_and~q )))) ) ) ) # ( !\inst|AC [9] & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector18~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [9]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst|Selector18~3_combout ),
	.datad(!\inst|state.ex_and~q ),
	.datae(!\inst|AC [9]),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~4 .extended_lut = "off";
defparam \inst|Selector18~4 .lut_mask = 64'hD0D0D0C0C0C01000;
defparam \inst|Selector18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N9
cyclonev_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[41]~16_combout )))) # (\inst|IR [2] & (((!\inst|IR [4])) # 
// (\inst|shifter|auto_generated|sbit_w[45]~18_combout ))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[41]~16_combout )))) # (\inst|IR [2] & 
// (\inst|shifter|auto_generated|sbit_w[45]~18_combout  & ((\inst|IR [4])))) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datad(!\inst|IR [4]),
	.datae(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~1 .extended_lut = "off";
defparam \inst|Selector18~1 .lut_mask = 64'h000000000A1B5F1B;
defparam \inst|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[49]~24 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[49]~24_combout  = ( !\inst|IR [2] & ( (!\inst|IR [1] & (((\inst|shifter|auto_generated|sbit_w[17]~23_combout )))) # (\inst|IR [1] & (\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[19]~20_combout )))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[17]~23_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[19]~20_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[49]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[49]~24 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[49]~24 .lut_mask = 64'h0C1D0C1D00000000;
defparam \inst|shifter|auto_generated|sbit_w[49]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N36
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[49]~22 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[49]~22_combout  = ( \inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (\inst|IR [4] & (\inst|IR [2] & ((!\inst|IR [1]) # (\inst|shifter|auto_generated|sbit_w[23]~15_combout )))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[21]~19_combout  & ( (\inst|IR [4] & (\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout  & \inst|IR [1]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [2]),
	.datac(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[21]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[49]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[49]~22 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[49]~22 .lut_mask = 64'h0001000111011101;
defparam \inst|shifter|auto_generated|sbit_w[49]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N18
cyclonev_lcell_comb \inst|Selector18~2 (
// Equation(s):
// \inst|Selector18~2_combout  = ( \inst|AC [15] & ( (\inst|Selector19~2_combout  & (((\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[49]~22_combout )) # (\inst|shifter|auto_generated|sbit_w[49]~24_combout ))) ) ) # ( !\inst|AC [15] & ( 
// (\inst|Selector19~2_combout  & (!\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[49]~22_combout ) # (\inst|shifter|auto_generated|sbit_w[49]~24_combout )))) ) )

	.dataa(!\inst|Selector19~2_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[49]~24_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[49]~22_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~2 .extended_lut = "off";
defparam \inst|Selector18~2 .lut_mask = 64'h1500150015551555;
defparam \inst|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N26
dffeas \inst4|COUNT[9] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[9] .is_wysiwyg = "true";
defparam \inst4|COUNT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N21
cyclonev_lcell_comb \inst4|IO_COUNT[9] (
// Equation(s):
// \inst4|IO_COUNT [9] = ( \inst4|COUNT [9] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [9]) ) ) # ( !\inst4|COUNT [9] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst4|IO_COUNT [9]),
	.datae(gnd),
	.dataf(!\inst4|COUNT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[9] .extended_lut = "off";
defparam \inst4|IO_COUNT[9] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst4|IO_COUNT[9] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y29_N56
dffeas \inst7|B_DI[9] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[9] .is_wysiwyg = "true";
defparam \inst7|B_DI[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N26
dffeas \inst|state.ex_in2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_in~DUPLICATE_q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in2 .is_wysiwyg = "true";
defparam \inst|state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N27
cyclonev_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = ( \inst|AC [9] & ( \inst3|TIMER_EN~combout  & ( (\inst|state.ex_in2~q  & ((\inst|IO_WRITE_int~q ) # (\inst4|IO_COUNT [9]))) ) ) ) # ( !\inst|AC [9] & ( \inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [9] & 
// (!\inst|IO_WRITE_int~q  & \inst|state.ex_in2~q )) ) ) ) # ( \inst|AC [9] & ( !\inst3|TIMER_EN~combout  & ( (\inst|state.ex_in2~q  & ((\inst7|B_DI [9]) # (\inst|IO_WRITE_int~q ))) ) ) ) # ( !\inst|AC [9] & ( !\inst3|TIMER_EN~combout  & ( 
// (!\inst|IO_WRITE_int~q  & (\inst7|B_DI [9] & \inst|state.ex_in2~q )) ) ) )

	.dataa(!\inst4|IO_COUNT [9]),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst7|B_DI [9]),
	.datad(!\inst|state.ex_in2~q ),
	.datae(!\inst|AC [9]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~0 .extended_lut = "off";
defparam \inst|Selector18~0 .lut_mask = 64'h000C003F00440077;
defparam \inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N54
cyclonev_lcell_comb \inst|Selector18~5 (
// Equation(s):
// \inst|Selector18~5_combout  = ( \inst|Add1~37_sumout  & ( \inst|Selector18~0_combout  ) ) # ( !\inst|Add1~37_sumout  & ( \inst|Selector18~0_combout  ) ) # ( \inst|Add1~37_sumout  & ( !\inst|Selector18~0_combout  & ( (!\inst|Selector18~4_combout ) # 
// (((!\inst|WideOr3~0_combout ) # (\inst|Selector18~2_combout )) # (\inst|Selector18~1_combout )) ) ) ) # ( !\inst|Add1~37_sumout  & ( !\inst|Selector18~0_combout  & ( (!\inst|Selector18~4_combout ) # ((\inst|Selector18~2_combout ) # 
// (\inst|Selector18~1_combout )) ) ) )

	.dataa(!\inst|Selector18~4_combout ),
	.datab(!\inst|Selector18~1_combout ),
	.datac(!\inst|Selector18~2_combout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Add1~37_sumout ),
	.dataf(!\inst|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector18~5 .extended_lut = "off";
defparam \inst|Selector18~5 .lut_mask = 64'hBFBFFFBFFFFFFFFF;
defparam \inst|Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N56
dffeas \inst|AC[9] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector18~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[9] .is_wysiwyg = "true";
defparam \inst|AC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N30
cyclonev_lcell_comb \inst|Equal0~2 (
// Equation(s):
// \inst|Equal0~2_combout  = ( !\inst|AC [8] & ( !\inst|AC [7] & ( (!\inst|AC [9] & (!\inst|AC [6] & (!\inst|AC [4] & !\inst|AC [5]))) ) ) )

	.dataa(!\inst|AC [9]),
	.datab(!\inst|AC [6]),
	.datac(!\inst|AC [4]),
	.datad(!\inst|AC [5]),
	.datae(!\inst|AC [8]),
	.dataf(!\inst|AC [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~2 .extended_lut = "off";
defparam \inst|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N24
cyclonev_lcell_comb \inst|Equal0~1 (
// Equation(s):
// \inst|Equal0~1_combout  = ( !\inst|AC [14] & ( !\inst|AC [13] & ( (!\inst|AC [15] & (!\inst|AC [12] & (!\inst|AC [11] & !\inst|AC [10]))) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|AC [12]),
	.datac(!\inst|AC [11]),
	.datad(!\inst|AC [10]),
	.datae(!\inst|AC [14]),
	.dataf(!\inst|AC [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~1 .extended_lut = "off";
defparam \inst|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N45
cyclonev_lcell_comb \inst|Equal0~0 (
// Equation(s):
// \inst|Equal0~0_combout  = ( !\inst|AC [1] & ( (!\inst|AC [0] & (!\inst|AC [3] & !\inst|AC [2])) ) )

	.dataa(!\inst|AC [0]),
	.datab(gnd),
	.datac(!\inst|AC [3]),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Equal0~0 .extended_lut = "off";
defparam \inst|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N0
cyclonev_lcell_comb \inst|state~51 (
// Equation(s):
// \inst|state~51_combout  = ( \inst|state~37_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~51 .extended_lut = "off";
defparam \inst|state~51 .lut_mask = 64'h0000000022222222;
defparam \inst|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N2
dffeas \inst|state.ex_jpos (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~51_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jpos .is_wysiwyg = "true";
defparam \inst|state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N51
cyclonev_lcell_comb \inst|PC[2]~1 (
// Equation(s):
// \inst|PC[2]~1_combout  = ( \inst|AC [15] & ( \inst|state.ex_jpos~q  ) ) # ( !\inst|AC [15] & ( (\inst|Equal0~2_combout  & (\inst|Equal0~1_combout  & (\inst|Equal0~0_combout  & \inst|state.ex_jpos~q ))) ) )

	.dataa(!\inst|Equal0~2_combout ),
	.datab(!\inst|Equal0~1_combout ),
	.datac(!\inst|Equal0~0_combout ),
	.datad(!\inst|state.ex_jpos~q ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[2]~1 .extended_lut = "off";
defparam \inst|PC[2]~1 .lut_mask = 64'h0001000100FF00FF;
defparam \inst|PC[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N57
cyclonev_lcell_comb \inst|state~50 (
// Equation(s):
// \inst|state~50_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~33_combout  & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(!\inst|state~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~50 .extended_lut = "off";
defparam \inst|state~50 .lut_mask = 64'h0055005500000000;
defparam \inst|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N59
dffeas \inst|state.ex_jzero (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~50_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jzero .is_wysiwyg = "true";
defparam \inst|state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N48
cyclonev_lcell_comb \inst|state~49 (
// Equation(s):
// \inst|state~49_combout  = ( \inst|state~41_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\inst|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~49 .extended_lut = "off";
defparam \inst|state~49 .lut_mask = 64'h0000000000F000F0;
defparam \inst|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N50
dffeas \inst|state.ex_jneg (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~49_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jneg .is_wysiwyg = "true";
defparam \inst|state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \inst|state~53 (
// Equation(s):
// \inst|state~53_combout  = ( \inst|Selector30~1_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~53 .extended_lut = "off";
defparam \inst|state~53 .lut_mask = 64'h0000000022222222;
defparam \inst|state~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N32
dffeas \inst|state.ex_jump (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~53_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_jump .is_wysiwyg = "true";
defparam \inst|state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N42
cyclonev_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = ( !\inst|state.ex_jneg~q  & ( (!\inst|state.ex_jump~q  & (!\inst|state.ex_jpos~q  & !\inst|state.ex_jzero~q )) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_jump~q ),
	.datac(!\inst|state.ex_jpos~q ),
	.datad(!\inst|state.ex_jzero~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_jneg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~0 .extended_lut = "off";
defparam \inst|WideOr2~0 .lut_mask = 64'hC000C00000000000;
defparam \inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N21
cyclonev_lcell_comb \inst|WideOr2~1 (
// Equation(s):
// \inst|WideOr2~1_combout  = ( \inst|WideOr2~0_combout  & ( (!\inst|state.fetch~DUPLICATE_q  & (\inst|state.init~q  & (!\inst|state.ex_return~q  & !\inst|state.ex_call~q ))) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.ex_return~q ),
	.datad(!\inst|state.ex_call~q ),
	.datae(gnd),
	.dataf(!\inst|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr2~1 .extended_lut = "off";
defparam \inst|WideOr2~1 .lut_mask = 64'h0000000020002000;
defparam \inst|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N24
cyclonev_lcell_comb \inst|PC[2]~0 (
// Equation(s):
// \inst|PC[2]~0_combout  = ( \inst|state.ex_jpos~q  & ( \inst|Equal0~1_combout  & ( (!\inst|AC [15] & ((!\inst|Equal0~2_combout ) # (!\inst|Equal0~0_combout ))) ) ) ) # ( !\inst|state.ex_jpos~q  & ( \inst|Equal0~1_combout  & ( (!\inst|state.ex_jzero~q  & 
// (\inst|AC [15])) # (\inst|state.ex_jzero~q  & (((\inst|Equal0~2_combout  & \inst|Equal0~0_combout )))) ) ) ) # ( \inst|state.ex_jpos~q  & ( !\inst|Equal0~1_combout  & ( !\inst|AC [15] ) ) ) # ( !\inst|state.ex_jpos~q  & ( !\inst|Equal0~1_combout  & ( 
// (\inst|AC [15] & !\inst|state.ex_jzero~q ) ) ) )

	.dataa(!\inst|AC [15]),
	.datab(!\inst|state.ex_jzero~q ),
	.datac(!\inst|Equal0~2_combout ),
	.datad(!\inst|Equal0~0_combout ),
	.datae(!\inst|state.ex_jpos~q ),
	.dataf(!\inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[2]~0 .extended_lut = "off";
defparam \inst|PC[2]~0 .lut_mask = 64'h4444AAAA4447AAA0;
defparam \inst|PC[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N6
cyclonev_lcell_comb \inst|PC[0]~2 (
// Equation(s):
// \inst|PC[0]~2_combout  = ( !\inst|WideOr2~1_combout  & ( \inst|PC[2]~0_combout  & ( (!\inst|PC[2]~1_combout  & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ) ) ) ) # ( !\inst|WideOr2~1_combout  & ( !\inst|PC[2]~0_combout  & ( 
// (!\inst|PC[2]~1_combout  & (!\inst|state.ex_jzero~q  & (!\inst|state.ex_jneg~q  & \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ))) ) ) )

	.dataa(!\inst|PC[2]~1_combout ),
	.datab(!\inst|state.ex_jzero~q ),
	.datac(!\inst|state.ex_jneg~q ),
	.datad(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datae(!\inst|WideOr2~1_combout ),
	.dataf(!\inst|PC[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC[0]~2 .extended_lut = "off";
defparam \inst|PC[0]~2 .lut_mask = 64'h0080000000AA0000;
defparam \inst|PC[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N34
dffeas \inst|PC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[1] .is_wysiwyg = "true";
defparam \inst|PC[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N6
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \inst|PC [2] ) + ( GND ) + ( \inst|Add0~6  ))
// \inst|Add0~10  = CARRY(( \inst|PC [2] ) + ( GND ) + ( \inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst|PC [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N36
cyclonev_lcell_comb \inst|Selector9~1 (
// Equation(s):
// \inst|Selector9~1_combout  = ( \inst|Add0~9_sumout  & ( \inst|state.ex_return~q  & ( \inst|PC_stack[0][2]~q  ) ) ) # ( !\inst|Add0~9_sumout  & ( \inst|state.ex_return~q  & ( \inst|PC_stack[0][2]~q  ) ) ) # ( \inst|Add0~9_sumout  & ( 
// !\inst|state.ex_return~q  & ( (\inst|state.fetch~DUPLICATE_q ) # (\inst|Selector9~0_combout ) ) ) ) # ( !\inst|Add0~9_sumout  & ( !\inst|state.ex_return~q  & ( (\inst|Selector9~0_combout  & !\inst|state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\inst|Selector9~0_combout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC_stack[0][2]~q ),
	.datad(gnd),
	.datae(!\inst|Add0~9_sumout ),
	.dataf(!\inst|state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector9~1 .extended_lut = "off";
defparam \inst|Selector9~1 .lut_mask = 64'h444477770F0F0F0F;
defparam \inst|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N37
dffeas \inst|PC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[2] .is_wysiwyg = "true";
defparam \inst|PC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N9
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))
// \inst|Add0~14  = CARRY(( \inst|PC [3] ) + ( GND ) + ( \inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N58
dffeas \inst|PC_stack[9][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N0
cyclonev_lcell_comb \inst|PC_stack[8][3]~feeder (
// Equation(s):
// \inst|PC_stack[8][3]~feeder_combout  = ( \inst|PC_stack[9][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \inst|PC_stack[8][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][3]~feeder_combout ),
	.asdata(\inst|PC_stack[7][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N15
cyclonev_lcell_comb \inst|PC_stack[7][3]~feeder (
// Equation(s):
// \inst|PC_stack[7][3]~feeder_combout  = \inst|PC_stack[8][3]~q 

	.dataa(!\inst|PC_stack[8][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \inst|PC_stack[7][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][3]~feeder_combout ),
	.asdata(\inst|PC_stack[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N12
cyclonev_lcell_comb \inst|PC_stack[6][3]~feeder (
// Equation(s):
// \inst|PC_stack[6][3]~feeder_combout  = \inst|PC_stack[7][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[7][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N14
dffeas \inst|PC_stack[6][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][3]~feeder_combout ),
	.asdata(\inst|PC_stack[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N33
cyclonev_lcell_comb \inst|PC_stack[5][3]~feeder (
// Equation(s):
// \inst|PC_stack[5][3]~feeder_combout  = \inst|PC_stack[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[6][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N35
dffeas \inst|PC_stack[5][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][3]~feeder_combout ),
	.asdata(\inst|PC_stack[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N30
cyclonev_lcell_comb \inst|PC_stack[4][3]~feeder (
// Equation(s):
// \inst|PC_stack[4][3]~feeder_combout  = \inst|PC_stack[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[5][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N32
dffeas \inst|PC_stack[4][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][3]~feeder_combout ),
	.asdata(\inst|PC_stack[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N42
cyclonev_lcell_comb \inst|PC_stack[3][3]~feeder (
// Equation(s):
// \inst|PC_stack[3][3]~feeder_combout  = \inst|PC_stack[4][3]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N44
dffeas \inst|PC_stack[3][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][3]~feeder_combout ),
	.asdata(\inst|PC_stack[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N45
cyclonev_lcell_comb \inst|PC_stack[2][3]~feeder (
// Equation(s):
// \inst|PC_stack[2][3]~feeder_combout  = \inst|PC_stack[3][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[3][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N5
dffeas \inst|PC_stack[1][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][3]~feeder_combout ),
	.asdata(\inst|PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N47
dffeas \inst|PC_stack[2][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][3]~feeder_combout ),
	.asdata(\inst|PC_stack[1][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N3
cyclonev_lcell_comb \inst|PC_stack[1][3]~feeder (
// Equation(s):
// \inst|PC_stack[1][3]~feeder_combout  = \inst|PC_stack[2][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y30_N4
dffeas \inst|PC_stack[1][3]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][3]~feeder_combout ),
	.asdata(\inst|PC_stack[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[1][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N57
cyclonev_lcell_comb \inst|PC_stack[0][3]~feeder (
// Equation(s):
// \inst|PC_stack[0][3]~feeder_combout  = \inst|PC_stack[1][3]~DUPLICATE_q 

	.dataa(!\inst|PC_stack[1][3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][3]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y28_N58
dffeas \inst|PC_stack[0][3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][3]~feeder_combout ),
	.asdata(\inst|PC [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][3] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N57
cyclonev_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = ( \inst|Add0~13_sumout  & ( \inst|PC_stack[0][3]~q  & ( ((\inst|Selector8~0_combout ) # (\inst|state.fetch~DUPLICATE_q )) # (\inst|state.ex_return~q ) ) ) ) # ( !\inst|Add0~13_sumout  & ( \inst|PC_stack[0][3]~q  & ( 
// ((!\inst|state.fetch~DUPLICATE_q  & \inst|Selector8~0_combout )) # (\inst|state.ex_return~q ) ) ) ) # ( \inst|Add0~13_sumout  & ( !\inst|PC_stack[0][3]~q  & ( (!\inst|state.ex_return~q  & ((\inst|Selector8~0_combout ) # (\inst|state.fetch~DUPLICATE_q ))) 
// ) ) ) # ( !\inst|Add0~13_sumout  & ( !\inst|PC_stack[0][3]~q  & ( (!\inst|state.ex_return~q  & (!\inst|state.fetch~DUPLICATE_q  & \inst|Selector8~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_return~q ),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(!\inst|Selector8~0_combout ),
	.datae(!\inst|Add0~13_sumout ),
	.dataf(!\inst|PC_stack[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector8~1 .extended_lut = "off";
defparam \inst|Selector8~1 .lut_mask = 64'h00C00CCC33F33FFF;
defparam \inst|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N58
dffeas \inst|PC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[3] .is_wysiwyg = "true";
defparam \inst|PC[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N12
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))
// \inst|Add0~18  = CARRY(( \inst|PC [4] ) + ( GND ) + ( \inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y27_N46
dffeas \inst|PC_stack[9][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N9
cyclonev_lcell_comb \inst|PC_stack[8][5]~feeder (
// Equation(s):
// \inst|PC_stack[8][5]~feeder_combout  = \inst|PC_stack[9][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N10
dffeas \inst|PC_stack[8][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][5]~feeder_combout ),
	.asdata(\inst|PC_stack[7][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N6
cyclonev_lcell_comb \inst|PC_stack[7][5]~feeder (
// Equation(s):
// \inst|PC_stack[7][5]~feeder_combout  = \inst|PC_stack[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[8][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N8
dffeas \inst|PC_stack[7][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][5]~feeder_combout ),
	.asdata(\inst|PC_stack[6][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N33
cyclonev_lcell_comb \inst|PC_stack[6][5]~feeder (
// Equation(s):
// \inst|PC_stack[6][5]~feeder_combout  = \inst|PC_stack[7][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N35
dffeas \inst|PC_stack[6][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][5]~feeder_combout ),
	.asdata(\inst|PC_stack[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N51
cyclonev_lcell_comb \inst|PC_stack[5][5]~feeder (
// Equation(s):
// \inst|PC_stack[5][5]~feeder_combout  = \inst|PC_stack[6][5]~q 

	.dataa(!\inst|PC_stack[6][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N4
dffeas \inst|PC_stack[4][5]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][5]~feeder_combout ),
	.asdata(\inst|PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[4][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N53
dffeas \inst|PC_stack[5][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][5]~feeder_combout ),
	.asdata(\inst|PC_stack[4][5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N3
cyclonev_lcell_comb \inst|PC_stack[4][5]~feeder (
// Equation(s):
// \inst|PC_stack[4][5]~feeder_combout  = \inst|PC_stack[5][5]~q 

	.dataa(!\inst|PC_stack[5][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \inst|PC_stack[4][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][5]~feeder_combout ),
	.asdata(\inst|PC_stack[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N27
cyclonev_lcell_comb \inst|PC_stack[3][5]~feeder (
// Equation(s):
// \inst|PC_stack[3][5]~feeder_combout  = \inst|PC_stack[4][5]~q 

	.dataa(!\inst|PC_stack[4][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N28
dffeas \inst|PC_stack[3][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][5]~feeder_combout ),
	.asdata(\inst|PC_stack[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N0
cyclonev_lcell_comb \inst|PC_stack[2][5]~feeder (
// Equation(s):
// \inst|PC_stack[2][5]~feeder_combout  = ( \inst|PC_stack[3][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N2
dffeas \inst|PC_stack[2][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][5]~feeder_combout ),
	.asdata(\inst|PC_stack[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N24
cyclonev_lcell_comb \inst|PC_stack[1][5]~feeder (
// Equation(s):
// \inst|PC_stack[1][5]~feeder_combout  = \inst|PC_stack[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N26
dffeas \inst|PC_stack[1][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][5]~feeder_combout ),
	.asdata(\inst|PC_stack[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N18
cyclonev_lcell_comb \inst|PC_stack[0][5]~feeder (
// Equation(s):
// \inst|PC_stack[0][5]~feeder_combout  = \inst|PC_stack[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][5]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \inst|PC_stack[0][5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][5]~feeder_combout ),
	.asdata(\inst|PC [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][5] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = ( \inst|IR [5] & ( ((!\inst|state.decode~DUPLICATE_q  & (!\inst|state.ex_istore2~q  & !\inst|state.ex_iload~q ))) # (\inst|altsyncram_component|auto_generated|q_a [5]) ) ) # ( !\inst|IR [5] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [5] & (((\inst|state.ex_iload~q ) # (\inst|state.ex_istore2~q )) # (\inst|state.decode~DUPLICATE_q ))) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst|state.ex_istore2~q ),
	.datad(!\inst|state.ex_iload~q ),
	.datae(!\inst|IR [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector6~0 .extended_lut = "off";
defparam \inst|Selector6~0 .lut_mask = 64'h1333B3331333B333;
defparam \inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N45
cyclonev_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = ( \inst|Selector6~0_combout  & ( \inst|state.ex_return~q  & ( \inst|PC_stack[0][5]~q  ) ) ) # ( !\inst|Selector6~0_combout  & ( \inst|state.ex_return~q  & ( \inst|PC_stack[0][5]~q  ) ) ) # ( \inst|Selector6~0_combout  & ( 
// !\inst|state.ex_return~q  & ( (!\inst|state.fetch~DUPLICATE_q ) # (\inst|Add0~21_sumout ) ) ) ) # ( !\inst|Selector6~0_combout  & ( !\inst|state.ex_return~q  & ( (\inst|Add0~21_sumout  & \inst|state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\inst|Add0~21_sumout ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC_stack[0][5]~q ),
	.datad(gnd),
	.datae(!\inst|Selector6~0_combout ),
	.dataf(!\inst|state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector6~1 .extended_lut = "off";
defparam \inst|Selector6~1 .lut_mask = 64'h1111DDDD0F0F0F0F;
defparam \inst|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N46
dffeas \inst|PC[5] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[5] .is_wysiwyg = "true";
defparam \inst|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \inst|next_mem_addr[5]~5 (
// Equation(s):
// \inst|next_mem_addr[5]~5_combout  = ( \inst|IR [5] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.fetch~DUPLICATE_q ) # (\inst|PC [5]) ) ) ) # ( !\inst|IR [5] & ( \inst|altsyncram_component|auto_generated|q_a [5] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|PC [5])) ) ) ) # ( \inst|IR [5] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( (!\inst|state.fetch~DUPLICATE_q  & 
// ((\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|PC [5])) ) ) ) # ( !\inst|IR [5] & ( !\inst|altsyncram_component|auto_generated|q_a [5] & ( (\inst|PC [5] & \inst|state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\inst|PC [5]),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst|IR [5]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[5]~5 .extended_lut = "off";
defparam \inst|next_mem_addr[5]~5 .lut_mask = 64'h05053535C5C5F5F5;
defparam \inst|next_mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|AC [14],\inst|AC [13],\inst|AC [12],\inst|AC [11],\inst|AC [0]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "BeepTest1.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_5k24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100020000210800A10C0673344318A26EC86500CE000000000000000000000000000000018603380030C";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "0670006100CE000C3000000000000000000000000030806700000000000006180CE000C3019C0018403380030CCE000000000000000000000000030806700000000000006180CE000C3019C0018403380030C0000000000000000000006100CE0000000000000C3019C001840338003080670006100CE0000000000000000000000000000C3019C00186033800308067000618000000000000000000000000184033800000000000030C0670006180CE000C2019C00186670000000000000000000000000184033800000000000030C0670006180CE000C2019C0018600000000000000000000030806700000000000006180CE000C2019C0018403380030A04";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N33
cyclonev_lcell_comb \inst|state~52 (
// Equation(s):
// \inst|state~52_combout  = ( \inst|altsyncram_component|auto_generated|q_a [15] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|Selector30~0_combout  & (!\inst|altsyncram_component|auto_generated|q_a [11] & \inst|state.decode~DUPLICATE_q 
// ))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|Selector30~0_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\inst|state.decode~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~52 .extended_lut = "off";
defparam \inst|state~52 .lut_mask = 64'h0000000000200020;
defparam \inst|state~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N34
dffeas \inst|state.ex_call (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~52_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_call .is_wysiwyg = "true";
defparam \inst|state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N18
cyclonev_lcell_comb \inst|PC_stack[9][0]~1 (
// Equation(s):
// \inst|PC_stack[9][0]~1_combout  = ( \inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  & ( \inst|state.ex_call~q  ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_call~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[9][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[9][0]~1 .extended_lut = "off";
defparam \inst|PC_stack[9][0]~1 .lut_mask = 64'h0000333300003333;
defparam \inst|PC_stack[9][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N16
dffeas \inst|PC_stack[9][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N15
cyclonev_lcell_comb \inst|PC_stack[8][4]~feeder (
// Equation(s):
// \inst|PC_stack[8][4]~feeder_combout  = \inst|PC_stack[9][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[9][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N16
dffeas \inst|PC_stack[8][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][4]~feeder_combout ),
	.asdata(\inst|PC_stack[7][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N12
cyclonev_lcell_comb \inst|PC_stack[7][4]~feeder (
// Equation(s):
// \inst|PC_stack[7][4]~feeder_combout  = \inst|PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N14
dffeas \inst|PC_stack[7][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][4]~feeder_combout ),
	.asdata(\inst|PC_stack[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N39
cyclonev_lcell_comb \inst|PC_stack[6][4]~feeder (
// Equation(s):
// \inst|PC_stack[6][4]~feeder_combout  = \inst|PC_stack[7][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N41
dffeas \inst|PC_stack[6][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][4]~feeder_combout ),
	.asdata(\inst|PC_stack[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N36
cyclonev_lcell_comb \inst|PC_stack[5][4]~feeder (
// Equation(s):
// \inst|PC_stack[5][4]~feeder_combout  = \inst|PC_stack[6][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N38
dffeas \inst|PC_stack[5][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][4]~feeder_combout ),
	.asdata(\inst|PC_stack[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N45
cyclonev_lcell_comb \inst|PC_stack[4][4]~feeder (
// Equation(s):
// \inst|PC_stack[4][4]~feeder_combout  = \inst|PC_stack[5][4]~q 

	.dataa(!\inst|PC_stack[5][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N47
dffeas \inst|PC_stack[4][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][4]~feeder_combout ),
	.asdata(\inst|PC_stack[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N30
cyclonev_lcell_comb \inst|PC_stack[3][4]~feeder (
// Equation(s):
// \inst|PC_stack[3][4]~feeder_combout  = \inst|PC_stack[4][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[4][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N32
dffeas \inst|PC_stack[3][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][4]~feeder_combout ),
	.asdata(\inst|PC_stack[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N42
cyclonev_lcell_comb \inst|PC_stack[2][4]~feeder (
// Equation(s):
// \inst|PC_stack[2][4]~feeder_combout  = \inst|PC_stack[3][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N44
dffeas \inst|PC_stack[2][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][4]~feeder_combout ),
	.asdata(\inst|PC_stack[1][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N48
cyclonev_lcell_comb \inst|PC_stack[1][4]~feeder (
// Equation(s):
// \inst|PC_stack[1][4]~feeder_combout  = \inst|PC_stack[2][4]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N50
dffeas \inst|PC_stack[1][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][4]~feeder_combout ),
	.asdata(\inst|PC_stack[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N51
cyclonev_lcell_comb \inst|PC_stack[0][4]~feeder (
// Equation(s):
// \inst|PC_stack[0][4]~feeder_combout  = \inst|PC_stack[1][4]~q 

	.dataa(!\inst|PC_stack[1][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][4]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N52
dffeas \inst|PC_stack[0][4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][4]~feeder_combout ),
	.asdata(\inst|PC [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][4] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N9
cyclonev_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = ( \inst|state.decode~DUPLICATE_q  & ( \inst|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\inst|state.decode~DUPLICATE_q  & ( (!\inst|state.ex_iload~DUPLICATE_q  & ((!\inst|state.ex_istore2~q  & ((\inst|IR [4]))) # 
// (\inst|state.ex_istore2~q  & (\inst|altsyncram_component|auto_generated|q_a [4])))) # (\inst|state.ex_iload~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [4])) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|state.ex_iload~DUPLICATE_q ),
	.datad(!\inst|state.ex_istore2~q ),
	.datae(gnd),
	.dataf(!\inst|state.decode~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector7~0 .extended_lut = "off";
defparam \inst|Selector7~0 .lut_mask = 64'h3555355555555555;
defparam \inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N24
cyclonev_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = ( \inst|Add0~17_sumout  & ( \inst|Selector7~0_combout  & ( (!\inst|state.ex_return~q ) # (\inst|PC_stack[0][4]~q ) ) ) ) # ( !\inst|Add0~17_sumout  & ( \inst|Selector7~0_combout  & ( (!\inst|state.ex_return~q  & 
// (!\inst|state.fetch~DUPLICATE_q )) # (\inst|state.ex_return~q  & ((\inst|PC_stack[0][4]~q ))) ) ) ) # ( \inst|Add0~17_sumout  & ( !\inst|Selector7~0_combout  & ( (!\inst|state.ex_return~q  & (\inst|state.fetch~DUPLICATE_q )) # (\inst|state.ex_return~q  & 
// ((\inst|PC_stack[0][4]~q ))) ) ) ) # ( !\inst|Add0~17_sumout  & ( !\inst|Selector7~0_combout  & ( (\inst|PC_stack[0][4]~q  & \inst|state.ex_return~q ) ) ) )

	.dataa(gnd),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|PC_stack[0][4]~q ),
	.datad(!\inst|state.ex_return~q ),
	.datae(!\inst|Add0~17_sumout ),
	.dataf(!\inst|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector7~1 .extended_lut = "off";
defparam \inst|Selector7~1 .lut_mask = 64'h000F330FCC0FFF0F;
defparam \inst|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \inst|PC[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[4] .is_wysiwyg = "true";
defparam \inst|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N6
cyclonev_lcell_comb \inst|next_mem_addr[4]~4 (
// Equation(s):
// \inst|next_mem_addr[4]~4_combout  = ( \inst|PC [4] & ( ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [4])) # (\inst|WideNor0~combout  & ((\inst|IR [4])))) # (\inst|state.fetch~DUPLICATE_q ) ) ) # ( !\inst|PC [4] & ( 
// (!\inst|state.fetch~DUPLICATE_q  & ((!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [4])) # (\inst|WideNor0~combout  & ((\inst|IR [4]))))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|WideNor0~combout ),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\inst|PC [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[4]~4 .extended_lut = "off";
defparam \inst|next_mem_addr[4]~4 .lut_mask = 64'h5300530053FF53FF;
defparam \inst|next_mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N21
cyclonev_lcell_comb \inst|next_mem_addr[3]~3 (
// Equation(s):
// \inst|next_mem_addr[3]~3_combout  = ( \inst|WideNor0~combout  & ( \inst|PC [3] & ( (\inst|state.fetch~DUPLICATE_q ) # (\inst|IR [3]) ) ) ) # ( !\inst|WideNor0~combout  & ( \inst|PC [3] & ( (\inst|state.fetch~DUPLICATE_q ) # 
// (\inst|altsyncram_component|auto_generated|q_a [3]) ) ) ) # ( \inst|WideNor0~combout  & ( !\inst|PC [3] & ( (\inst|IR [3] & !\inst|state.fetch~DUPLICATE_q ) ) ) ) # ( !\inst|WideNor0~combout  & ( !\inst|PC [3] & ( 
// (\inst|altsyncram_component|auto_generated|q_a [3] & !\inst|state.fetch~DUPLICATE_q ) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(!\inst|IR [3]),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(!\inst|WideNor0~combout ),
	.dataf(!\inst|PC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[3]~3 .extended_lut = "off";
defparam \inst|next_mem_addr[3]~3 .lut_mask = 64'h55000F0055FF0FFF;
defparam \inst|next_mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N44
dffeas \inst|IR[4] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[4] .is_wysiwyg = "true";
defparam \inst|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N51
cyclonev_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) # (\inst|IR [2] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) # (\inst|IR [2] & 
// (\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~1 .extended_lut = "off";
defparam \inst|Selector19~1 .lut_mask = 64'h000000000A1B4E5F;
defparam \inst|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N51
cyclonev_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = ( \inst|state.ex_loadi~q  & ( ((\inst|AC [8] & \inst|state.ex_or~q )) # (\inst|IR [8]) ) ) # ( !\inst|state.ex_loadi~q  & ( (\inst|AC [8] & \inst|state.ex_or~q ) ) )

	.dataa(!\inst|IR [8]),
	.datab(gnd),
	.datac(!\inst|AC [8]),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~4 .extended_lut = "off";
defparam \inst|Selector19~4 .lut_mask = 64'h000F000F555F555F;
defparam \inst|Selector19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N30
cyclonev_lcell_comb \inst|Selector19~5 (
// Equation(s):
// \inst|Selector19~5_combout  = ( \inst|state.ex_and~q  & ( \inst|altsyncram_component|auto_generated|q_a [8] & ( (\inst|WideOr3~1_combout  & (!\inst|AC [8] & (!\inst|Selector19~4_combout  & !\inst|state.ex_xor~q ))) ) ) ) # ( !\inst|state.ex_and~q  & ( 
// \inst|altsyncram_component|auto_generated|q_a [8] & ( (\inst|WideOr3~1_combout  & (!\inst|Selector19~4_combout  & ((!\inst|state.ex_xor~q ) # (\inst|AC [8])))) ) ) ) # ( \inst|state.ex_and~q  & ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( 
// (!\inst|Selector19~4_combout  & ((!\inst|AC [8]) # (!\inst|state.ex_xor~q ))) ) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|altsyncram_component|auto_generated|q_a [8] & ( (!\inst|Selector19~4_combout  & ((!\inst|AC [8]) # (!\inst|state.ex_xor~q ))) ) ) )

	.dataa(!\inst|WideOr3~1_combout ),
	.datab(!\inst|AC [8]),
	.datac(!\inst|Selector19~4_combout ),
	.datad(!\inst|state.ex_xor~q ),
	.datae(!\inst|state.ex_and~q ),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~5 .extended_lut = "off";
defparam \inst|Selector19~5 .lut_mask = 64'hF0C0F0C050104000;
defparam \inst|Selector19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N18
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~10 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~10_combout  = ( \inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (\inst|IR [2] & (\inst|IR [4] & ((\inst|shifter|auto_generated|sbit_w[20]~7_combout ) # (\inst|IR [1])))) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[22]~2_combout  & ( (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[20]~7_combout  & (\inst|IR [2] & \inst|IR [4]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[20]~7_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[48]~10 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~10 .lut_mask = 64'h0002000200070007;
defparam \inst|shifter|auto_generated|sbit_w[48]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N51
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[48]~12 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[48]~12_combout  = ( \inst|shifter|auto_generated|sbit_w[32]~11_combout  & ( !\inst|IR [2] ) ) # ( !\inst|shifter|auto_generated|sbit_w[32]~11_combout  & ( (\inst|IR [1] & 
// (\inst|shifter|auto_generated|sbit_w[18]~8_combout  & (\inst|IR [4] & !\inst|IR [2]))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[18]~8_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[32]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .lut_mask = 64'h01000100FF00FF00;
defparam \inst|shifter|auto_generated|sbit_w[48]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N6
cyclonev_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = ( \inst|AC [15] & ( (\inst|Selector19~2_combout  & (((\inst|IR [4]) # (\inst|shifter|auto_generated|sbit_w[48]~12_combout )) # (\inst|shifter|auto_generated|sbit_w[48]~10_combout ))) ) ) # ( !\inst|AC [15] & ( (!\inst|IR [4] 
// & (\inst|Selector19~2_combout  & ((\inst|shifter|auto_generated|sbit_w[48]~12_combout ) # (\inst|shifter|auto_generated|sbit_w[48]~10_combout )))) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[48]~10_combout ),
	.datab(!\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|Selector19~2_combout ),
	.datae(gnd),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~3 .extended_lut = "off";
defparam \inst|Selector19~3 .lut_mask = 64'h00700070007F007F;
defparam \inst|Selector19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N48
cyclonev_lcell_comb \inst4|IO_COUNT[8] (
// Equation(s):
// \inst4|IO_COUNT [8] = ( \inst4|COUNT [8] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [8]) ) ) # ( !\inst4|COUNT [8] & ( (\inst4|IO_COUNT [8] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [8]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[8] .extended_lut = "off";
defparam \inst4|IO_COUNT[8] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \inst7|B_DI[8] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[8] .is_wysiwyg = "true";
defparam \inst7|B_DI[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & \inst|AC [8]) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( (\inst4|IO_COUNT [8] & \inst|state.ex_in2~DUPLICATE_q 
// ) ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst|state.ex_in2~DUPLICATE_q  & \inst|AC [8]) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( (\inst7|B_DI [8] & \inst|state.ex_in2~DUPLICATE_q ) ) ) )

	.dataa(!\inst4|IO_COUNT [8]),
	.datab(!\inst7|B_DI [8]),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|AC [8]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~0 .extended_lut = "off";
defparam \inst|Selector19~0 .lut_mask = 64'h0303000F0505000F;
defparam \inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \inst|Selector19~6 (
// Equation(s):
// \inst|Selector19~6_combout  = ( \inst|Selector19~3_combout  & ( \inst|Selector19~0_combout  ) ) # ( !\inst|Selector19~3_combout  & ( \inst|Selector19~0_combout  ) ) # ( \inst|Selector19~3_combout  & ( !\inst|Selector19~0_combout  ) ) # ( 
// !\inst|Selector19~3_combout  & ( !\inst|Selector19~0_combout  & ( ((!\inst|Selector19~5_combout ) # ((\inst|Add1~33_sumout  & !\inst|WideOr3~0_combout ))) # (\inst|Selector19~1_combout ) ) ) )

	.dataa(!\inst|Selector19~1_combout ),
	.datab(!\inst|Selector19~5_combout ),
	.datac(!\inst|Add1~33_sumout ),
	.datad(!\inst|WideOr3~0_combout ),
	.datae(!\inst|Selector19~3_combout ),
	.dataf(!\inst|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector19~6 .extended_lut = "off";
defparam \inst|Selector19~6 .lut_mask = 64'hDFDDFFFFFFFFFFFF;
defparam \inst|Selector19~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N14
dffeas \inst|AC[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[8] .is_wysiwyg = "true";
defparam \inst|AC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N39
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[24]~0 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[24]~0_combout  = ( \inst|AC [9] & ( \inst|IR [4] & ( (\inst|AC [8]) # (\inst|IR [0]) ) ) ) # ( !\inst|AC [9] & ( \inst|IR [4] & ( (!\inst|IR [0] & \inst|AC [8]) ) ) ) # ( \inst|AC [9] & ( !\inst|IR [4] & ( (!\inst|IR 
// [0] & (\inst|AC [8])) # (\inst|IR [0] & ((\inst|AC [7]))) ) ) ) # ( !\inst|AC [9] & ( !\inst|IR [4] & ( (!\inst|IR [0] & (\inst|AC [8])) # (\inst|IR [0] & ((\inst|AC [7]))) ) ) )

	.dataa(!\inst|IR [0]),
	.datab(gnd),
	.datac(!\inst|AC [8]),
	.datad(!\inst|AC [7]),
	.datae(!\inst|AC [9]),
	.dataf(!\inst|IR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .lut_mask = 64'h0A5F0A5F0A0A5F5F;
defparam \inst|shifter|auto_generated|sbit_w[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N33
cyclonev_lcell_comb \inst|shifter|auto_generated|sbit_w[42]~25 (
// Equation(s):
// \inst|shifter|auto_generated|sbit_w[42]~25_combout  = ( \inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (!\inst|IR [1]) # ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[24]~0_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[28]~4_combout )))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[26]~1_combout  & ( (\inst|IR [1] & ((!\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[24]~0_combout )) # (\inst|IR [4] & 
// ((\inst|shifter|auto_generated|sbit_w[28]~4_combout ))))) ) )

	.dataa(!\inst|IR [1]),
	.datab(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[28]~4_combout ),
	.datad(!\inst|IR [4]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|shifter|auto_generated|sbit_w[42]~25 .extended_lut = "off";
defparam \inst|shifter|auto_generated|sbit_w[42]~25 .lut_mask = 64'h11051105BBAFBBAF;
defparam \inst|shifter|auto_generated|sbit_w[42]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N0
cyclonev_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = ( \inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout )) # (\inst|IR [2] & 
// (((\inst|shifter|auto_generated|sbit_w[38]~27_combout ) # (\inst|IR [4])))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[46]~26_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2] & (\inst|shifter|auto_generated|sbit_w[42]~25_combout )) # 
// (\inst|IR [2] & (((!\inst|IR [4] & \inst|shifter|auto_generated|sbit_w[38]~27_combout )))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[42]~25_combout ),
	.datab(!\inst|IR [2]),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[38]~27_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[46]~26_combout ),
	.dataf(!\inst|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~0 .extended_lut = "off";
defparam \inst|Selector25~0 .lut_mask = 64'h0000000044744777;
defparam \inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N9
cyclonev_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = ( \inst|IR [2] & ( ((\inst|AC [2] & \inst|state.ex_or~q )) # (\inst|state.ex_loadi~DUPLICATE_q ) ) ) # ( !\inst|IR [2] & ( (\inst|AC [2] & \inst|state.ex_or~q ) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(!\inst|AC [2]),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~3 .extended_lut = "off";
defparam \inst|Selector25~3 .lut_mask = 64'h000F000F333F333F;
defparam \inst|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = ( \inst|state.ex_and~q  & ( !\inst|Selector25~3_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [2] & (((!\inst|state.ex_xor~q ) # (!\inst|AC [2])))) # (\inst|altsyncram_component|auto_generated|q_a [2] & 
// (\inst|WideOr3~1_combout  & (!\inst|state.ex_xor~q  & !\inst|AC [2]))) ) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|Selector25~3_combout  & ( (!\inst|altsyncram_component|auto_generated|q_a [2] & (((!\inst|state.ex_xor~q ) # (!\inst|AC [2])))) # 
// (\inst|altsyncram_component|auto_generated|q_a [2] & (\inst|WideOr3~1_combout  & ((!\inst|state.ex_xor~q ) # (\inst|AC [2])))) ) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|AC [2]),
	.datae(!\inst|state.ex_and~q ),
	.dataf(!\inst|Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~4 .extended_lut = "off";
defparam \inst|Selector25~4 .lut_mask = 64'hBAB1BAA000000000;
defparam \inst|Selector25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N0
cyclonev_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = ( \inst|IR [1] & ( (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[24]~0_combout  & \inst|IR [2])) ) ) # ( !\inst|IR [1] & ( (\inst|IR [4] & (\inst|IR [2] & \inst|shifter|auto_generated|sbit_w[22]~2_combout )) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|shifter|auto_generated|sbit_w[24]~0_combout ),
	.datac(!\inst|IR [2]),
	.datad(!\inst|shifter|auto_generated|sbit_w[22]~2_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~1 .extended_lut = "off";
defparam \inst|Selector25~1 .lut_mask = 64'h0005000501010101;
defparam \inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y28_N6
cyclonev_lcell_comb \inst|Selector25~5 (
// Equation(s):
// \inst|Selector25~5_combout  = ( \inst|Add1~9_sumout  & ( \inst|WideOr3~0_combout  & ( (\inst|Selector25~4_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|Selector25~2_combout  & !\inst|Selector25~1_combout )))) ) ) ) # ( !\inst|Add1~9_sumout  & ( 
// \inst|WideOr3~0_combout  & ( (\inst|Selector25~4_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|Selector25~2_combout  & !\inst|Selector25~1_combout )))) ) ) ) # ( !\inst|Add1~9_sumout  & ( !\inst|WideOr3~0_combout  & ( (\inst|Selector25~4_combout  
// & ((!\inst|Selector27~2_combout ) # ((!\inst|Selector25~2_combout  & !\inst|Selector25~1_combout )))) ) ) )

	.dataa(!\inst|Selector25~2_combout ),
	.datab(!\inst|Selector25~4_combout ),
	.datac(!\inst|Selector25~1_combout ),
	.datad(!\inst|Selector27~2_combout ),
	.datae(!\inst|Add1~9_sumout ),
	.dataf(!\inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~5 .extended_lut = "off";
defparam \inst|Selector25~5 .lut_mask = 64'h3320000033203320;
defparam \inst|Selector25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N0
cyclonev_lcell_comb \inst4|IO_COUNT[2] (
// Equation(s):
// \inst4|IO_COUNT [2] = ( \inst4|COUNT [2] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [2]) ) ) # ( !\inst4|COUNT [2] & ( (\inst4|IO_COUNT [2] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [2]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[2] .extended_lut = "off";
defparam \inst4|IO_COUNT[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N39
cyclonev_lcell_comb \IO_DATA[2]~19 (
// Equation(s):
// \IO_DATA[2]~19_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [2])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [2]))) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q  & \inst|AC [2]) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst4|IO_COUNT [2]),
	.datac(gnd),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~19 .extended_lut = "off";
defparam \IO_DATA[2]~19 .lut_mask = 64'h0055005522772277;
defparam \IO_DATA[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N18
cyclonev_lcell_comb \inst|Selector25~6 (
// Equation(s):
// \inst|Selector25~6_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[2]~19_combout  ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[2]~19_combout  & ( (!\inst|Selector25~5_combout ) # (\inst|Selector25~0_combout ) ) ) ) # ( 
// \inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[2]~19_combout  & ( ((!\inst|Selector25~5_combout ) # ((\inst7|B_DI [2] & \IO_DATA[0]~16_combout ))) # (\inst|Selector25~0_combout ) ) ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[2]~19_combout  & ( 
// (!\inst|Selector25~5_combout ) # (\inst|Selector25~0_combout ) ) ) )

	.dataa(!\inst7|B_DI [2]),
	.datab(!\IO_DATA[0]~16_combout ),
	.datac(!\inst|Selector25~0_combout ),
	.datad(!\inst|Selector25~5_combout ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\IO_DATA[2]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~6 .extended_lut = "off";
defparam \inst|Selector25~6 .lut_mask = 64'hFF0FFF1FFF0FFFFF;
defparam \inst|Selector25~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N20
dffeas \inst|AC[2] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[2] .is_wysiwyg = "true";
defparam \inst|AC[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\inst|AC [2]}),
	.portaaddr({\inst|next_mem_addr[10]~10_combout ,\inst|next_mem_addr[9]~9_combout ,\inst|next_mem_addr[8]~8_combout ,\inst|next_mem_addr[7]~7_combout ,\inst|next_mem_addr[6]~6_combout ,\inst|next_mem_addr[5]~5_combout ,\inst|next_mem_addr[4]~4_combout ,
\inst|next_mem_addr[3]~3_combout ,\inst|next_mem_addr[2]~2_combout ,\inst|next_mem_addr[1]~1_combout ,\inst|next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "BeepTest1.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_5k24:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108421004200002000400000200002000400000000000000000000000000000000000000000000000000";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000400000000000000000080000000000000000000000000000000000000000000000000000000400000000000000000080000000000000000000000000000000000000000000000000000000000000000000100000000200000000400000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000040000000000000000000000000000000000000000000000000000000200000000000000000040000000000000000000000000000000000000000000000000000000000000000000080000000100000000200000000400";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N21
cyclonev_lcell_comb \inst|next_mem_addr[2]~2 (
// Equation(s):
// \inst|next_mem_addr[2]~2_combout  = ( \inst|IR [2] & ( (!\inst|state.fetch~DUPLICATE_q  & (((\inst|altsyncram_component|auto_generated|q_a [2])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [2])))) ) ) # ( !\inst|IR [2] & 
// ( (!\inst|state.fetch~DUPLICATE_q  & (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [2]))) # (\inst|state.fetch~DUPLICATE_q  & (((\inst|PC [2])))) ) )

	.dataa(!\inst|WideNor0~combout ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst|PC [2]),
	.datad(!\inst|state.fetch~DUPLICATE_q ),
	.datae(!\inst|IR [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[2]~2 .extended_lut = "off";
defparam \inst|next_mem_addr[2]~2 .lut_mask = 64'h220F770F220F770F;
defparam \inst|next_mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y28_N47
dffeas \inst|IR[8] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[8] .is_wysiwyg = "true";
defparam \inst|IR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N41
dffeas \inst|state.ex_in (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~44_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_in .is_wysiwyg = "true";
defparam \inst|state.ex_in .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N36
cyclonev_lcell_comb \inst|state~32 (
// Equation(s):
// \inst|state~32_combout  = ( \inst|Selector30~0_combout  & ( (\inst|state.decode~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [11] & (\inst|altsyncram_component|auto_generated|q_a [12] & \inst|altsyncram_component|auto_generated|q_a 
// [15]))) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst|Selector30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~32 .extended_lut = "off";
defparam \inst|state~32 .lut_mask = 64'h0000000000010001;
defparam \inst|state~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N38
dffeas \inst|state.ex_out (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~32_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out .is_wysiwyg = "true";
defparam \inst|state.ex_out .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N11
dffeas \inst|state.ex_out2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_out~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_out2 .is_wysiwyg = "true";
defparam \inst|state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N9
cyclonev_lcell_comb \inst|Selector29~0 (
// Equation(s):
// \inst|Selector29~0_combout  = ( \inst|IO_CYCLE~q  & ( (!\inst|state.ex_in2~DUPLICATE_q  & !\inst|state.ex_out2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.ex_in2~DUPLICATE_q ),
	.datad(!\inst|state.ex_out2~q ),
	.datae(gnd),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector29~0 .extended_lut = "off";
defparam \inst|Selector29~0 .lut_mask = 64'h00000000F000F000;
defparam \inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N18
cyclonev_lcell_comb \inst|Selector29~1 (
// Equation(s):
// \inst|Selector29~1_combout  = ( \inst|Selector29~0_combout  & ( (((!\inst|state.fetch~DUPLICATE_q  & \inst|state.init~q )) # (\inst|state.ex_out~q )) # (\inst|state.ex_in~q ) ) ) # ( !\inst|Selector29~0_combout  & ( (\inst|state.ex_out~q ) # 
// (\inst|state.ex_in~q ) ) )

	.dataa(!\inst|state.fetch~DUPLICATE_q ),
	.datab(!\inst|state.init~q ),
	.datac(!\inst|state.ex_in~q ),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(!\inst|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector29~1 .extended_lut = "off";
defparam \inst|Selector29~1 .lut_mask = 64'h0FFF0FFF2FFF2FFF;
defparam \inst|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N20
dffeas \inst|IO_CYCLE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_CYCLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_CYCLE .is_wysiwyg = "true";
defparam \inst|IO_CYCLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N54
cyclonev_lcell_comb \inst3|SWITCH_EN~0 (
// Equation(s):
// \inst3|SWITCH_EN~0_combout  = ( !\inst|IR [5] & ( \inst|IO_CYCLE~q  & ( (!\inst|IR [8] & (!\inst|IR [10] & (!\inst|IR [9] & !\inst|IR [7]))) ) ) )

	.dataa(!\inst|IR [8]),
	.datab(!\inst|IR [10]),
	.datac(!\inst|IR [9]),
	.datad(!\inst|IR [7]),
	.datae(!\inst|IR [5]),
	.dataf(!\inst|IO_CYCLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|SWITCH_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|SWITCH_EN~0 .extended_lut = "off";
defparam \inst3|SWITCH_EN~0 .lut_mask = 64'h0000000080000000;
defparam \inst3|SWITCH_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N51
cyclonev_lcell_comb \inst4|process_0~0 (
// Equation(s):
// \inst4|process_0~0_combout  = ( \inst3|TIMER_EN~0_combout  & ( \inst|Selector12~0_combout  & ( (!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ) # ((\inst3|SWITCH_EN~0_combout  & (!\inst|IR [6] & \inst|IO_WRITE_int~q ))) ) ) ) # ( 
// !\inst3|TIMER_EN~0_combout  & ( \inst|Selector12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  ) ) ) # ( \inst3|TIMER_EN~0_combout  & ( !\inst|Selector12~0_combout  & ( 
// !\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  ) ) ) # ( !\inst3|TIMER_EN~0_combout  & ( !\inst|Selector12~0_combout  & ( !\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock  ) ) )

	.dataa(!\inst3|SWITCH_EN~0_combout ),
	.datab(!\inst|IR [6]),
	.datac(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst3|TIMER_EN~0_combout ),
	.dataf(!\inst|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|process_0~0 .extended_lut = "off";
defparam \inst4|process_0~0 .lut_mask = 64'hF0F0F0F0F0F0F0F4;
defparam \inst4|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y27_N1
dffeas \inst4|COUNT[1]~DUPLICATE (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inst4|COUNT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N2
dffeas \inst4|COUNT[1] (
	.clk(\inst5|clock_10Hz~q ),
	.d(\inst4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\inst4|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|COUNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|COUNT[1] .is_wysiwyg = "true";
defparam \inst4|COUNT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N57
cyclonev_lcell_comb \inst4|IO_COUNT[1] (
// Equation(s):
// \inst4|IO_COUNT [1] = (!\inst3|TIMER_EN~combout  & ((\inst4|COUNT [1]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [1]))

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [1]),
	.datad(!\inst4|COUNT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[1] .extended_lut = "off";
defparam \inst4|IO_COUNT[1] .lut_mask = 64'h05AF05AF05AF05AF;
defparam \inst4|IO_COUNT[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N33
cyclonev_lcell_comb \IO_DATA[1]~18 (
// Equation(s):
// \IO_DATA[1]~18_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [1])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [1]))) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q  & \inst|AC [1]) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst4|IO_COUNT [1]),
	.datac(gnd),
	.datad(!\inst|AC [1]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~18 .extended_lut = "off";
defparam \IO_DATA[1]~18 .lut_mask = 64'h0055005522772277;
defparam \IO_DATA[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N33
cyclonev_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = ( \inst|state.ex_loadi~q  & ( ((\inst|state.ex_or~q  & \inst|AC [1])) # (\inst|IR [1]) ) ) # ( !\inst|state.ex_loadi~q  & ( (\inst|state.ex_or~q  & \inst|AC [1]) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_or~q ),
	.datac(!\inst|AC [1]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|state.ex_loadi~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~1 .extended_lut = "off";
defparam \inst|Selector26~1 .lut_mask = 64'h0303030303FF03FF;
defparam \inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N36
cyclonev_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = ( \inst|state.ex_and~q  & ( \inst|AC [1] & ( (!\inst|state.ex_xor~q  & (!\inst|Selector26~1_combout  & !\inst|altsyncram_component|auto_generated|q_a [1])) ) ) ) # ( !\inst|state.ex_and~q  & ( \inst|AC [1] & ( 
// (!\inst|Selector26~1_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [1] & (!\inst|state.ex_xor~q )) # (\inst|altsyncram_component|auto_generated|q_a [1] & ((\inst|WideOr3~1_combout ))))) ) ) ) # ( \inst|state.ex_and~q  & ( !\inst|AC [1] & ( 
// (!\inst|Selector26~1_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [1]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )))) ) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|AC [1] & ( (!\inst|Selector26~1_combout  & 
// ((!\inst|altsyncram_component|auto_generated|q_a [1]) # ((!\inst|state.ex_xor~q  & \inst|WideOr3~1_combout )))) ) ) )

	.dataa(!\inst|state.ex_xor~q ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|Selector26~1_combout ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\inst|state.ex_and~q ),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~2 .extended_lut = "off";
defparam \inst|Selector26~2 .lut_mask = 64'hF020F020A030A000;
defparam \inst|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N12
cyclonev_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = ( !\inst|shifter|auto_generated|sbit_w[49]~24_combout  & ( \inst|Selector27~2_combout  & ( (!\inst|shifter|auto_generated|sbit_w[49]~22_combout  & (\inst|Selector26~2_combout  & ((!\inst|Add1~5_sumout ) # 
// (\inst|WideOr3~0_combout )))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[49]~24_combout  & ( !\inst|Selector27~2_combout  & ( (\inst|Selector26~2_combout  & ((!\inst|Add1~5_sumout ) # (\inst|WideOr3~0_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[49]~24_combout  & ( !\inst|Selector27~2_combout  & ( (\inst|Selector26~2_combout  & ((!\inst|Add1~5_sumout ) # (\inst|WideOr3~0_combout ))) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[49]~22_combout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Add1~5_sumout ),
	.datad(!\inst|Selector26~2_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[49]~24_combout ),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~3 .extended_lut = "off";
defparam \inst|Selector26~3 .lut_mask = 64'h00F300F300A20000;
defparam \inst|Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N6
cyclonev_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = ( \inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[41]~16_combout )))) # (\inst|IR [2] & (((!\inst|IR [4])) # 
// (\inst|shifter|auto_generated|sbit_w[45]~18_combout ))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[37]~21_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[41]~16_combout )))) # (\inst|IR [2] & 
// (\inst|shifter|auto_generated|sbit_w[45]~18_combout  & (\inst|IR [4]))) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|shifter|auto_generated|sbit_w[45]~18_combout ),
	.datac(!\inst|IR [4]),
	.datad(!\inst|shifter|auto_generated|sbit_w[41]~16_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[37]~21_combout ),
	.dataf(!\inst|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~0 .extended_lut = "off";
defparam \inst|Selector26~0 .lut_mask = 64'h0000000001AB51FB;
defparam \inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y27_N23
dffeas \inst7|B_DI[1] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[1] .is_wysiwyg = "true";
defparam \inst7|B_DI[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N36
cyclonev_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = ( \inst7|B_DI [1] & ( \IO_DATA[0]~16_combout  & ( (!\inst|Selector26~3_combout ) # ((\inst|Selector26~0_combout ) # (\inst|state.ex_in2~q )) ) ) ) # ( !\inst7|B_DI [1] & ( \IO_DATA[0]~16_combout  & ( 
// (!\inst|Selector26~3_combout ) # (((\IO_DATA[1]~18_combout  & \inst|state.ex_in2~q )) # (\inst|Selector26~0_combout )) ) ) ) # ( \inst7|B_DI [1] & ( !\IO_DATA[0]~16_combout  & ( (!\inst|Selector26~3_combout ) # (((\IO_DATA[1]~18_combout  & 
// \inst|state.ex_in2~q )) # (\inst|Selector26~0_combout )) ) ) ) # ( !\inst7|B_DI [1] & ( !\IO_DATA[0]~16_combout  & ( (!\inst|Selector26~3_combout ) # (((\IO_DATA[1]~18_combout  & \inst|state.ex_in2~q )) # (\inst|Selector26~0_combout )) ) ) )

	.dataa(!\IO_DATA[1]~18_combout ),
	.datab(!\inst|Selector26~3_combout ),
	.datac(!\inst|state.ex_in2~q ),
	.datad(!\inst|Selector26~0_combout ),
	.datae(!\inst7|B_DI [1]),
	.dataf(!\IO_DATA[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~4 .extended_lut = "off";
defparam \inst|Selector26~4 .lut_mask = 64'hCDFFCDFFCDFFCFFF;
defparam \inst|Selector26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N38
dffeas \inst|AC[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector26~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[1] .is_wysiwyg = "true";
defparam \inst|AC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N38
dffeas \inst|IR[1] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[1] .is_wysiwyg = "true";
defparam \inst|IR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \inst|next_mem_addr[1]~1 (
// Equation(s):
// \inst|next_mem_addr[1]~1_combout  = ( \inst|PC [1] & ( ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [1]))) # (\inst|WideNor0~combout  & (\inst|IR [1]))) # (\inst|state.fetch~q ) ) ) # ( !\inst|PC [1] & ( 
// (!\inst|state.fetch~q  & ((!\inst|WideNor0~combout  & ((\inst|altsyncram_component|auto_generated|q_a [1]))) # (\inst|WideNor0~combout  & (\inst|IR [1])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|IR [1]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\inst|PC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[1]~1 .extended_lut = "off";
defparam \inst|next_mem_addr[1]~1 .lut_mask = 64'h028A028A57DF57DF;
defparam \inst|next_mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \inst|Selector30~0 (
// Equation(s):
// \inst|Selector30~0_combout  = (!\inst|altsyncram_component|auto_generated|q_a [14] & !\inst|altsyncram_component|auto_generated|q_a [13])

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~0 .extended_lut = "off";
defparam \inst|Selector30~0 .lut_mask = 64'h8888888888888888;
defparam \inst|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N30
cyclonev_lcell_comb \inst|state~48 (
// Equation(s):
// \inst|state~48_combout  = ( \inst|altsyncram_component|auto_generated|q_a [11] & ( (!\inst|altsyncram_component|auto_generated|q_a [12] & (\inst|Selector30~0_combout  & (\inst|state.decode~DUPLICATE_q  & \inst|altsyncram_component|auto_generated|q_a 
// [15]))) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\inst|Selector30~0_combout ),
	.datac(!\inst|state.decode~DUPLICATE_q ),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~48 .extended_lut = "off";
defparam \inst|state~48 .lut_mask = 64'h0000000000020002;
defparam \inst|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N32
dffeas \inst|state.ex_return (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~48_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_return .is_wysiwyg = "true";
defparam \inst|state.ex_return .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \inst|PC_stack[8][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N5
dffeas \inst|PC_stack[9][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|PC_stack[8][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[9][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N15
cyclonev_lcell_comb \inst|PC_stack[8][0]~feeder (
// Equation(s):
// \inst|PC_stack[8][0]~feeder_combout  = \inst|PC_stack[9][0]~q 

	.dataa(!\inst|PC_stack[9][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[8][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[8][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N16
dffeas \inst|PC_stack[8][0]~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[8][0]~feeder_combout ),
	.asdata(\inst|PC_stack[7][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[8][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[8][0]~DUPLICATE .is_wysiwyg = "true";
defparam \inst|PC_stack[8][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N12
cyclonev_lcell_comb \inst|PC_stack[7][0]~feeder (
// Equation(s):
// \inst|PC_stack[7][0]~feeder_combout  = \inst|PC_stack[8][0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[8][0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[7][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[7][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N14
dffeas \inst|PC_stack[7][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[7][0]~feeder_combout ),
	.asdata(\inst|PC_stack[6][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[7][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N57
cyclonev_lcell_comb \inst|PC_stack[6][0]~feeder (
// Equation(s):
// \inst|PC_stack[6][0]~feeder_combout  = \inst|PC_stack[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|PC_stack[7][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[6][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[6][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inst|PC_stack[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N59
dffeas \inst|PC_stack[6][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[6][0]~feeder_combout ),
	.asdata(\inst|PC_stack[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[6][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N54
cyclonev_lcell_comb \inst|PC_stack[5][0]~feeder (
// Equation(s):
// \inst|PC_stack[5][0]~feeder_combout  = \inst|PC_stack[6][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[6][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[5][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[5][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N56
dffeas \inst|PC_stack[5][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[5][0]~feeder_combout ),
	.asdata(\inst|PC_stack[4][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[5][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N27
cyclonev_lcell_comb \inst|PC_stack[4][0]~feeder (
// Equation(s):
// \inst|PC_stack[4][0]~feeder_combout  = \inst|PC_stack[5][0]~q 

	.dataa(!\inst|PC_stack[5][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[4][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[4][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \inst|PC_stack[4][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[4][0]~feeder_combout ),
	.asdata(\inst|PC_stack[3][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[4][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N39
cyclonev_lcell_comb \inst|PC_stack[3][0]~feeder (
// Equation(s):
// \inst|PC_stack[3][0]~feeder_combout  = \inst|PC_stack[4][0]~q 

	.dataa(!\inst|PC_stack[4][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[3][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[3][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst|PC_stack[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N41
dffeas \inst|PC_stack[3][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[3][0]~feeder_combout ),
	.asdata(\inst|PC_stack[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[3][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N24
cyclonev_lcell_comb \inst|PC_stack[2][0]~feeder (
// Equation(s):
// \inst|PC_stack[2][0]~feeder_combout  = \inst|PC_stack[3][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[3][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[2][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N25
dffeas \inst|PC_stack[2][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[2][0]~feeder_combout ),
	.asdata(\inst|PC_stack[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[2][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N36
cyclonev_lcell_comb \inst|PC_stack[1][0]~feeder (
// Equation(s):
// \inst|PC_stack[1][0]~feeder_combout  = ( \inst|PC_stack[2][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|PC_stack[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[1][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|PC_stack[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N37
dffeas \inst|PC_stack[1][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[1][0]~feeder_combout ),
	.asdata(\inst|PC_stack[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[1][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N48
cyclonev_lcell_comb \inst|PC_stack[0][0]~feeder (
// Equation(s):
// \inst|PC_stack[0][0]~feeder_combout  = \inst|PC_stack[1][0]~q 

	.dataa(gnd),
	.datab(!\inst|PC_stack[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|PC_stack[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|PC_stack[0][0]~feeder .extended_lut = "off";
defparam \inst|PC_stack[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \inst|PC_stack[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N49
dffeas \inst|PC_stack[0][0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|PC_stack[0][0]~feeder_combout ),
	.asdata(\inst|PC [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|state.ex_return~q ),
	.ena(\inst|PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC_stack[0][0] .is_wysiwyg = "true";
defparam \inst|PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = ( \inst|state.ex_istore2~q  & ( \inst|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\inst|state.ex_istore2~q  & ( (!\inst|state.ex_iload~q  & ((!\inst|state.decode~q  & (\inst|IR [0])) # (\inst|state.decode~q  & 
// ((\inst|altsyncram_component|auto_generated|q_a [0]))))) # (\inst|state.ex_iload~q  & (((\inst|altsyncram_component|auto_generated|q_a [0])))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|IR [0]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector11~0 .extended_lut = "off";
defparam \inst|Selector11~0 .lut_mask = 64'h087F087F00FF00FF;
defparam \inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N48
cyclonev_lcell_comb \inst|Selector11~1 (
// Equation(s):
// \inst|Selector11~1_combout  = ( \inst|state.ex_return~q  & ( \inst|PC_stack[0][0]~q  ) ) # ( !\inst|state.ex_return~q  & ( (!\inst|state.fetch~DUPLICATE_q  & ((\inst|Selector11~0_combout ))) # (\inst|state.fetch~DUPLICATE_q  & (\inst|Add0~1_sumout )) ) )

	.dataa(!\inst|PC_stack[0][0]~q ),
	.datab(!\inst|state.fetch~DUPLICATE_q ),
	.datac(!\inst|Add0~1_sumout ),
	.datad(!\inst|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\inst|state.ex_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector11~1 .extended_lut = "off";
defparam \inst|Selector11~1 .lut_mask = 64'h03CF03CF55555555;
defparam \inst|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y28_N49
dffeas \inst|PC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inst|state.init~q ),
	.sload(gnd),
	.ena(\inst|PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC[0] .is_wysiwyg = "true";
defparam \inst|PC[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \inst|next_mem_addr[0]~0 (
// Equation(s):
// \inst|next_mem_addr[0]~0_combout  = ( \inst|IR [0] & ( (!\inst|state.fetch~q  & (((\inst|altsyncram_component|auto_generated|q_a [0])) # (\inst|WideNor0~combout ))) # (\inst|state.fetch~q  & (((\inst|PC [0])))) ) ) # ( !\inst|IR [0] & ( 
// (!\inst|state.fetch~q  & (!\inst|WideNor0~combout  & (\inst|altsyncram_component|auto_generated|q_a [0]))) # (\inst|state.fetch~q  & (((\inst|PC [0])))) ) )

	.dataa(!\inst|state.fetch~q ),
	.datab(!\inst|WideNor0~combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|PC [0]),
	.datae(gnd),
	.dataf(!\inst|IR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|next_mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|next_mem_addr[0]~0 .extended_lut = "off";
defparam \inst|next_mem_addr[0]~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \inst|next_mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N5
dffeas \inst|IR[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[0] .is_wysiwyg = "true";
defparam \inst|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N33
cyclonev_lcell_comb \inst3|BEEP_EN~0 (
// Equation(s):
// \inst3|BEEP_EN~0_combout  = (!\inst|IR [0] & (!\inst|IR [1] & !\inst|IR [2]))

	.dataa(!\inst|IR [0]),
	.datab(gnd),
	.datac(!\inst|IR [1]),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BEEP_EN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|BEEP_EN~0 .extended_lut = "off";
defparam \inst3|BEEP_EN~0 .lut_mask = 64'hA000A000A000A000;
defparam \inst3|BEEP_EN~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N51
cyclonev_lcell_comb \inst3|SWITCH_EN (
// Equation(s):
// \inst3|SWITCH_EN~combout  = LCELL(( \inst3|SWITCH_EN~0_combout  & ( (\inst3|BEEP_EN~0_combout  & (!\inst|IR [6] & \inst|Selector12~0_combout )) ) ))

	.dataa(!\inst3|BEEP_EN~0_combout ),
	.datab(gnd),
	.datac(!\inst|IR [6]),
	.datad(!\inst|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|SWITCH_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|SWITCH_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|SWITCH_EN .extended_lut = "off";
defparam \inst3|SWITCH_EN .lut_mask = 64'h0000000000500050;
defparam \inst3|SWITCH_EN .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y27_N17
dffeas \inst7|B_DI[3] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[3] .is_wysiwyg = "true";
defparam \inst7|B_DI[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N6
cyclonev_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ( \inst|AC [3] & ( ((\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [3])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [3] & ( (\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [3]) ) )

	.dataa(gnd),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(!\inst|IR [3]),
	.datad(!\inst|state.ex_or~q ),
	.datae(gnd),
	.dataf(!\inst|AC [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~0 .extended_lut = "off";
defparam \inst|Selector24~0 .lut_mask = 64'h0303030303FF03FF;
defparam \inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N18
cyclonev_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = ( \inst|AC [3] & ( \inst|altsyncram_component|auto_generated|q_a [3] & ( (!\inst|state.ex_and~q  & (\inst|WideOr3~1_combout  & !\inst|Selector24~0_combout )) ) ) ) # ( !\inst|AC [3] & ( 
// \inst|altsyncram_component|auto_generated|q_a [3] & ( (\inst|WideOr3~1_combout  & (!\inst|state.ex_xor~q  & !\inst|Selector24~0_combout )) ) ) ) # ( \inst|AC [3] & ( !\inst|altsyncram_component|auto_generated|q_a [3] & ( (!\inst|state.ex_xor~q  & 
// !\inst|Selector24~0_combout ) ) ) ) # ( !\inst|AC [3] & ( !\inst|altsyncram_component|auto_generated|q_a [3] & ( !\inst|Selector24~0_combout  ) ) )

	.dataa(!\inst|state.ex_and~q ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|state.ex_xor~q ),
	.datad(!\inst|Selector24~0_combout ),
	.datae(!\inst|AC [3]),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~1 .extended_lut = "off";
defparam \inst|Selector24~1 .lut_mask = 64'hFF00F00030002200;
defparam \inst|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N18
cyclonev_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = ( \inst|shifter|auto_generated|sbit_w[43]~32_combout  & ( \inst|IR [2] & ( (\inst|Selector24~1_combout  & ((!\inst|Selector27~0_combout ) # ((!\inst|shifter|auto_generated|sbit_w[59]~29_combout  & 
// !\inst|shifter|auto_generated|sbit_w[59]~33_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[43]~32_combout  & ( \inst|IR [2] & ( (\inst|Selector24~1_combout  & ((!\inst|Selector27~0_combout ) # 
// ((!\inst|shifter|auto_generated|sbit_w[59]~29_combout  & !\inst|shifter|auto_generated|sbit_w[59]~33_combout )))) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[43]~32_combout  & ( !\inst|IR [2] & ( (\inst|Selector24~1_combout  & 
// ((!\inst|Selector27~0_combout ) # (!\inst|shifter|auto_generated|sbit_w[59]~33_combout ))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[43]~32_combout  & ( !\inst|IR [2] & ( (\inst|Selector24~1_combout  & !\inst|Selector27~0_combout ) ) ) )

	.dataa(!\inst|shifter|auto_generated|sbit_w[59]~29_combout ),
	.datab(!\inst|Selector24~1_combout ),
	.datac(!\inst|Selector27~0_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[59]~33_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[43]~32_combout ),
	.dataf(!\inst|IR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~2 .extended_lut = "off";
defparam \inst|Selector24~2 .lut_mask = 64'h3030333032303230;
defparam \inst|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N30
cyclonev_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = ( \inst|shifter|auto_generated|sbit_w[25]~13_combout  & ( (\inst|IR [4] & (\inst|IR [2] & ((\inst|shifter|auto_generated|sbit_w[23]~15_combout ) # (\inst|IR [1])))) ) ) # ( !\inst|shifter|auto_generated|sbit_w[25]~13_combout  
// & ( (\inst|IR [4] & (!\inst|IR [1] & (\inst|shifter|auto_generated|sbit_w[23]~15_combout  & \inst|IR [2]))) ) )

	.dataa(!\inst|IR [4]),
	.datab(!\inst|IR [1]),
	.datac(!\inst|shifter|auto_generated|sbit_w[23]~15_combout ),
	.datad(!\inst|IR [2]),
	.datae(gnd),
	.dataf(!\inst|shifter|auto_generated|sbit_w[25]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~3 .extended_lut = "off";
defparam \inst|Selector24~3 .lut_mask = 64'h0004000400150015;
defparam \inst|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N54
cyclonev_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = ( \inst|shifter|auto_generated|sbit_w[35]~34_combout  & ( \inst|Selector27~2_combout  & ( ((!\inst|IR [2]) # ((\inst|Add1~13_sumout  & !\inst|WideOr3~0_combout ))) # (\inst|Selector24~3_combout ) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[35]~34_combout  & ( \inst|Selector27~2_combout  & ( ((\inst|Add1~13_sumout  & !\inst|WideOr3~0_combout )) # (\inst|Selector24~3_combout ) ) ) ) # ( \inst|shifter|auto_generated|sbit_w[35]~34_combout  & ( 
// !\inst|Selector27~2_combout  & ( (\inst|Add1~13_sumout  & !\inst|WideOr3~0_combout ) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[35]~34_combout  & ( !\inst|Selector27~2_combout  & ( (\inst|Add1~13_sumout  & !\inst|WideOr3~0_combout ) ) ) )

	.dataa(!\inst|Add1~13_sumout ),
	.datab(!\inst|WideOr3~0_combout ),
	.datac(!\inst|Selector24~3_combout ),
	.datad(!\inst|IR [2]),
	.datae(!\inst|shifter|auto_generated|sbit_w[35]~34_combout ),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~4 .extended_lut = "off";
defparam \inst|Selector24~4 .lut_mask = 64'h444444444F4FFF4F;
defparam \inst|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N9
cyclonev_lcell_comb \inst4|IO_COUNT[3] (
// Equation(s):
// \inst4|IO_COUNT [3] = ( \inst4|COUNT [3] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [3]) ) ) # ( !\inst4|COUNT [3] & ( (\inst4|IO_COUNT [3] & \inst3|TIMER_EN~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [3]),
	.datad(!\inst3|TIMER_EN~combout ),
	.datae(gnd),
	.dataf(!\inst4|COUNT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[3] .extended_lut = "off";
defparam \inst4|IO_COUNT[3] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst4|IO_COUNT[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N9
cyclonev_lcell_comb \IO_DATA[3]~20 (
// Equation(s):
// \IO_DATA[3]~20_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst|AC [3] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [3] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( 
// \inst|AC [3] ) ) )

	.dataa(!\inst4|IO_COUNT [3]),
	.datab(gnd),
	.datac(!\inst|AC [3]),
	.datad(gnd),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~20 .extended_lut = "off";
defparam \IO_DATA[3]~20 .lut_mask = 64'h00000F0F55550F0F;
defparam \IO_DATA[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N42
cyclonev_lcell_comb \inst|Selector24~5 (
// Equation(s):
// \inst|Selector24~5_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[3]~20_combout  ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[3]~20_combout  & ( (!\inst|Selector24~2_combout ) # (\inst|Selector24~4_combout ) ) ) ) # ( 
// \inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[3]~20_combout  & ( (!\inst|Selector24~2_combout ) # (((\IO_DATA[0]~16_combout  & \inst7|B_DI [3])) # (\inst|Selector24~4_combout )) ) ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[3]~20_combout  & ( 
// (!\inst|Selector24~2_combout ) # (\inst|Selector24~4_combout ) ) ) )

	.dataa(!\IO_DATA[0]~16_combout ),
	.datab(!\inst7|B_DI [3]),
	.datac(!\inst|Selector24~2_combout ),
	.datad(!\inst|Selector24~4_combout ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\IO_DATA[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~5 .extended_lut = "off";
defparam \inst|Selector24~5 .lut_mask = 64'hF0FFF1FFF0FFFFFF;
defparam \inst|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N44
dffeas \inst|AC[3] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector24~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[3] .is_wysiwyg = "true";
defparam \inst|AC[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N14
dffeas \inst|IR[6] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|IR[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IR[6] .is_wysiwyg = "true";
defparam \inst|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \inst3|TIMER_EN (
// Equation(s):
// \inst3|TIMER_EN~combout  = ( \inst3|SWITCH_EN~0_combout  & ( (!\inst|IR [6] & (\inst3|TIMER_EN~0_combout  & \inst|Selector12~0_combout )) ) )

	.dataa(!\inst|IR [6]),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|SWITCH_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|TIMER_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|TIMER_EN .extended_lut = "off";
defparam \inst3|TIMER_EN .lut_mask = 64'h00000000000A000A;
defparam \inst3|TIMER_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N9
cyclonev_lcell_comb \inst4|IO_COUNT[0] (
// Equation(s):
// \inst4|IO_COUNT [0] = ( \inst4|COUNT [0] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [0]) ) ) # ( !\inst4|COUNT [0] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [0]) ) )

	.dataa(gnd),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst4|COUNT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|IO_COUNT [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|IO_COUNT[0] .extended_lut = "off";
defparam \inst4|IO_COUNT[0] .lut_mask = 64'h03030303CFCFCFCF;
defparam \inst4|IO_COUNT[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N0
cyclonev_lcell_comb \IO_DATA[0]~17 (
// Equation(s):
// \IO_DATA[0]~17_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst|AC [0] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [0] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( 
// \inst|AC [0] ) ) )

	.dataa(!\inst4|IO_COUNT [0]),
	.datab(gnd),
	.datac(!\inst|AC [0]),
	.datad(gnd),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~17 .extended_lut = "off";
defparam \IO_DATA[0]~17 .lut_mask = 64'h00000F0F55550F0F;
defparam \IO_DATA[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y27_N56
dffeas \inst7|B_DI[0] (
	.clk(\inst3|SWITCH_EN~combout ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|B_DI [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|B_DI[0] .is_wysiwyg = "true";
defparam \inst7|B_DI[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y27_N48
cyclonev_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = ( \inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) # (\inst|IR [2] & ((!\inst|IR [4]) # 
// ((\inst|shifter|auto_generated|sbit_w[44]~6_combout )))) ) ) ) # ( !\inst|shifter|auto_generated|sbit_w[36]~9_combout  & ( \inst|Selector27~0_combout  & ( (!\inst|IR [2] & (((\inst|shifter|auto_generated|sbit_w[40]~3_combout )))) # (\inst|IR [2] & 
// (\inst|IR [4] & (\inst|shifter|auto_generated|sbit_w[44]~6_combout ))) ) ) )

	.dataa(!\inst|IR [2]),
	.datab(!\inst|IR [4]),
	.datac(!\inst|shifter|auto_generated|sbit_w[44]~6_combout ),
	.datad(!\inst|shifter|auto_generated|sbit_w[40]~3_combout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[36]~9_combout ),
	.dataf(!\inst|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~1 .extended_lut = "off";
defparam \inst|Selector27~1 .lut_mask = 64'h0000000001AB45EF;
defparam \inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N27
cyclonev_lcell_comb \inst|Selector27~3 (
// Equation(s):
// \inst|Selector27~3_combout  = ( \inst|AC [0] & ( ((\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [0])) # (\inst|state.ex_or~q ) ) ) # ( !\inst|AC [0] & ( (\inst|state.ex_loadi~DUPLICATE_q  & \inst|IR [0]) ) )

	.dataa(!\inst|state.ex_or~q ),
	.datab(!\inst|state.ex_loadi~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~3 .extended_lut = "off";
defparam \inst|Selector27~3 .lut_mask = 64'h0033003355775577;
defparam \inst|Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N42
cyclonev_lcell_comb \inst|Selector27~4 (
// Equation(s):
// \inst|Selector27~4_combout  = ( \inst|state.ex_and~q  & ( \inst|state.ex_xor~q  & ( (!\inst|Selector27~3_combout  & (!\inst|altsyncram_component|auto_generated|q_a [0] & !\inst|AC [0])) ) ) ) # ( !\inst|state.ex_and~q  & ( \inst|state.ex_xor~q  & ( 
// (!\inst|Selector27~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [0] & ((!\inst|AC [0]))) # (\inst|altsyncram_component|auto_generated|q_a [0] & (\inst|WideOr3~1_combout  & \inst|AC [0])))) ) ) ) # ( \inst|state.ex_and~q  & ( 
// !\inst|state.ex_xor~q  & ( (!\inst|Selector27~3_combout  & ((!\inst|altsyncram_component|auto_generated|q_a [0]) # ((\inst|WideOr3~1_combout  & !\inst|AC [0])))) ) ) ) # ( !\inst|state.ex_and~q  & ( !\inst|state.ex_xor~q  & ( (!\inst|Selector27~3_combout  
// & ((!\inst|altsyncram_component|auto_generated|q_a [0]) # (\inst|WideOr3~1_combout ))) ) ) )

	.dataa(!\inst|Selector27~3_combout ),
	.datab(!\inst|WideOr3~1_combout ),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\inst|AC [0]),
	.datae(!\inst|state.ex_and~q ),
	.dataf(!\inst|state.ex_xor~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~4 .extended_lut = "off";
defparam \inst|Selector27~4 .lut_mask = 64'hA2A2A2A0A002A000;
defparam \inst|Selector27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N48
cyclonev_lcell_comb \inst|Selector27~5 (
// Equation(s):
// \inst|Selector27~5_combout  = ( \inst|shifter|auto_generated|sbit_w[48]~10_combout  & ( \inst|Selector27~4_combout  & ( (!\inst|Selector27~2_combout  & ((!\inst|Add1~1_sumout ) # (\inst|WideOr3~0_combout ))) ) ) ) # ( 
// !\inst|shifter|auto_generated|sbit_w[48]~10_combout  & ( \inst|Selector27~4_combout  & ( (!\inst|WideOr3~0_combout  & (!\inst|Add1~1_sumout  & ((!\inst|Selector27~2_combout ) # (!\inst|shifter|auto_generated|sbit_w[48]~12_combout )))) # 
// (\inst|WideOr3~0_combout  & ((!\inst|Selector27~2_combout ) # ((!\inst|shifter|auto_generated|sbit_w[48]~12_combout )))) ) ) )

	.dataa(!\inst|WideOr3~0_combout ),
	.datab(!\inst|Selector27~2_combout ),
	.datac(!\inst|shifter|auto_generated|sbit_w[48]~12_combout ),
	.datad(!\inst|Add1~1_sumout ),
	.datae(!\inst|shifter|auto_generated|sbit_w[48]~10_combout ),
	.dataf(!\inst|Selector27~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~5 .extended_lut = "off";
defparam \inst|Selector27~5 .lut_mask = 64'h00000000FC54CC44;
defparam \inst|Selector27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N48
cyclonev_lcell_comb \inst|Selector27~6 (
// Equation(s):
// \inst|Selector27~6_combout  = ( \inst|state.ex_in2~DUPLICATE_q  & ( \IO_DATA[0]~16_combout  & ( (((!\inst|Selector27~5_combout ) # (\inst|Selector27~1_combout )) # (\inst7|B_DI [0])) # (\IO_DATA[0]~17_combout ) ) ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & 
// ( \IO_DATA[0]~16_combout  & ( (!\inst|Selector27~5_combout ) # (\inst|Selector27~1_combout ) ) ) ) # ( \inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[0]~16_combout  & ( ((!\inst|Selector27~5_combout ) # (\inst|Selector27~1_combout )) # 
// (\IO_DATA[0]~17_combout ) ) ) ) # ( !\inst|state.ex_in2~DUPLICATE_q  & ( !\IO_DATA[0]~16_combout  & ( (!\inst|Selector27~5_combout ) # (\inst|Selector27~1_combout ) ) ) )

	.dataa(!\IO_DATA[0]~17_combout ),
	.datab(!\inst7|B_DI [0]),
	.datac(!\inst|Selector27~1_combout ),
	.datad(!\inst|Selector27~5_combout ),
	.datae(!\inst|state.ex_in2~DUPLICATE_q ),
	.dataf(!\IO_DATA[0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~6 .extended_lut = "off";
defparam \inst|Selector27~6 .lut_mask = 64'hFF0FFF5FFF0FFF7F;
defparam \inst|Selector27~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y27_N50
dffeas \inst|AC[0] (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector27~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|AC[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|AC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|AC[0] .is_wysiwyg = "true";
defparam \inst|AC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N18
cyclonev_lcell_comb \inst|state~47 (
// Equation(s):
// \inst|state~47_combout  = ( \inst|state~37_combout  & ( (\inst|altsyncram_component|auto_generated|q_a [14] & \inst|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~47 .extended_lut = "off";
defparam \inst|state~47 .lut_mask = 64'h0000000011111111;
defparam \inst|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N19
dffeas \inst|state.ex_istore (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~47_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_istore .is_wysiwyg = "true";
defparam \inst|state.ex_istore .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N21
cyclonev_lcell_comb \inst|state~46 (
// Equation(s):
// \inst|state~46_combout  = ( \inst|state~41_combout  & ( \inst|Selector30~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Selector30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~46 .extended_lut = "off";
defparam \inst|state~46 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y26_N22
dffeas \inst|state.ex_store (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~46_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store .is_wysiwyg = "true";
defparam \inst|state.ex_store .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N16
dffeas \inst|state.ex_store2 (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.ex_store~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_store2 .is_wysiwyg = "true";
defparam \inst|state.ex_store2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = ( \inst|MW~q  & ( \inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( \inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # (\inst|state.ex_istore~q ) ) ) ) # ( 
// \inst|MW~q  & ( !\inst|state.ex_istore2~q  & ( (((\inst|state.init~q  & !\inst|state.ex_store2~q )) # (\inst|state.ex_store~q )) # (\inst|state.ex_istore~q ) ) ) ) # ( !\inst|MW~q  & ( !\inst|state.ex_istore2~q  & ( (\inst|state.ex_store~q ) # 
// (\inst|state.ex_istore~q ) ) ) )

	.dataa(!\inst|state.init~q ),
	.datab(!\inst|state.ex_istore~q ),
	.datac(!\inst|state.ex_store2~q ),
	.datad(!\inst|state.ex_store~q ),
	.datae(!\inst|MW~q ),
	.dataf(!\inst|state.ex_istore2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector0~0 .extended_lut = "off";
defparam \inst|Selector0~0 .lut_mask = 64'h33FF73FF33FF33FF;
defparam \inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N25
dffeas \inst|MW (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MW .is_wysiwyg = "true";
defparam \inst|MW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N6
cyclonev_lcell_comb \inst|state~41 (
// Equation(s):
// \inst|state~41_combout  = ( !\inst|altsyncram_component|auto_generated|q_a [11] & ( (\inst|state.decode~DUPLICATE_q  & (\inst|altsyncram_component|auto_generated|q_a [12] & !\inst|altsyncram_component|auto_generated|q_a [15])) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~41 .extended_lut = "off";
defparam \inst|state~41 .lut_mask = 64'h0500050000000000;
defparam \inst|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \inst|state~45 (
// Equation(s):
// \inst|state~45_combout  = ( \inst|altsyncram_component|auto_generated|q_a [13] & ( (\inst|state~41_combout  & \inst|altsyncram_component|auto_generated|q_a [14]) ) )

	.dataa(gnd),
	.datab(!\inst|state~41_combout ),
	.datac(gnd),
	.datad(!\inst|altsyncram_component|auto_generated|q_a [14]),
	.datae(gnd),
	.dataf(!\inst|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|state~45 .extended_lut = "off";
defparam \inst|state~45 .lut_mask = 64'h0000000000330033;
defparam \inst|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N26
dffeas \inst|state.ex_iload (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|state~45_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.ex_iload .is_wysiwyg = "true";
defparam \inst|state.ex_iload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N57
cyclonev_lcell_comb \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = ( !\inst|state.ex_in~q  & ( (!\inst|state.fetch~DUPLICATE_q  & !\inst|state.ex_out~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(!\inst|state.ex_out~q ),
	.datae(gnd),
	.dataf(!\inst|state.ex_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr7~0 .extended_lut = "off";
defparam \inst|WideOr7~0 .lut_mask = 64'hF000F00000000000;
defparam \inst|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N21
cyclonev_lcell_comb \inst|WideOr7 (
// Equation(s):
// \inst|WideOr7~combout  = ( \inst|WideOr7~0_combout  & ( (!\inst|state.ex_iload~q  & (!\inst|state.decode~q  & (!\inst|state.ex_store~q  & !\inst|state.ex_istore~q ))) ) )

	.dataa(!\inst|state.ex_iload~q ),
	.datab(!\inst|state.decode~q ),
	.datac(!\inst|state.ex_store~q ),
	.datad(!\inst|state.ex_istore~q ),
	.datae(gnd),
	.dataf(!\inst|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WideOr7 .extended_lut = "off";
defparam \inst|WideOr7 .lut_mask = 64'h0000000080008000;
defparam \inst|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \inst|state.fetch (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.fetch .is_wysiwyg = "true";
defparam \inst|state.fetch .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \inst|state.decode~DUPLICATE (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|state.fetch~q ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|state.decode~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|state.decode~DUPLICATE .is_wysiwyg = "true";
defparam \inst|state.decode~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N48
cyclonev_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = ( \inst|state.init~q  & ( ((\inst|IO_WRITE_int~q  & ((!\inst|state.fetch~DUPLICATE_q ) # (\inst|state.decode~DUPLICATE_q )))) # (\inst|state~32_combout ) ) ) # ( !\inst|state.init~q  & ( ((\inst|state.decode~DUPLICATE_q  & 
// \inst|IO_WRITE_int~q )) # (\inst|state~32_combout ) ) )

	.dataa(!\inst|state.decode~DUPLICATE_q ),
	.datab(!\inst|state~32_combout ),
	.datac(!\inst|state.fetch~DUPLICATE_q ),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst|state.init~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~0 .extended_lut = "off";
defparam \inst|Selector28~0 .lut_mask = 64'h3377337733F733F7;
defparam \inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N50
dffeas \inst|IO_WRITE_int (
	.clk(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0_outclk ),
	.d(\inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IO_WRITE_int .is_wysiwyg = "true";
defparam \inst|IO_WRITE_int .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N54
cyclonev_lcell_comb \IO_DATA[0]~16 (
// Equation(s):
// \IO_DATA[0]~16_combout  = ( \inst3|SWITCH_EN~0_combout  & ( (!\inst|IO_WRITE_int~q  & (((!\inst3|TIMER_EN~0_combout ) # (!\inst|Selector12~0_combout )) # (\inst|IR [6]))) ) ) # ( !\inst3|SWITCH_EN~0_combout  & ( !\inst|IO_WRITE_int~q  ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst|IR [6]),
	.datac(!\inst3|TIMER_EN~0_combout ),
	.datad(!\inst|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\inst3|SWITCH_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~16 .extended_lut = "off";
defparam \IO_DATA[0]~16 .lut_mask = 64'hAAAAAAAAAAA2AAA2;
defparam \IO_DATA[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N15
cyclonev_lcell_comb \IO_DATA[6]~23 (
// Equation(s):
// \IO_DATA[6]~23_combout  = ( !\inst|IR [6] & ( \inst4|IO_COUNT [6] & ( (\inst|Selector12~0_combout  & (\inst3|SWITCH_EN~0_combout  & (!\inst|IO_WRITE_int~q  & \inst3|TIMER_EN~0_combout ))) ) ) )

	.dataa(!\inst|Selector12~0_combout ),
	.datab(!\inst3|SWITCH_EN~0_combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst3|TIMER_EN~0_combout ),
	.datae(!\inst|IR [6]),
	.dataf(!\inst4|IO_COUNT [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~23 .extended_lut = "off";
defparam \IO_DATA[6]~23 .lut_mask = 64'h0000000000100000;
defparam \IO_DATA[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \inst3|BEEP_EN (
// Equation(s):
// \inst3|BEEP_EN~combout  = ( \inst3|SWITCH_EN~0_combout  & ( (\inst3|BEEP_EN~0_combout  & (\inst|Selector12~0_combout  & \inst|IR [6])) ) )

	.dataa(!\inst3|BEEP_EN~0_combout ),
	.datab(!\inst|Selector12~0_combout ),
	.datac(!\inst|IR [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst3|SWITCH_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|BEEP_EN~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|BEEP_EN .extended_lut = "off";
defparam \inst3|BEEP_EN .lut_mask = 64'h0000000001010101;
defparam \inst3|BEEP_EN .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N42
cyclonev_lcell_comb \inst6|tuning_word[2]~14 (
// Equation(s):
// \inst6|tuning_word[2]~14_combout  = ( !\inst3|BEEP_EN~combout  & ( (((\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ))) ) ) # ( \inst3|BEEP_EN~combout  & ( ((!\IO_DATA[0]~16_combout  & (((\inst|IO_WRITE_int~q  & \inst|AC [6])))) # 
// (\IO_DATA[0]~16_combout  & (((\inst|IO_WRITE_int~q  & \inst|AC [6])) # (\inst7|B_DI [6])))) # (\IO_DATA[6]~23_combout ) ) )

	.dataa(!\IO_DATA[0]~16_combout ),
	.datab(!\IO_DATA[6]~23_combout ),
	.datac(!\inst7|B_DI [6]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst3|BEEP_EN~combout ),
	.dataf(!\inst|AC [6]),
	.datag(!\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[2]~14 .extended_lut = "on";
defparam \inst6|tuning_word[2]~14 .lut_mask = 64'h0F0F37370F0F37FF;
defparam \inst6|tuning_word[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N39
cyclonev_lcell_comb \IO_DATA[2]~2 (
// Equation(s):
// \IO_DATA[2]~2_combout  = ( \inst7|B_DI [2] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst4|IO_COUNT [2])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [2])))) ) ) # ( !\inst7|B_DI [2] & ( (!\inst|IO_WRITE_int~q  & 
// (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [2]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [2])))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [2]),
	.datad(!\inst|AC [2]),
	.datae(gnd),
	.dataf(!\inst7|B_DI [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[2]~2 .extended_lut = "off";
defparam \IO_DATA[2]~2 .lut_mask = 64'h025702578ADF8ADF;
defparam \IO_DATA[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N57
cyclonev_lcell_comb \inst6|tuning_word[12]~0 (
// Equation(s):
// \inst6|tuning_word[12]~0_combout  = ( \inst7|B_DI [5] & ( \inst3|TIMER_EN~combout  & ( (\inst3|BEEP_EN~combout  & ((!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [5])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [5]))))) ) ) ) # ( !\inst7|B_DI [5] & ( 
// \inst3|TIMER_EN~combout  & ( (\inst3|BEEP_EN~combout  & ((!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [5])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [5]))))) ) ) ) # ( \inst7|B_DI [5] & ( !\inst3|TIMER_EN~combout  & ( (\inst3|BEEP_EN~combout  & 
// ((!\inst|IO_WRITE_int~q ) # (\inst|AC [5]))) ) ) ) # ( !\inst7|B_DI [5] & ( !\inst3|TIMER_EN~combout  & ( (\inst3|BEEP_EN~combout  & (\inst|AC [5] & \inst|IO_WRITE_int~q )) ) ) )

	.dataa(!\inst3|BEEP_EN~combout ),
	.datab(!\inst4|IO_COUNT [5]),
	.datac(!\inst|AC [5]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(!\inst7|B_DI [5]),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[12]~0 .extended_lut = "off";
defparam \inst6|tuning_word[12]~0 .lut_mask = 64'h0005550511051105;
defparam \inst6|tuning_word[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \IO_DATA[1]~1 (
// Equation(s):
// \IO_DATA[1]~1_combout  = ( \inst|AC [1] & ( ((!\inst3|TIMER_EN~combout  & ((\inst7|B_DI [1]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [1]))) # (\inst|IO_WRITE_int~q ) ) ) # ( !\inst|AC [1] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout  
// & ((\inst7|B_DI [1]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [1])))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [1]),
	.datad(!\inst7|B_DI [1]),
	.datae(gnd),
	.dataf(!\inst|AC [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[1]~1 .extended_lut = "off";
defparam \IO_DATA[1]~1 .lut_mask = 64'h028A028A57DF57DF;
defparam \IO_DATA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \IO_DATA[4]~4 (
// Equation(s):
// \IO_DATA[4]~4_combout  = ( \inst7|B_DI [4] & ( (!\inst|IO_WRITE_int~q  & (((!\inst3|TIMER_EN~combout )) # (\inst4|IO_COUNT [4]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [4])))) ) ) # ( !\inst7|B_DI [4] & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [4] & 
// (\inst3|TIMER_EN~combout ))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [4])))) ) )

	.dataa(!\inst4|IO_COUNT [4]),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|AC [4]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst7|B_DI [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[4]~4 .extended_lut = "off";
defparam \IO_DATA[4]~4 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \IO_DATA[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N33
cyclonev_lcell_comb \IO_DATA[0]~0 (
// Equation(s):
// \IO_DATA[0]~0_combout  = ( \inst|AC [0] & ( ((!\inst3|TIMER_EN~combout  & ((\inst7|B_DI [0]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [0]))) # (\inst|IO_WRITE_int~q ) ) ) # ( !\inst|AC [0] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout  
// & ((\inst7|B_DI [0]))) # (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [0])))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst4|IO_COUNT [0]),
	.datad(!\inst7|B_DI [0]),
	.datae(gnd),
	.dataf(!\inst|AC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[0]~0 .extended_lut = "off";
defparam \IO_DATA[0]~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \IO_DATA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \IO_DATA[3]~3 (
// Equation(s):
// \IO_DATA[3]~3_combout  = ( \inst7|B_DI [3] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst4|IO_COUNT [3])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [3])))) ) ) # ( !\inst7|B_DI [3] & ( (!\inst|IO_WRITE_int~q  & 
// (\inst3|TIMER_EN~combout  & ((\inst4|IO_COUNT [3])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [3])))) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|AC [3]),
	.datad(!\inst4|IO_COUNT [3]),
	.datae(gnd),
	.dataf(!\inst7|B_DI [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[3]~3 .extended_lut = "off";
defparam \IO_DATA[3]~3 .lut_mask = 64'h052705278DAF8DAF;
defparam \IO_DATA[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N6
cyclonev_lcell_comb \inst6|tuning_word[12]~1 (
// Equation(s):
// \inst6|tuning_word[12]~1_combout  = ( \IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & \IO_DATA[4]~4_combout ) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & 
// (\IO_DATA[4]~4_combout  & ((\IO_DATA[1]~1_combout ) # (\IO_DATA[2]~2_combout )))) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\inst6|tuning_word[12]~0_combout ),
	.datac(!\IO_DATA[1]~1_combout ),
	.datad(!\IO_DATA[4]~4_combout ),
	.datae(!\IO_DATA[0]~0_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[12]~1 .extended_lut = "off";
defparam \inst6|tuning_word[12]~1 .lut_mask = 64'h0000000000130033;
defparam \inst6|tuning_word[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N54
cyclonev_lcell_comb \inst6|tuning_word[12] (
// Equation(s):
// \inst6|tuning_word [12] = ( \inst6|tuning_word[12]~1_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [12]) ) ) # ( !\inst6|tuning_word[12]~1_combout  & ( (\inst6|tuning_word[2]~14_combout  & \inst6|tuning_word [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word[2]~14_combout ),
	.datad(!\inst6|tuning_word [12]),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[12] .extended_lut = "off";
defparam \inst6|tuning_word[12] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst6|tuning_word[12] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N0
cyclonev_lcell_comb \inst6|tuning_word[11]~9 (
// Equation(s):
// \inst6|tuning_word[11]~9_combout  = ( \IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( (\IO_DATA[2]~2_combout  & (\inst6|tuning_word[12]~0_combout  & \IO_DATA[1]~1_combout )) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( 
// (\inst6|tuning_word[12]~0_combout  & ((!\IO_DATA[2]~2_combout  & (!\IO_DATA[1]~1_combout  & \IO_DATA[4]~4_combout )) # (\IO_DATA[2]~2_combout  & (\IO_DATA[1]~1_combout )))) ) ) ) # ( \IO_DATA[0]~0_combout  & ( !\IO_DATA[3]~3_combout  & ( 
// (\inst6|tuning_word[12]~0_combout  & \IO_DATA[4]~4_combout ) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( !\IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & \IO_DATA[4]~4_combout ) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\inst6|tuning_word[12]~0_combout ),
	.datac(!\IO_DATA[1]~1_combout ),
	.datad(!\IO_DATA[4]~4_combout ),
	.datae(!\IO_DATA[0]~0_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[11]~9 .extended_lut = "off";
defparam \inst6|tuning_word[11]~9 .lut_mask = 64'h0033003301210101;
defparam \inst6|tuning_word[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N21
cyclonev_lcell_comb \inst6|tuning_word[11] (
// Equation(s):
// \inst6|tuning_word [11] = (!\inst6|tuning_word[2]~14_combout  & ((\inst6|tuning_word[11]~9_combout ))) # (\inst6|tuning_word[2]~14_combout  & (\inst6|tuning_word [11]))

	.dataa(!\inst6|tuning_word [11]),
	.datab(!\inst6|tuning_word[11]~9_combout ),
	.datac(gnd),
	.datad(!\inst6|tuning_word[2]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[11] .extended_lut = "off";
defparam \inst6|tuning_word[11] .lut_mask = 64'h3355335533553355;
defparam \inst6|tuning_word[11] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N48
cyclonev_lcell_comb \inst6|tuning_word[10]~10 (
// Equation(s):
// \inst6|tuning_word[10]~10_combout  = ( \IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & ((!\IO_DATA[2]~2_combout  & ((!\IO_DATA[4]~4_combout ) # (\IO_DATA[1]~1_combout ))) # (\IO_DATA[2]~2_combout  & 
// (!\IO_DATA[1]~1_combout )))) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( \IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & ((!\IO_DATA[1]~1_combout ) # ((!\IO_DATA[2]~2_combout  & !\IO_DATA[4]~4_combout )))) ) ) ) # ( \IO_DATA[0]~0_combout  & ( 
// !\IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & (((\IO_DATA[1]~1_combout  & !\IO_DATA[4]~4_combout )) # (\IO_DATA[2]~2_combout ))) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( !\IO_DATA[3]~3_combout  & ( (\inst6|tuning_word[12]~0_combout  & 
// (((\IO_DATA[1]~1_combout  & !\IO_DATA[4]~4_combout )) # (\IO_DATA[2]~2_combout ))) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\inst6|tuning_word[12]~0_combout ),
	.datac(!\IO_DATA[1]~1_combout ),
	.datad(!\IO_DATA[4]~4_combout ),
	.datae(!\IO_DATA[0]~0_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[10]~10 .extended_lut = "off";
defparam \inst6|tuning_word[10]~10 .lut_mask = 64'h1311131132303212;
defparam \inst6|tuning_word[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N39
cyclonev_lcell_comb \inst6|tuning_word[10] (
// Equation(s):
// \inst6|tuning_word [10] = ( \inst6|tuning_word[10]~10_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [10]) ) ) # ( !\inst6|tuning_word[10]~10_combout  & ( (\inst6|tuning_word [10] & \inst6|tuning_word[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word [10]),
	.datad(!\inst6|tuning_word[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[10] .extended_lut = "off";
defparam \inst6|tuning_word[10] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst6|tuning_word[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \IO_DATA[5]~5 (
// Equation(s):
// \IO_DATA[5]~5_combout  = ( \inst7|B_DI [5] & ( (!\inst|IO_WRITE_int~q  & ((!\inst3|TIMER_EN~combout ) # ((\inst4|IO_COUNT [5])))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [5])))) ) ) # ( !\inst7|B_DI [5] & ( (!\inst|IO_WRITE_int~q  & 
// (\inst3|TIMER_EN~combout  & (\inst4|IO_COUNT [5]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [5])))) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst4|IO_COUNT [5]),
	.datac(!\inst|AC [5]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst7|B_DI [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[5]~5 .extended_lut = "off";
defparam \IO_DATA[5]~5 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \IO_DATA[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N42
cyclonev_lcell_comb \inst6|Mux10~0 (
// Equation(s):
// \inst6|Mux10~0_combout  = ( \IO_DATA[1]~1_combout  & ( \IO_DATA[0]~0_combout  & ( (!\IO_DATA[5]~5_combout  & (((\IO_DATA[4]~4_combout  & \IO_DATA[3]~3_combout )))) # (\IO_DATA[5]~5_combout  & (!\IO_DATA[4]~4_combout  $ (((!\IO_DATA[3]~3_combout ) # 
// (\IO_DATA[2]~2_combout ))))) ) ) ) # ( !\IO_DATA[1]~1_combout  & ( \IO_DATA[0]~0_combout  & ( (!\IO_DATA[5]~5_combout  & (((\IO_DATA[4]~4_combout  & \IO_DATA[3]~3_combout )))) # (\IO_DATA[5]~5_combout  & ((!\IO_DATA[2]~2_combout ) # 
// ((\IO_DATA[3]~3_combout )))) ) ) ) # ( \IO_DATA[1]~1_combout  & ( !\IO_DATA[0]~0_combout  & ( (!\IO_DATA[5]~5_combout  & (((\IO_DATA[4]~4_combout  & \IO_DATA[3]~3_combout )))) # (\IO_DATA[5]~5_combout  & ((!\IO_DATA[3]~3_combout  & ((\IO_DATA[4]~4_combout 
// ))) # (\IO_DATA[3]~3_combout  & (!\IO_DATA[2]~2_combout )))) ) ) ) # ( !\IO_DATA[1]~1_combout  & ( !\IO_DATA[0]~0_combout  & ( (!\IO_DATA[4]~4_combout  & (\IO_DATA[5]~5_combout  & (!\IO_DATA[2]~2_combout  $ (\IO_DATA[3]~3_combout )))) # 
// (\IO_DATA[4]~4_combout  & (((\IO_DATA[3]~3_combout )))) ) ) )

	.dataa(!\IO_DATA[5]~5_combout ),
	.datab(!\IO_DATA[2]~2_combout ),
	.datac(!\IO_DATA[4]~4_combout ),
	.datad(!\IO_DATA[3]~3_combout ),
	.datae(!\IO_DATA[1]~1_combout ),
	.dataf(!\IO_DATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux10~0 .extended_lut = "off";
defparam \inst6|Mux10~0 .lut_mask = 64'h401F054E445F054B;
defparam \inst6|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N27
cyclonev_lcell_comb \inst6|tuning_word[9]~11 (
// Equation(s):
// \inst6|tuning_word[9]~11_combout  = ( \inst6|Mux10~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|BEEP_EN~combout ),
	.datae(gnd),
	.dataf(!\inst6|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[9]~11 .extended_lut = "off";
defparam \inst6|tuning_word[9]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \inst6|tuning_word[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N24
cyclonev_lcell_comb \inst6|tuning_word[9] (
// Equation(s):
// \inst6|tuning_word [9] = ( \inst6|tuning_word[9]~11_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [9]) ) ) # ( !\inst6|tuning_word[9]~11_combout  & ( (\inst6|tuning_word [9] & \inst6|tuning_word[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word [9]),
	.datad(!\inst6|tuning_word[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[9] .extended_lut = "off";
defparam \inst6|tuning_word[9] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst6|tuning_word[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N18
cyclonev_lcell_comb \inst6|Mux9~0 (
// Equation(s):
// \inst6|Mux9~0_combout  = ( \IO_DATA[5]~5_combout  & ( \IO_DATA[3]~3_combout  & ( (!\IO_DATA[0]~0_combout  & ((!\IO_DATA[1]~1_combout  & ((!\IO_DATA[2]~2_combout ) # (!\IO_DATA[4]~4_combout ))) # (\IO_DATA[1]~1_combout  & ((\IO_DATA[4]~4_combout ))))) # 
// (\IO_DATA[0]~0_combout  & ((!\IO_DATA[2]~2_combout  & (\IO_DATA[1]~1_combout )) # (\IO_DATA[2]~2_combout  & ((!\IO_DATA[1]~1_combout ) # (!\IO_DATA[4]~4_combout ))))) ) ) ) # ( !\IO_DATA[5]~5_combout  & ( \IO_DATA[3]~3_combout  & ( (\IO_DATA[2]~2_combout  
// & ((!\IO_DATA[4]~4_combout ) # ((\IO_DATA[0]~0_combout  & \IO_DATA[1]~1_combout )))) ) ) ) # ( \IO_DATA[5]~5_combout  & ( !\IO_DATA[3]~3_combout  & ( !\IO_DATA[2]~2_combout  $ (((!\IO_DATA[1]~1_combout  & (\IO_DATA[0]~0_combout  & \IO_DATA[4]~4_combout )) 
// # (\IO_DATA[1]~1_combout  & ((!\IO_DATA[4]~4_combout ))))) ) ) ) # ( !\IO_DATA[5]~5_combout  & ( !\IO_DATA[3]~3_combout  & ( \IO_DATA[4]~4_combout  ) ) )

	.dataa(!\IO_DATA[0]~0_combout ),
	.datab(!\IO_DATA[2]~2_combout ),
	.datac(!\IO_DATA[1]~1_combout ),
	.datad(!\IO_DATA[4]~4_combout ),
	.datae(!\IO_DATA[5]~5_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux9~0 .extended_lut = "off";
defparam \inst6|Mux9~0 .lut_mask = 64'h00FFC39C3301B59E;
defparam \inst6|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N33
cyclonev_lcell_comb \inst6|tuning_word[8]~12 (
// Equation(s):
// \inst6|tuning_word[8]~12_combout  = ( \inst6|Mux9~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst3|BEEP_EN~combout ),
	.datae(gnd),
	.dataf(!\inst6|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[8]~12 .extended_lut = "off";
defparam \inst6|tuning_word[8]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \inst6|tuning_word[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N30
cyclonev_lcell_comb \inst6|tuning_word[8] (
// Equation(s):
// \inst6|tuning_word [8] = ( \inst6|tuning_word[8]~12_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [8]) ) ) # ( !\inst6|tuning_word[8]~12_combout  & ( (\inst6|tuning_word [8] & \inst6|tuning_word[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(!\inst6|tuning_word [8]),
	.datac(gnd),
	.datad(!\inst6|tuning_word[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[8]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[8] .extended_lut = "off";
defparam \inst6|tuning_word[8] .lut_mask = 64'h00330033FF33FF33;
defparam \inst6|tuning_word[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N27
cyclonev_lcell_comb \inst6|Mux8~0 (
// Equation(s):
// \inst6|Mux8~0_combout  = ( \IO_DATA[5]~5_combout  & ( \IO_DATA[3]~3_combout  & ( (!\IO_DATA[0]~0_combout  & (\IO_DATA[2]~2_combout )) # (\IO_DATA[0]~0_combout  & ((!\IO_DATA[2]~2_combout  & ((!\IO_DATA[4]~4_combout ) # (\IO_DATA[1]~1_combout ))) # 
// (\IO_DATA[2]~2_combout  & (!\IO_DATA[4]~4_combout  & \IO_DATA[1]~1_combout )))) ) ) ) # ( !\IO_DATA[5]~5_combout  & ( \IO_DATA[3]~3_combout  & ( !\IO_DATA[2]~2_combout  $ (!\IO_DATA[4]~4_combout ) ) ) ) # ( \IO_DATA[5]~5_combout  & ( 
// !\IO_DATA[3]~3_combout  & ( (!\IO_DATA[0]~0_combout  & (((\IO_DATA[1]~1_combout )))) # (\IO_DATA[0]~0_combout  & ((!\IO_DATA[2]~2_combout  & (!\IO_DATA[4]~4_combout  & \IO_DATA[1]~1_combout )) # (\IO_DATA[2]~2_combout  & (\IO_DATA[4]~4_combout  & 
// !\IO_DATA[1]~1_combout )))) ) ) ) # ( !\IO_DATA[5]~5_combout  & ( !\IO_DATA[3]~3_combout  & ( (!\IO_DATA[2]~2_combout  & ((!\IO_DATA[0]~0_combout  & ((!\IO_DATA[1]~1_combout ) # (\IO_DATA[4]~4_combout ))) # (\IO_DATA[0]~0_combout  & (\IO_DATA[4]~4_combout 
//  & !\IO_DATA[1]~1_combout )))) ) ) )

	.dataa(!\IO_DATA[0]~0_combout ),
	.datab(!\IO_DATA[2]~2_combout ),
	.datac(!\IO_DATA[4]~4_combout ),
	.datad(!\IO_DATA[1]~1_combout ),
	.datae(!\IO_DATA[5]~5_combout ),
	.dataf(!\IO_DATA[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux8~0 .extended_lut = "off";
defparam \inst6|Mux8~0 .lut_mask = 64'h8C0801EA3C3C6276;
defparam \inst6|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N12
cyclonev_lcell_comb \inst6|tuning_word[7]~13 (
// Equation(s):
// \inst6|tuning_word[7]~13_combout  = ( !\inst6|Mux8~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|BEEP_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[7]~13 .extended_lut = "off";
defparam \inst6|tuning_word[7]~13 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst6|tuning_word[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N18
cyclonev_lcell_comb \inst6|tuning_word[7] (
// Equation(s):
// \inst6|tuning_word [7] = ( \inst6|tuning_word[7]~13_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [7]) ) ) # ( !\inst6|tuning_word[7]~13_combout  & ( (\inst6|tuning_word [7] & \inst6|tuning_word[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word [7]),
	.datad(!\inst6|tuning_word[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[7]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[7] .extended_lut = "off";
defparam \inst6|tuning_word[7] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst6|tuning_word[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \inst6|Mux7~0 (
// Equation(s):
// \inst6|Mux7~0_combout  = ( \IO_DATA[1]~1_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[3]~3_combout  & (!\IO_DATA[0]~0_combout  $ (((\IO_DATA[2]~2_combout  & !\IO_DATA[4]~4_combout ))))) # (\IO_DATA[3]~3_combout  & ((!\IO_DATA[2]~2_combout  & 
// ((!\IO_DATA[4]~4_combout ) # (\IO_DATA[0]~0_combout ))) # (\IO_DATA[2]~2_combout  & ((\IO_DATA[4]~4_combout ))))) ) ) ) # ( !\IO_DATA[1]~1_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[3]~3_combout  & (!\IO_DATA[0]~0_combout  $ 
// (((!\IO_DATA[2]~2_combout  & \IO_DATA[4]~4_combout ))))) # (\IO_DATA[3]~3_combout  & (\IO_DATA[0]~0_combout  & (\IO_DATA[2]~2_combout  & \IO_DATA[4]~4_combout ))) ) ) ) # ( \IO_DATA[1]~1_combout  & ( !\IO_DATA[5]~5_combout  & ( (!\IO_DATA[0]~0_combout  & 
// (!\IO_DATA[4]~4_combout  & ((!\IO_DATA[3]~3_combout ) # (\IO_DATA[2]~2_combout )))) # (\IO_DATA[0]~0_combout  & (!\IO_DATA[3]~3_combout  $ ((\IO_DATA[2]~2_combout )))) ) ) ) # ( !\IO_DATA[1]~1_combout  & ( !\IO_DATA[5]~5_combout  & ( 
// (!\IO_DATA[2]~2_combout  & (!\IO_DATA[3]~3_combout  $ (((\IO_DATA[4]~4_combout ))))) # (\IO_DATA[2]~2_combout  & (((!\IO_DATA[0]~0_combout ) # (!\IO_DATA[4]~4_combout )))) ) ) )

	.dataa(!\IO_DATA[3]~3_combout ),
	.datab(!\IO_DATA[0]~0_combout ),
	.datac(!\IO_DATA[2]~2_combout ),
	.datad(!\IO_DATA[4]~4_combout ),
	.datae(!\IO_DATA[1]~1_combout ),
	.dataf(!\IO_DATA[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux7~0 .extended_lut = "off";
defparam \inst6|Mux7~0 .lut_mask = 64'hAF5CAD218829D29D;
defparam \inst6|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \inst6|tuning_word[6]~2 (
// Equation(s):
// \inst6|tuning_word[6]~2_combout  = ( !\inst6|Mux7~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(!\inst3|BEEP_EN~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[6]~2 .extended_lut = "off";
defparam \inst6|tuning_word[6]~2 .lut_mask = 64'h3333333300000000;
defparam \inst6|tuning_word[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N21
cyclonev_lcell_comb \inst6|tuning_word[6] (
// Equation(s):
// \inst6|tuning_word [6] = ( \inst6|tuning_word [6] & ( \inst6|tuning_word[6]~2_combout  ) ) # ( !\inst6|tuning_word [6] & ( \inst6|tuning_word[6]~2_combout  & ( !\inst6|tuning_word[2]~14_combout  ) ) ) # ( \inst6|tuning_word [6] & ( 
// !\inst6|tuning_word[6]~2_combout  & ( \inst6|tuning_word[2]~14_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word[2]~14_combout ),
	.datad(gnd),
	.datae(!\inst6|tuning_word [6]),
	.dataf(!\inst6|tuning_word[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[6] .extended_lut = "off";
defparam \inst6|tuning_word[6] .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \inst6|tuning_word[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N30
cyclonev_lcell_comb \inst6|Mux6~0 (
// Equation(s):
// \inst6|Mux6~0_combout  = ( \IO_DATA[4]~4_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[2]~2_combout  & (!\IO_DATA[0]~0_combout  & ((!\IO_DATA[3]~3_combout ) # (\IO_DATA[1]~1_combout )))) # (\IO_DATA[2]~2_combout  & (\IO_DATA[0]~0_combout  & 
// (!\IO_DATA[1]~1_combout  $ (!\IO_DATA[3]~3_combout )))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[2]~2_combout  & (((!\IO_DATA[0]~0_combout ) # (!\IO_DATA[3]~3_combout )))) # (\IO_DATA[2]~2_combout  & 
// ((!\IO_DATA[1]~1_combout ) # ((\IO_DATA[0]~0_combout  & \IO_DATA[3]~3_combout )))) ) ) ) # ( \IO_DATA[4]~4_combout  & ( !\IO_DATA[5]~5_combout  & ( !\IO_DATA[2]~2_combout  $ (!\IO_DATA[0]~0_combout  $ (((\IO_DATA[1]~1_combout  & !\IO_DATA[3]~3_combout 
// )))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( !\IO_DATA[5]~5_combout  & ( (!\IO_DATA[0]~0_combout  & ((!\IO_DATA[3]~3_combout  & (\IO_DATA[2]~2_combout )) # (\IO_DATA[3]~3_combout  & ((\IO_DATA[1]~1_combout ))))) # (\IO_DATA[0]~0_combout  & 
// (!\IO_DATA[3]~3_combout  $ (((!\IO_DATA[2]~2_combout ) # (\IO_DATA[1]~1_combout ))))) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\IO_DATA[1]~1_combout ),
	.datac(!\IO_DATA[0]~0_combout ),
	.datad(!\IO_DATA[3]~3_combout ),
	.datae(!\IO_DATA[4]~4_combout ),
	.dataf(!\IO_DATA[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux6~0 .extended_lut = "off";
defparam \inst6|Mux6~0 .lut_mask = 64'h543B695AEEE5A124;
defparam \inst6|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N18
cyclonev_lcell_comb \inst6|tuning_word[5]~4 (
// Equation(s):
// \inst6|tuning_word[5]~4_combout  = ( \inst6|Mux6~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|BEEP_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[5]~4 .extended_lut = "off";
defparam \inst6|tuning_word[5]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst6|tuning_word[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N45
cyclonev_lcell_comb \inst6|tuning_word[5] (
// Equation(s):
// \inst6|tuning_word [5] = (!\inst6|tuning_word[2]~14_combout  & (\inst6|tuning_word[5]~4_combout )) # (\inst6|tuning_word[2]~14_combout  & ((\inst6|tuning_word [5])))

	.dataa(gnd),
	.datab(!\inst6|tuning_word[5]~4_combout ),
	.datac(!\inst6|tuning_word[2]~14_combout ),
	.datad(!\inst6|tuning_word [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[5] .extended_lut = "off";
defparam \inst6|tuning_word[5] .lut_mask = 64'h303F303F303F303F;
defparam \inst6|tuning_word[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N36
cyclonev_lcell_comb \inst6|Mux5~0 (
// Equation(s):
// \inst6|Mux5~0_combout  = ( \IO_DATA[4]~4_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[2]~2_combout  & ((!\IO_DATA[1]~1_combout  & (!\IO_DATA[0]~0_combout  & !\IO_DATA[3]~3_combout )) # (\IO_DATA[1]~1_combout  & (\IO_DATA[0]~0_combout )))) # 
// (\IO_DATA[2]~2_combout  & (!\IO_DATA[0]~0_combout  & (!\IO_DATA[1]~1_combout  $ (!\IO_DATA[3]~3_combout )))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[3]~3_combout  & ((!\IO_DATA[1]~1_combout ) # ((\IO_DATA[2]~2_combout  
// & \IO_DATA[0]~0_combout )))) # (\IO_DATA[3]~3_combout  & (\IO_DATA[2]~2_combout  & ((!\IO_DATA[0]~0_combout )))) ) ) ) # ( \IO_DATA[4]~4_combout  & ( !\IO_DATA[5]~5_combout  & ( (!\IO_DATA[0]~0_combout  & ((!\IO_DATA[2]~2_combout ) # 
// ((\IO_DATA[1]~1_combout )))) # (\IO_DATA[0]~0_combout  & ((!\IO_DATA[3]~3_combout  & ((\IO_DATA[1]~1_combout ))) # (\IO_DATA[3]~3_combout  & (!\IO_DATA[2]~2_combout )))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( !\IO_DATA[5]~5_combout  & ( 
// (!\IO_DATA[2]~2_combout  & (!\IO_DATA[1]~1_combout  $ (((!\IO_DATA[3]~3_combout ) # (\IO_DATA[0]~0_combout ))))) # (\IO_DATA[2]~2_combout  & (((\IO_DATA[1]~1_combout  & !\IO_DATA[3]~3_combout )) # (\IO_DATA[0]~0_combout ))) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\IO_DATA[1]~1_combout ),
	.datac(!\IO_DATA[0]~0_combout ),
	.datad(!\IO_DATA[3]~3_combout ),
	.datae(!\IO_DATA[4]~4_combout ),
	.dataf(!\IO_DATA[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux5~0 .extended_lut = "off";
defparam \inst6|Mux5~0 .lut_mask = 64'h3787B3BACD509242;
defparam \inst6|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N42
cyclonev_lcell_comb \inst6|tuning_word[4]~5 (
// Equation(s):
// \inst6|tuning_word[4]~5_combout  = ( \inst6|Mux5~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst3|BEEP_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[4]~5 .extended_lut = "off";
defparam \inst6|tuning_word[4]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \inst6|tuning_word[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N9
cyclonev_lcell_comb \inst6|tuning_word[4] (
// Equation(s):
// \inst6|tuning_word [4] = ( \inst6|tuning_word[2]~14_combout  & ( \inst6|tuning_word [4] ) ) # ( !\inst6|tuning_word[2]~14_combout  & ( \inst6|tuning_word[4]~5_combout  ) )

	.dataa(gnd),
	.datab(!\inst6|tuning_word[4]~5_combout ),
	.datac(!\inst6|tuning_word [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[4] .extended_lut = "off";
defparam \inst6|tuning_word[4] .lut_mask = 64'h333333330F0F0F0F;
defparam \inst6|tuning_word[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N12
cyclonev_lcell_comb \inst6|Mux4~0 (
// Equation(s):
// \inst6|Mux4~0_combout  = ( \IO_DATA[4]~4_combout  & ( \IO_DATA[0]~0_combout  & ( (!\IO_DATA[2]~2_combout  & ((!\IO_DATA[1]~1_combout  & (\IO_DATA[5]~5_combout  & !\IO_DATA[3]~3_combout )) # (\IO_DATA[1]~1_combout  & (!\IO_DATA[5]~5_combout  & 
// \IO_DATA[3]~3_combout )))) # (\IO_DATA[2]~2_combout  & ((!\IO_DATA[1]~1_combout  & (!\IO_DATA[5]~5_combout  & \IO_DATA[3]~3_combout )) # (\IO_DATA[1]~1_combout  & (!\IO_DATA[5]~5_combout  $ (\IO_DATA[3]~3_combout ))))) ) ) ) # ( !\IO_DATA[4]~4_combout  & 
// ( \IO_DATA[0]~0_combout  & ( (!\IO_DATA[2]~2_combout  & (((!\IO_DATA[5]~5_combout  & !\IO_DATA[3]~3_combout )) # (\IO_DATA[1]~1_combout ))) # (\IO_DATA[2]~2_combout  & (!\IO_DATA[5]~5_combout  $ (((!\IO_DATA[1]~1_combout  & !\IO_DATA[3]~3_combout ))))) ) 
// ) ) # ( \IO_DATA[4]~4_combout  & ( !\IO_DATA[0]~0_combout  & ( (!\IO_DATA[2]~2_combout  & (!\IO_DATA[1]~1_combout  $ (((!\IO_DATA[5]~5_combout ) # (!\IO_DATA[3]~3_combout ))))) # (\IO_DATA[2]~2_combout  & (!\IO_DATA[3]~3_combout  $ 
// (((\IO_DATA[1]~1_combout  & \IO_DATA[5]~5_combout ))))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( !\IO_DATA[0]~0_combout  & ( (!\IO_DATA[2]~2_combout  & (!\IO_DATA[5]~5_combout  $ (((!\IO_DATA[1]~1_combout ) # (!\IO_DATA[3]~3_combout ))))) # 
// (\IO_DATA[2]~2_combout  & ((!\IO_DATA[5]~5_combout ) # ((\IO_DATA[1]~1_combout  & \IO_DATA[3]~3_combout )))) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\IO_DATA[1]~1_combout ),
	.datac(!\IO_DATA[5]~5_combout ),
	.datad(!\IO_DATA[3]~3_combout ),
	.datae(!\IO_DATA[4]~4_combout ),
	.dataf(!\IO_DATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux4~0 .extended_lut = "off";
defparam \inst6|Mux4~0 .lut_mask = 64'h5A797629B6721861;
defparam \inst6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N48
cyclonev_lcell_comb \inst6|tuning_word[3]~6 (
// Equation(s):
// \inst6|tuning_word[3]~6_combout  = (\inst6|Mux4~0_combout  & \inst3|BEEP_EN~combout )

	.dataa(gnd),
	.datab(!\inst6|Mux4~0_combout ),
	.datac(!\inst3|BEEP_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[3]~6 .extended_lut = "off";
defparam \inst6|tuning_word[3]~6 .lut_mask = 64'h0303030303030303;
defparam \inst6|tuning_word[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N21
cyclonev_lcell_comb \inst6|tuning_word[3] (
// Equation(s):
// \inst6|tuning_word [3] = ( \inst6|tuning_word[3]~6_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [3]) ) ) # ( !\inst6|tuning_word[3]~6_combout  & ( (\inst6|tuning_word[2]~14_combout  & \inst6|tuning_word [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word[2]~14_combout ),
	.datad(!\inst6|tuning_word [3]),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[3] .extended_lut = "off";
defparam \inst6|tuning_word[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst6|tuning_word[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \inst6|Mux3~0 (
// Equation(s):
// \inst6|Mux3~0_combout  = ( \IO_DATA[0]~0_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[2]~2_combout  & (!\IO_DATA[1]~1_combout  $ ((\IO_DATA[3]~3_combout )))) # (\IO_DATA[2]~2_combout  & (!\IO_DATA[4]~4_combout  & (!\IO_DATA[1]~1_combout  $ 
// (\IO_DATA[3]~3_combout )))) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( \IO_DATA[5]~5_combout  & ( (!\IO_DATA[1]~1_combout ) # ((!\IO_DATA[3]~3_combout  & ((\IO_DATA[4]~4_combout ))) # (\IO_DATA[3]~3_combout  & (!\IO_DATA[2]~2_combout  & !\IO_DATA[4]~4_combout 
// ))) ) ) ) # ( \IO_DATA[0]~0_combout  & ( !\IO_DATA[5]~5_combout  & ( (!\IO_DATA[1]~1_combout  & (!\IO_DATA[2]~2_combout  $ (((!\IO_DATA[3]~3_combout ) # (\IO_DATA[4]~4_combout ))))) # (\IO_DATA[1]~1_combout  & (((!\IO_DATA[3]~3_combout  & 
// \IO_DATA[4]~4_combout )))) ) ) ) # ( !\IO_DATA[0]~0_combout  & ( !\IO_DATA[5]~5_combout  & ( (!\IO_DATA[1]~1_combout  & ((!\IO_DATA[3]~3_combout ) # ((\IO_DATA[2]~2_combout  & \IO_DATA[4]~4_combout )))) # (\IO_DATA[1]~1_combout  & (!\IO_DATA[2]~2_combout  
// & ((\IO_DATA[4]~4_combout )))) ) ) )

	.dataa(!\IO_DATA[1]~1_combout ),
	.datab(!\IO_DATA[2]~2_combout ),
	.datac(!\IO_DATA[3]~3_combout ),
	.datad(!\IO_DATA[4]~4_combout ),
	.datae(!\IO_DATA[0]~0_combout ),
	.dataf(!\IO_DATA[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux3~0 .extended_lut = "off";
defparam \inst6|Mux3~0 .lut_mask = 64'hA0E62872AEFAA584;
defparam \inst6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N48
cyclonev_lcell_comb \inst6|tuning_word[2]~7 (
// Equation(s):
// \inst6|tuning_word[2]~7_combout  = (!\inst6|Mux3~0_combout  & \inst3|BEEP_EN~combout )

	.dataa(gnd),
	.datab(!\inst6|Mux3~0_combout ),
	.datac(!\inst3|BEEP_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[2]~7 .extended_lut = "off";
defparam \inst6|tuning_word[2]~7 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \inst6|tuning_word[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \inst6|tuning_word[2] (
// Equation(s):
// \inst6|tuning_word [2] = ( \inst6|tuning_word[2]~7_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [2]) ) ) # ( !\inst6|tuning_word[2]~7_combout  & ( (\inst6|tuning_word [2] & \inst6|tuning_word[2]~14_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word [2]),
	.datad(!\inst6|tuning_word[2]~14_combout ),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[2] .extended_lut = "off";
defparam \inst6|tuning_word[2] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst6|tuning_word[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = ( \IO_DATA[4]~4_combout  & ( \IO_DATA[0]~0_combout  & ( (!\IO_DATA[1]~1_combout  & (((\IO_DATA[3]~3_combout )) # (\IO_DATA[2]~2_combout ))) # (\IO_DATA[1]~1_combout  & (\IO_DATA[5]~5_combout  & (!\IO_DATA[2]~2_combout  $ 
// (!\IO_DATA[3]~3_combout )))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( \IO_DATA[0]~0_combout  & ( (!\IO_DATA[2]~2_combout  & (((!\IO_DATA[3]~3_combout )))) # (\IO_DATA[2]~2_combout  & ((!\IO_DATA[1]~1_combout  & (!\IO_DATA[5]~5_combout  & 
// !\IO_DATA[3]~3_combout )) # (\IO_DATA[1]~1_combout  & ((\IO_DATA[3]~3_combout ))))) ) ) ) # ( \IO_DATA[4]~4_combout  & ( !\IO_DATA[0]~0_combout  & ( (!\IO_DATA[2]~2_combout  & (!\IO_DATA[3]~3_combout  $ (((!\IO_DATA[1]~1_combout  & !\IO_DATA[5]~5_combout 
// ))))) # (\IO_DATA[2]~2_combout  & (\IO_DATA[3]~3_combout  & ((!\IO_DATA[1]~1_combout ) # (\IO_DATA[5]~5_combout )))) ) ) ) # ( !\IO_DATA[4]~4_combout  & ( !\IO_DATA[0]~0_combout  & ( (!\IO_DATA[1]~1_combout  & (\IO_DATA[5]~5_combout  & 
// ((!\IO_DATA[2]~2_combout ) # (\IO_DATA[3]~3_combout )))) # (\IO_DATA[1]~1_combout  & (!\IO_DATA[2]~2_combout )) ) ) )

	.dataa(!\IO_DATA[2]~2_combout ),
	.datab(!\IO_DATA[1]~1_combout ),
	.datac(!\IO_DATA[5]~5_combout ),
	.datad(!\IO_DATA[3]~3_combout ),
	.datae(!\IO_DATA[4]~4_combout ),
	.dataf(!\IO_DATA[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux1~0 .extended_lut = "off";
defparam \inst6|Mux1~0 .lut_mask = 64'h2A2E2AC5EA1145CE;
defparam \inst6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N6
cyclonev_lcell_comb \inst6|tuning_word[1]~8 (
// Equation(s):
// \inst6|tuning_word[1]~8_combout  = (\inst6|Mux1~0_combout  & \inst3|BEEP_EN~combout )

	.dataa(!\inst6|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\inst3|BEEP_EN~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[1]~8 .extended_lut = "off";
defparam \inst6|tuning_word[1]~8 .lut_mask = 64'h0505050505050505;
defparam \inst6|tuning_word[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N27
cyclonev_lcell_comb \inst6|tuning_word[1] (
// Equation(s):
// \inst6|tuning_word [1] = ( \inst6|tuning_word[1]~8_combout  & ( (!\inst6|tuning_word[2]~14_combout ) # (\inst6|tuning_word [1]) ) ) # ( !\inst6|tuning_word[1]~8_combout  & ( (\inst6|tuning_word[2]~14_combout  & \inst6|tuning_word [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word[2]~14_combout ),
	.datad(!\inst6|tuning_word [1]),
	.datae(gnd),
	.dataf(!\inst6|tuning_word[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[1] .extended_lut = "off";
defparam \inst6|tuning_word[1] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst6|tuning_word[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N12
cyclonev_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = ( \IO_DATA[5]~5_combout  & ( \IO_DATA[2]~2_combout  & ( (\IO_DATA[4]~4_combout  & (!\IO_DATA[3]~3_combout  & ((!\IO_DATA[1]~1_combout ) # (!\IO_DATA[0]~0_combout )))) ) ) ) # ( !\IO_DATA[5]~5_combout  & ( \IO_DATA[2]~2_combout  & 
// ( (!\IO_DATA[3]~3_combout  & (\IO_DATA[0]~0_combout  & (!\IO_DATA[4]~4_combout  $ (!\IO_DATA[1]~1_combout )))) # (\IO_DATA[3]~3_combout  & ((!\IO_DATA[4]~4_combout ) # (!\IO_DATA[1]~1_combout  $ (\IO_DATA[0]~0_combout )))) ) ) ) # ( \IO_DATA[5]~5_combout  
// & ( !\IO_DATA[2]~2_combout  & ( (!\IO_DATA[1]~1_combout  & ((!\IO_DATA[4]~4_combout ) # (!\IO_DATA[3]~3_combout  $ (\IO_DATA[0]~0_combout )))) # (\IO_DATA[1]~1_combout  & ((!\IO_DATA[3]~3_combout ) # (!\IO_DATA[4]~4_combout  $ (!\IO_DATA[0]~0_combout )))) 
// ) ) ) # ( !\IO_DATA[5]~5_combout  & ( !\IO_DATA[2]~2_combout  & ( (!\IO_DATA[4]~4_combout  & ((!\IO_DATA[0]~0_combout ) # ((!\IO_DATA[1]~1_combout  & !\IO_DATA[3]~3_combout )))) # (\IO_DATA[4]~4_combout  & (\IO_DATA[1]~1_combout  & (!\IO_DATA[3]~3_combout 
//  $ (\IO_DATA[0]~0_combout )))) ) ) )

	.dataa(!\IO_DATA[4]~4_combout ),
	.datab(!\IO_DATA[1]~1_combout ),
	.datac(!\IO_DATA[3]~3_combout ),
	.datad(!\IO_DATA[0]~0_combout ),
	.datae(!\IO_DATA[5]~5_combout ),
	.dataf(!\IO_DATA[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Mux0~0 .extended_lut = "off";
defparam \inst6|Mux0~0 .lut_mask = 64'hBA81F9BE0E6B5040;
defparam \inst6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N27
cyclonev_lcell_comb \inst6|tuning_word[0]~3 (
// Equation(s):
// \inst6|tuning_word[0]~3_combout  = ( !\inst6|Mux0~0_combout  & ( \inst3|BEEP_EN~combout  ) )

	.dataa(gnd),
	.datab(!\inst3|BEEP_EN~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[0]~3 .extended_lut = "off";
defparam \inst6|tuning_word[0]~3 .lut_mask = 64'h3333333300000000;
defparam \inst6|tuning_word[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N51
cyclonev_lcell_comb \inst6|tuning_word[0] (
// Equation(s):
// \inst6|tuning_word [0] = ( \inst6|tuning_word[2]~14_combout  & ( \inst6|tuning_word[0]~3_combout  & ( \inst6|tuning_word [0] ) ) ) # ( !\inst6|tuning_word[2]~14_combout  & ( \inst6|tuning_word[0]~3_combout  ) ) # ( \inst6|tuning_word[2]~14_combout  & ( 
// !\inst6|tuning_word[0]~3_combout  & ( \inst6|tuning_word [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|tuning_word [0]),
	.datae(!\inst6|tuning_word[2]~14_combout ),
	.dataf(!\inst6|tuning_word[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|tuning_word [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|tuning_word[0] .extended_lut = "off";
defparam \inst6|tuning_word[0] .lut_mask = 64'h000000FFFFFF00FF;
defparam \inst6|tuning_word[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \inst6|Add0~13 (
// Equation(s):
// \inst6|Add0~13_sumout  = SUM(( \inst6|tuning_word [0] ) + ( \inst6|phase_register [0] ) + ( !VCC ))
// \inst6|Add0~14  = CARRY(( \inst6|tuning_word [0] ) + ( \inst6|phase_register [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [0]),
	.datad(!\inst6|tuning_word [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~13_sumout ),
	.cout(\inst6|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~13 .extended_lut = "off";
defparam \inst6|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst6|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N24
cyclonev_lcell_comb \inst6|Equal0~0 (
// Equation(s):
// \inst6|Equal0~0_combout  = ( !\inst6|tuning_word [3] & ( (!\inst6|tuning_word [1] & (!\inst6|tuning_word [2] & (!\inst6|tuning_word [4] & !\inst6|tuning_word [5]))) ) )

	.dataa(!\inst6|tuning_word [1]),
	.datab(!\inst6|tuning_word [2]),
	.datac(!\inst6|tuning_word [4]),
	.datad(!\inst6|tuning_word [5]),
	.datae(gnd),
	.dataf(!\inst6|tuning_word [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Equal0~0 .extended_lut = "off";
defparam \inst6|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \inst6|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N36
cyclonev_lcell_comb \inst6|Equal0~1 (
// Equation(s):
// \inst6|Equal0~1_combout  = ( !\inst6|tuning_word [11] & ( (!\inst6|tuning_word [9] & (!\inst6|tuning_word [10] & (!\inst6|tuning_word [7] & !\inst6|tuning_word [8]))) ) )

	.dataa(!\inst6|tuning_word [9]),
	.datab(!\inst6|tuning_word [10]),
	.datac(!\inst6|tuning_word [7]),
	.datad(!\inst6|tuning_word [8]),
	.datae(gnd),
	.dataf(!\inst6|tuning_word [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Equal0~1 .extended_lut = "off";
defparam \inst6|Equal0~1 .lut_mask = 64'h8000800000000000;
defparam \inst6|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N15
cyclonev_lcell_comb \inst6|Equal0~2 (
// Equation(s):
// \inst6|Equal0~2_combout  = ( !\inst6|tuning_word [12] & ( (!\inst6|tuning_word [0] & (\inst6|Equal0~0_combout  & (\inst6|Equal0~1_combout  & !\inst6|tuning_word [6]))) ) )

	.dataa(!\inst6|tuning_word [0]),
	.datab(!\inst6|Equal0~0_combout ),
	.datac(!\inst6|Equal0~1_combout ),
	.datad(!\inst6|tuning_word [6]),
	.datae(gnd),
	.dataf(!\inst6|tuning_word [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Equal0~2 .extended_lut = "off";
defparam \inst6|Equal0~2 .lut_mask = 64'h0200020000000000;
defparam \inst6|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N2
dffeas \inst6|phase_register[0] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[0] .is_wysiwyg = "true";
defparam \inst6|phase_register[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N3
cyclonev_lcell_comb \inst6|Add0~17 (
// Equation(s):
// \inst6|Add0~17_sumout  = SUM(( \inst6|tuning_word [1] ) + ( \inst6|phase_register [1] ) + ( \inst6|Add0~14  ))
// \inst6|Add0~18  = CARRY(( \inst6|tuning_word [1] ) + ( \inst6|phase_register [1] ) + ( \inst6|Add0~14  ))

	.dataa(!\inst6|phase_register [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|tuning_word [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~17_sumout ),
	.cout(\inst6|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~17 .extended_lut = "off";
defparam \inst6|Add0~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \inst6|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N5
dffeas \inst6|phase_register[1] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[1] .is_wysiwyg = "true";
defparam \inst6|phase_register[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N6
cyclonev_lcell_comb \inst6|Add0~21 (
// Equation(s):
// \inst6|Add0~21_sumout  = SUM(( \inst6|tuning_word [2] ) + ( \inst6|phase_register [2] ) + ( \inst6|Add0~18  ))
// \inst6|Add0~22  = CARRY(( \inst6|tuning_word [2] ) + ( \inst6|phase_register [2] ) + ( \inst6|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|tuning_word [2]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [2]),
	.datag(gnd),
	.cin(\inst6|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~21_sumout ),
	.cout(\inst6|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~21 .extended_lut = "off";
defparam \inst6|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \inst6|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N8
dffeas \inst6|phase_register[2] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[2] .is_wysiwyg = "true";
defparam \inst6|phase_register[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N9
cyclonev_lcell_comb \inst6|Add0~25 (
// Equation(s):
// \inst6|Add0~25_sumout  = SUM(( \inst6|tuning_word [3] ) + ( \inst6|phase_register [3] ) + ( \inst6|Add0~22  ))
// \inst6|Add0~26  = CARRY(( \inst6|tuning_word [3] ) + ( \inst6|phase_register [3] ) + ( \inst6|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [3]),
	.datad(!\inst6|tuning_word [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~25_sumout ),
	.cout(\inst6|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~25 .extended_lut = "off";
defparam \inst6|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst6|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N11
dffeas \inst6|phase_register[3] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[3] .is_wysiwyg = "true";
defparam \inst6|phase_register[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N12
cyclonev_lcell_comb \inst6|Add0~29 (
// Equation(s):
// \inst6|Add0~29_sumout  = SUM(( \inst6|tuning_word [4] ) + ( \inst6|phase_register [4] ) + ( \inst6|Add0~26  ))
// \inst6|Add0~30  = CARRY(( \inst6|tuning_word [4] ) + ( \inst6|phase_register [4] ) + ( \inst6|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|tuning_word [4]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [4]),
	.datag(gnd),
	.cin(\inst6|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~29_sumout ),
	.cout(\inst6|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~29 .extended_lut = "off";
defparam \inst6|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \inst6|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N14
dffeas \inst6|phase_register[4] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[4] .is_wysiwyg = "true";
defparam \inst6|phase_register[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N15
cyclonev_lcell_comb \inst6|Add0~33 (
// Equation(s):
// \inst6|Add0~33_sumout  = SUM(( \inst6|phase_register [5] ) + ( \inst6|tuning_word [5] ) + ( \inst6|Add0~30  ))
// \inst6|Add0~34  = CARRY(( \inst6|phase_register [5] ) + ( \inst6|tuning_word [5] ) + ( \inst6|Add0~30  ))

	.dataa(gnd),
	.datab(!\inst6|phase_register [5]),
	.datac(!\inst6|tuning_word [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~33_sumout ),
	.cout(\inst6|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~33 .extended_lut = "off";
defparam \inst6|Add0~33 .lut_mask = 64'h0000F0F000003333;
defparam \inst6|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N17
dffeas \inst6|phase_register[5] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[5] .is_wysiwyg = "true";
defparam \inst6|phase_register[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N18
cyclonev_lcell_comb \inst6|Add0~37 (
// Equation(s):
// \inst6|Add0~37_sumout  = SUM(( \inst6|tuning_word [6] ) + ( \inst6|phase_register [6] ) + ( \inst6|Add0~34  ))
// \inst6|Add0~38  = CARRY(( \inst6|tuning_word [6] ) + ( \inst6|phase_register [6] ) + ( \inst6|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [6]),
	.datad(!\inst6|tuning_word [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~37_sumout ),
	.cout(\inst6|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~37 .extended_lut = "off";
defparam \inst6|Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst6|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N20
dffeas \inst6|phase_register[6] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[6] .is_wysiwyg = "true";
defparam \inst6|phase_register[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N21
cyclonev_lcell_comb \inst6|Add0~41 (
// Equation(s):
// \inst6|Add0~41_sumout  = SUM(( \inst6|phase_register [7] ) + ( \inst6|tuning_word [7] ) + ( \inst6|Add0~38  ))
// \inst6|Add0~42  = CARRY(( \inst6|phase_register [7] ) + ( \inst6|tuning_word [7] ) + ( \inst6|Add0~38  ))

	.dataa(!\inst6|phase_register [7]),
	.datab(gnd),
	.datac(!\inst6|tuning_word [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~41_sumout ),
	.cout(\inst6|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~41 .extended_lut = "off";
defparam \inst6|Add0~41 .lut_mask = 64'h0000F0F000005555;
defparam \inst6|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N23
dffeas \inst6|phase_register[7] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[7] .is_wysiwyg = "true";
defparam \inst6|phase_register[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \inst6|Add0~45 (
// Equation(s):
// \inst6|Add0~45_sumout  = SUM(( \inst6|phase_register [8] ) + ( \inst6|tuning_word [8] ) + ( \inst6|Add0~42  ))
// \inst6|Add0~46  = CARRY(( \inst6|phase_register [8] ) + ( \inst6|tuning_word [8] ) + ( \inst6|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word [8]),
	.datad(!\inst6|phase_register [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~45_sumout ),
	.cout(\inst6|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~45 .extended_lut = "off";
defparam \inst6|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \inst6|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N26
dffeas \inst6|phase_register[8] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[8] .is_wysiwyg = "true";
defparam \inst6|phase_register[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N27
cyclonev_lcell_comb \inst6|Add0~49 (
// Equation(s):
// \inst6|Add0~49_sumout  = SUM(( \inst6|tuning_word [9] ) + ( \inst6|phase_register [9] ) + ( \inst6|Add0~46  ))
// \inst6|Add0~50  = CARRY(( \inst6|tuning_word [9] ) + ( \inst6|phase_register [9] ) + ( \inst6|Add0~46  ))

	.dataa(!\inst6|phase_register [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|tuning_word [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~49_sumout ),
	.cout(\inst6|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~49 .extended_lut = "off";
defparam \inst6|Add0~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \inst6|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N29
dffeas \inst6|phase_register[9] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[9] .is_wysiwyg = "true";
defparam \inst6|phase_register[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N30
cyclonev_lcell_comb \inst6|Add0~53 (
// Equation(s):
// \inst6|Add0~53_sumout  = SUM(( \inst6|tuning_word [10] ) + ( \inst6|phase_register [10] ) + ( \inst6|Add0~50  ))
// \inst6|Add0~54  = CARRY(( \inst6|tuning_word [10] ) + ( \inst6|phase_register [10] ) + ( \inst6|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|tuning_word [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|phase_register [10]),
	.datag(gnd),
	.cin(\inst6|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~53_sumout ),
	.cout(\inst6|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~53 .extended_lut = "off";
defparam \inst6|Add0~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \inst6|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N32
dffeas \inst6|phase_register[10] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[10] .is_wysiwyg = "true";
defparam \inst6|phase_register[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N33
cyclonev_lcell_comb \inst6|Add0~57 (
// Equation(s):
// \inst6|Add0~57_sumout  = SUM(( \inst6|tuning_word [11] ) + ( \inst6|phase_register [11] ) + ( \inst6|Add0~54  ))
// \inst6|Add0~58  = CARRY(( \inst6|tuning_word [11] ) + ( \inst6|phase_register [11] ) + ( \inst6|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|tuning_word [11]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [11]),
	.datag(gnd),
	.cin(\inst6|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~57_sumout ),
	.cout(\inst6|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~57 .extended_lut = "off";
defparam \inst6|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \inst6|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N35
dffeas \inst6|phase_register[11] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[11] .is_wysiwyg = "true";
defparam \inst6|phase_register[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \inst6|Add0~61 (
// Equation(s):
// \inst6|Add0~61_sumout  = SUM(( \inst6|phase_register [12] ) + ( \inst6|tuning_word [12] ) + ( \inst6|Add0~58  ))
// \inst6|Add0~62  = CARRY(( \inst6|phase_register [12] ) + ( \inst6|tuning_word [12] ) + ( \inst6|Add0~58  ))

	.dataa(!\inst6|tuning_word [12]),
	.datab(gnd),
	.datac(!\inst6|phase_register [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~61_sumout ),
	.cout(\inst6|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~61 .extended_lut = "off";
defparam \inst6|Add0~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \inst6|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N38
dffeas \inst6|phase_register[12] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[12] .is_wysiwyg = "true";
defparam \inst6|phase_register[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N39
cyclonev_lcell_comb \inst6|Add0~5 (
// Equation(s):
// \inst6|Add0~5_sumout  = SUM(( \inst6|phase_register [13] ) + ( GND ) + ( \inst6|Add0~62  ))
// \inst6|Add0~6  = CARRY(( \inst6|phase_register [13] ) + ( GND ) + ( \inst6|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~5_sumout ),
	.cout(\inst6|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~5 .extended_lut = "off";
defparam \inst6|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N41
dffeas \inst6|phase_register[13] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[13] .is_wysiwyg = "true";
defparam \inst6|phase_register[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N57
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder_combout  = \inst6|phase_register [13]

	.dataa(!\inst6|phase_register [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N59
dffeas \inst6|SOUND_LUT|auto_generated|address_reg_a[0] (
	.clk(!\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|SOUND_LUT|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \inst6|Add0~9 (
// Equation(s):
// \inst6|Add0~9_sumout  = SUM(( \inst6|phase_register [14] ) + ( GND ) + ( \inst6|Add0~6  ))
// \inst6|Add0~10  = CARRY(( \inst6|phase_register [14] ) + ( GND ) + ( \inst6|Add0~6  ))

	.dataa(gnd),
	.datab(!\inst6|phase_register [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~9_sumout ),
	.cout(\inst6|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~9 .extended_lut = "off";
defparam \inst6|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \inst6|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N44
dffeas \inst6|phase_register[14] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[14] .is_wysiwyg = "true";
defparam \inst6|phase_register[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N20
dffeas \inst6|SOUND_LUT|auto_generated|address_reg_a[1] (
	.clk(!\AUD_DACLR~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|phase_register [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N45
cyclonev_lcell_comb \inst6|Add0~1 (
// Equation(s):
// \inst6|Add0~1_sumout  = SUM(( \inst6|phase_register [15] ) + ( GND ) + ( \inst6|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|Add0~1 .extended_lut = "off";
defparam \inst6|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \inst6|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N47
dffeas \inst6|phase_register[15] (
	.clk(\AUD_DACLR~inputCLKENA0_outclk ),
	.d(\inst6|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(\inst6|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|phase_register [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|phase_register[15] .is_wysiwyg = "true";
defparam \inst6|phase_register[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N57
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout  = ( \inst6|phase_register [14] & ( \inst6|phase_register [13] & ( !\inst6|phase_register [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|phase_register [15]),
	.datae(!\inst6|phase_register [14]),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0 .lut_mask = 64'h000000000000FF00;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N48
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout  = ( \inst6|phase_register [13] & ( (!\inst6|phase_register [14] & !\inst6|phase_register [15]) ) )

	.dataa(gnd),
	.datab(!\inst6|phase_register [14]),
	.datac(gnd),
	.datad(!\inst6|phase_register [15]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0 .lut_mask = 64'h00000000CC00CC00;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N3
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout  = ( \inst6|phase_register [14] & ( !\inst6|phase_register [13] & ( !\inst6|phase_register [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|phase_register [15]),
	.datae(!\inst6|phase_register [14]),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0 .lut_mask = 64'h0000FF0000000000;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N57
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w[3] (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3] = ( !\inst6|phase_register [13] & ( (!\inst6|phase_register [14] & !\inst6|phase_register [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [14]),
	.datad(!\inst6|phase_register [15]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w[3] .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w[3] .lut_mask = 64'hF000F00000000000;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N12
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) # 
// ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1])) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] 
// & (\inst6|SOUND_LUT|auto_generated|address_reg_a [1])) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout ))) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout  & 
// ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a31~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a15~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0145236789CDABEF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N26
dffeas \inst6|SOUND_LUT|auto_generated|address_reg_a[2] (
	.clk(!\AUD_DACLR~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst6|phase_register [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst6|SOUND_LUT|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N54
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout  = ( !\inst6|phase_register [13] & ( (!\inst6|phase_register [14] & \inst6|phase_register [15]) ) )

	.dataa(gnd),
	.datab(!\inst6|phase_register [14]),
	.datac(gnd),
	.datad(!\inst6|phase_register [15]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0 .lut_mask = 64'h00CC00CC00000000;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N36
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout  = ( \inst6|phase_register [14] & ( !\inst6|phase_register [13] & ( \inst6|phase_register [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [15]),
	.datad(gnd),
	.datae(!\inst6|phase_register [14]),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0 .lut_mask = 64'h00000F0F00000000;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout  = ( !\inst6|phase_register [14] & ( (\inst6|phase_register [13] & \inst6|phase_register [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [13]),
	.datad(!\inst6|phase_register [15]),
	.datae(gnd),
	.dataf(!\inst6|phase_register [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0 .lut_mask = 64'h000F000F00000000;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N6
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout  = ( \inst6|phase_register [14] & ( \inst6|phase_register [13] & ( \inst6|phase_register [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst6|phase_register [15]),
	.datad(gnd),
	.datae(!\inst6|phase_register [14]),
	.dataf(!\inst6|phase_register [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0 .lut_mask = 64'h0000000000000F0F;
defparam \inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N30
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout  & ( (\inst6|SOUND_LUT|auto_generated|ram_block1a55~portadataout ) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a39~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a47~portadataout ))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & \inst6|SOUND_LUT|auto_generated|ram_block1a55~portadataout ) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a39~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a47~portadataout ))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a39~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a55~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a47~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N24
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N54
cyclonev_lcell_comb \inst35|serialize|dffs[31]~feeder (
// Equation(s):
// \inst35|serialize|dffs[31]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[31]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N57
cyclonev_lcell_comb \inst35|serialize|dffs[30]~feeder (
// Equation(s):
// \inst35|serialize|dffs[30]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[30]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N3
cyclonev_lcell_comb \inst35|serialize|dffs[29]~feeder (
// Equation(s):
// \inst35|serialize|dffs[29]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[29]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N42
cyclonev_lcell_comb \inst35|serialize|dffs[28]~feeder (
// Equation(s):
// \inst35|serialize|dffs[28]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[28]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N36
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) # 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a54~portadataout ) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (\inst6|SOUND_LUT|auto_generated|ram_block1a54~portadataout  & 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a38~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a46~portadataout )) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout  & 
// ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a38~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a46~portadataout )) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a54~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|ram_block1a46~portadataout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a38~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0F330F33550055FF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N18
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) # 
// ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|address_reg_a [1])) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout ))))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a 
// [0] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1])) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout )) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout ))))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout  
// & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a14~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a30~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N48
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [2] & 
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N27
cyclonev_lcell_comb \inst35|serialize|dffs[27]~feeder (
// Equation(s):
// \inst35|serialize|dffs[27]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[27]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N0
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout  & ( ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout )))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout ))))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (((\inst6|SOUND_LUT|auto_generated|address_reg_a [0])))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout ))))) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0])))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout  & ( 
// (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout ))))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a5~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a13~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h440C770C443F773F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N24
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout  & ( ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout )))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (((\inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout )) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [1]))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout )))) ) ) ) # ( 
// \inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (((\inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout ))))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a37~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a45~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N33
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & ( (\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout  & 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h4444444477777777;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N54
cyclonev_lcell_comb \inst35|serialize|dffs[26]~feeder (
// Equation(s):
// \inst35|serialize|dffs[26]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[26]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N42
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a28~portadataout  ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a12~portadataout  ) ) ) # ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a20~portadataout  ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ( 
// \inst6|SOUND_LUT|auto_generated|ram_block1a4~portadataout  ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a4~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|ram_block1a12~portadataout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a28~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a20~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.dataf(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h555500FF33330F0F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N12
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout  & ( ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout )))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout ))))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (((\inst6|SOUND_LUT|auto_generated|address_reg_a [0])))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout ))))) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0])))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout  & ( 
// (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout ))))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a36~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datac(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a44~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N18
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & ( (\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout  & 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) ) )

	.dataa(gnd),
	.datab(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h3300330033FF33FF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N9
cyclonev_lcell_comb \inst35|serialize|dffs[25]~feeder (
// Equation(s):
// \inst35|serialize|dffs[25]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[25]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a43 .mem_init0 = "0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .mem_init2 = "FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N36
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (\inst6|SOUND_LUT|auto_generated|ram_block1a51~portadataout ) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// \inst6|SOUND_LUT|auto_generated|ram_block1a51~portadataout ) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a35~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a43~portadataout )) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout  & 
// ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a35~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a43~portadataout )) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|ram_block1a43~portadataout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a51~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a35~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a59~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .mem_init1 = "00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N0
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) # 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( \inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a3~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a11~portadataout )) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & \inst6|SOUND_LUT|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a3~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a11~portadataout )) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|ram_block1a11~portadataout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a3~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a27~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N51
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout  & ( (\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  & 
// \inst6|SOUND_LUT|auto_generated|address_reg_a [2]) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .lut_mask = 64'h00550055FF55FF55;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N33
cyclonev_lcell_comb \inst35|serialize|dffs[24]~feeder (
// Equation(s):
// \inst35|serialize|dffs[24]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[24]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .mem_init2 = "000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a34 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .mem_init1 = "000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .mem_init2 = "00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a58 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N21
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout  & ( ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout )))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (((\inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (((\inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout )) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout ))))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a34~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a50~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .mem_init3 = "0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .mem_init1 = "00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N48
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (((\inst6|SOUND_LUT|auto_generated|address_reg_a [1])) # (\inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]) # 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] 
// & (((\inst6|SOUND_LUT|auto_generated|address_reg_a [1])) # (\inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (((\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// \inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] 
// & (\inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout  & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]) # 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a 
// [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout  & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (((\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// \inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|ram_block1a2~portadataout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a26~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h202570752A2F7A7F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N39
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [2] & 
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N36
cyclonev_lcell_comb \inst35|serialize|dffs[23]~feeder (
// Equation(s):
// \inst35|serialize|dffs[23]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[23]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a49 .mem_init0 = "0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .mem_init1 = "000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a33 .mem_init0 = "0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .mem_init2 = "00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N54
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (\inst6|SOUND_LUT|auto_generated|ram_block1a49~portadataout ) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// \inst6|SOUND_LUT|auto_generated|ram_block1a49~portadataout ) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a33~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a41~portadataout )) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout  & 
// ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a33~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a41~portadataout )) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datab(!\inst6|SOUND_LUT|auto_generated|ram_block1a41~portadataout ),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a49~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a33~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a57~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .mem_init3 = "0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFC0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .mem_init1 = "00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a1 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .mem_init1 = "0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000007FFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .mem_init3 = "000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .mem_init2 = "000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .mem_init1 = "0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N12
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) # 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// \inst6|SOUND_LUT|auto_generated|ram_block1a25~portadataout ) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a1~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout  & ( 
// !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a1~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a9~portadataout ))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a1~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a9~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a25~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h474747470033CCFF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N27
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]) # 
// (\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout  & ( (\inst6|SOUND_LUT|auto_generated|address_reg_a [2] & 
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N6
cyclonev_lcell_comb \inst35|serialize|dffs[22]~feeder (
// Equation(s):
// \inst35|serialize|dffs[22]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[22]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode340w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFFFF";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode351w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .mem_init3 = "FFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFE00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a48 .mem_init0 = "0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode362w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .mem_init2 = "00003FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a56 .mem_init0 = "00000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode329w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .mem_init2 = "00000000000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .mem_init1 = "00000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF80000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a32 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N45
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a48~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((\inst6|SOUND_LUT|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout  & 
// ( \inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a48~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( \inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) # 
// (\inst6|SOUND_LUT|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( !\inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & ( (\inst6|SOUND_LUT|auto_generated|ram_block1a40~portadataout  & 
// \inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|ram_block1a40~portadataout ),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a48~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a56~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode307w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .mem_init3 = "FFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFE00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode278w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .mem_init2 = "00000000000003FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFF000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .mem_init1 = "00000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFF80000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode318w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .mem_init3 = "000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFE0000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .mem_init2 = "00003FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFC0000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .mem_init1 = "000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF80000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a24 .mem_init0 = "00000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \inst6|SOUND_LUT|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\AUD_DACLR~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\inst6|SOUND_LUT|auto_generated|rden_decode|w_anode296w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst6|phase_register [12],\inst6|phase_register [11],\inst6|phase_register [10],\inst6|phase_register [9],\inst6|phase_register [8],\inst6|phase_register [7],\inst6|phase_register [6],\inst6|phase_register [5],\inst6|phase_register [4],\inst6|phase_register [3],\inst6|phase_register [2],
\inst6|phase_register [1],\inst6|phase_register [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|SOUND_LUT|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .init_file = "SOUND_SINE.mif";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .logical_ram_name = "TONE_GEN:inst6|altsyncram:SOUND_LUT|altsyncram_0m04:auto_generated|ALTSYNCRAM";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFF";
defparam \inst6|SOUND_LUT|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000007FFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N12
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  = ( \inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout  & ( ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout  & ( \inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (((\inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout )) # 
// (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & (\inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( 
// \inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout )))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (((\inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout )) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout  & ( !\inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout  & ( (!\inst6|SOUND_LUT|auto_generated|address_reg_a [0] & ((!\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & 
// ((\inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout ))) # (\inst6|SOUND_LUT|auto_generated|address_reg_a [1] & (\inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout )))) ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [1]),
	.datab(!\inst6|SOUND_LUT|auto_generated|address_reg_a [0]),
	.datac(!\inst6|SOUND_LUT|auto_generated|ram_block1a16~portadataout ),
	.datad(!\inst6|SOUND_LUT|auto_generated|ram_block1a0~portadataout ),
	.datae(!\inst6|SOUND_LUT|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N27
cyclonev_lcell_comb \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  ) ) # ( 
// !\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( !\inst6|SOUND_LUT|auto_generated|address_reg_a [2] ) ) ) # ( 
// \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout  & ( !\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout  & ( \inst6|SOUND_LUT|auto_generated|address_reg_a [2] ) ) )

	.dataa(!\inst6|SOUND_LUT|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N51
cyclonev_lcell_comb \inst35|serialize|dffs[21]~feeder (
// Equation(s):
// \inst35|serialize|dffs[21]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[21]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N0
cyclonev_lcell_comb \inst35|serialize|dffs[15]~feeder (
// Equation(s):
// \inst35|serialize|dffs[15]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[15]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N45
cyclonev_lcell_comb \inst35|serialize|dffs[14]~feeder (
// Equation(s):
// \inst35|serialize|dffs[14]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[14]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N6
cyclonev_lcell_comb \inst35|serialize|dffs[13]~feeder (
// Equation(s):
// \inst35|serialize|dffs[13]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[13]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N9
cyclonev_lcell_comb \inst35|serialize|dffs[12]~feeder (
// Equation(s):
// \inst35|serialize|dffs[12]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[12]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N51
cyclonev_lcell_comb \inst35|serialize|dffs[11]~feeder (
// Equation(s):
// \inst35|serialize|dffs[11]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[11]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N6
cyclonev_lcell_comb \inst35|serialize|dffs[10]~feeder (
// Equation(s):
// \inst35|serialize|dffs[10]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[10]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N21
cyclonev_lcell_comb \inst35|serialize|dffs[9]~feeder (
// Equation(s):
// \inst35|serialize|dffs[9]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[9]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N48
cyclonev_lcell_comb \inst35|serialize|dffs[8]~feeder (
// Equation(s):
// \inst35|serialize|dffs[8]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[8]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N42
cyclonev_lcell_comb \inst35|serialize|dffs[7]~feeder (
// Equation(s):
// \inst35|serialize|dffs[7]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[7]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N45
cyclonev_lcell_comb \inst35|serialize|dffs[6]~feeder (
// Equation(s):
// \inst35|serialize|dffs[6]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[6]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N33
cyclonev_lcell_comb \inst35|serialize|dffs[5]~feeder (
// Equation(s):
// \inst35|serialize|dffs[5]~feeder_combout  = ( \inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst6|SOUND_LUT|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[5]~feeder .extended_lut = "off";
defparam \inst35|serialize|dffs[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst35|serialize|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N0
cyclonev_lcell_comb \inst35|serialize|dffs[0]~0 (
// Equation(s):
// \inst35|serialize|dffs[0]~0_combout  = ( !\AUD_DACLR~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AUD_DACLR~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|dffs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|dffs[0]~0 .extended_lut = "off";
defparam \inst35|serialize|dffs[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \inst35|serialize|dffs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N1
dffeas \inst35|serialize|dffs[0] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[0] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N39
cyclonev_lcell_comb \inst35|serialize|_~8 (
// Equation(s):
// \inst35|serialize|_~8_combout  = ( \inst35|serialize|dffs [0] & ( !\AUD_DACLR~input_o  ) )

	.dataa(gnd),
	.datab(!\AUD_DACLR~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst35|serialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~8 .extended_lut = "off";
defparam \inst35|serialize|_~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst35|serialize|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N40
dffeas \inst35|serialize|dffs[1] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[1] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N3
cyclonev_lcell_comb \inst35|serialize|_~7 (
// Equation(s):
// \inst35|serialize|_~7_combout  = ( \inst35|serialize|dffs [1] & ( !\AUD_DACLR~input_o  ) )

	.dataa(gnd),
	.datab(!\AUD_DACLR~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst35|serialize|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~7 .extended_lut = "off";
defparam \inst35|serialize|_~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst35|serialize|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N5
dffeas \inst35|serialize|dffs[2] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[2] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N48
cyclonev_lcell_comb \inst35|serialize|_~6 (
// Equation(s):
// \inst35|serialize|_~6_combout  = (!\AUD_DACLR~input_o  & \inst35|serialize|dffs [2])

	.dataa(!\AUD_DACLR~input_o ),
	.datab(gnd),
	.datac(!\inst35|serialize|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~6 .extended_lut = "off";
defparam \inst35|serialize|_~6 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \inst35|serialize|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N49
dffeas \inst35|serialize|dffs[3] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[3] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N9
cyclonev_lcell_comb \inst35|serialize|_~5 (
// Equation(s):
// \inst35|serialize|_~5_combout  = ( \inst35|serialize|dffs [3] & ( !\AUD_DACLR~input_o  ) )

	.dataa(gnd),
	.datab(!\AUD_DACLR~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst35|serialize|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~5 .extended_lut = "off";
defparam \inst35|serialize|_~5 .lut_mask = 64'h00000000CCCCCCCC;
defparam \inst35|serialize|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N10
dffeas \inst35|serialize|dffs[4] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[4] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N34
dffeas \inst35|serialize|dffs[5] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[5]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[5] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N47
dffeas \inst35|serialize|dffs[6] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[6]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[6] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N43
dffeas \inst35|serialize|dffs[7] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[7]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[7] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N49
dffeas \inst35|serialize|dffs[8] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[8]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[8] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N23
dffeas \inst35|serialize|dffs[9] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[9]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[9] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N7
dffeas \inst35|serialize|dffs[10] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[10]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[10] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N52
dffeas \inst35|serialize|dffs[11] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[11]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[11] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N11
dffeas \inst35|serialize|dffs[12] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[12]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[12] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N7
dffeas \inst35|serialize|dffs[13] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[13]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[13] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N47
dffeas \inst35|serialize|dffs[14] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[14]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[14] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N2
dffeas \inst35|serialize|dffs[15] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[15]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[15] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N30
cyclonev_lcell_comb \inst35|serialize|_~4 (
// Equation(s):
// \inst35|serialize|_~4_combout  = ( !\AUD_DACLR~input_o  & ( \inst35|serialize|dffs [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst35|serialize|dffs [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AUD_DACLR~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~4 .extended_lut = "off";
defparam \inst35|serialize|_~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst35|serialize|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N31
dffeas \inst35|serialize|dffs[16] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[16] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y26_N57
cyclonev_lcell_comb \inst35|serialize|_~3 (
// Equation(s):
// \inst35|serialize|_~3_combout  = ( !\AUD_DACLR~input_o  & ( \inst35|serialize|dffs [16] ) )

	.dataa(!\inst35|serialize|dffs [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AUD_DACLR~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~3 .extended_lut = "off";
defparam \inst35|serialize|_~3 .lut_mask = 64'h5555555500000000;
defparam \inst35|serialize|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y26_N58
dffeas \inst35|serialize|dffs[17] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[17] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N24
cyclonev_lcell_comb \inst35|serialize|_~2 (
// Equation(s):
// \inst35|serialize|_~2_combout  = ( !\AUD_DACLR~input_o  & ( \inst35|serialize|dffs [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst35|serialize|dffs [17]),
	.datae(gnd),
	.dataf(!\AUD_DACLR~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~2 .extended_lut = "off";
defparam \inst35|serialize|_~2 .lut_mask = 64'h00FF00FF00000000;
defparam \inst35|serialize|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N26
dffeas \inst35|serialize|dffs[18] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[18] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y26_N30
cyclonev_lcell_comb \inst35|serialize|_~1 (
// Equation(s):
// \inst35|serialize|_~1_combout  = ( !\AUD_DACLR~input_o  & ( \inst35|serialize|dffs [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst35|serialize|dffs [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\AUD_DACLR~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~1 .extended_lut = "off";
defparam \inst35|serialize|_~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \inst35|serialize|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y26_N31
dffeas \inst35|serialize|dffs[19] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[19] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y26_N36
cyclonev_lcell_comb \inst35|serialize|_~0 (
// Equation(s):
// \inst35|serialize|_~0_combout  = (!\AUD_DACLR~input_o  & \inst35|serialize|dffs [19])

	.dataa(!\AUD_DACLR~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst35|serialize|dffs [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst35|serialize|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst35|serialize|_~0 .extended_lut = "off";
defparam \inst35|serialize|_~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \inst35|serialize|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y26_N37
dffeas \inst35|serialize|dffs[20] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[20] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y26_N52
dffeas \inst35|serialize|dffs[21] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[21]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[21] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N7
dffeas \inst35|serialize|dffs[22] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[22]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[22] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N37
dffeas \inst35|serialize|dffs[23] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[23]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[23] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y26_N34
dffeas \inst35|serialize|dffs[24] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[24]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[24] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N10
dffeas \inst35|serialize|dffs[25] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[25]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[25] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y26_N55
dffeas \inst35|serialize|dffs[26] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[26]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[26] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N29
dffeas \inst35|serialize|dffs[27] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[27]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[27] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N43
dffeas \inst35|serialize|dffs[28] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[28]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[28] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N5
dffeas \inst35|serialize|dffs[29] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[29]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[29] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N59
dffeas \inst35|serialize|dffs[30] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[30]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[30] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N56
dffeas \inst35|serialize|dffs[31] (
	.clk(!\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\inst35|serialize|dffs[31]~feeder_combout ),
	.asdata(\inst35|serialize|dffs [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\AUD_DACLR~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|serialize|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|serialize|dffs[31] .is_wysiwyg = "true";
defparam \inst35|serialize|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N36
cyclonev_lcell_comb \inst9|inst8~0 (
// Equation(s):
// \inst9|inst8~0_combout  = ( \inst|IO_WRITE_int~q  & ( (\inst|IR [2] & !\inst|IR [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|IR [2]),
	.datad(!\inst|IR [1]),
	.datae(gnd),
	.dataf(!\inst|IO_WRITE_int~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst8~0 .extended_lut = "off";
defparam \inst9|inst8~0 .lut_mask = 64'h000000000F000F00;
defparam \inst9|inst8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N39
cyclonev_lcell_comb \inst9|inst7 (
// Equation(s):
// \inst9|inst7~combout  = LCELL(( !\inst|IR [6] & ( (!\inst|IR [0] & (\inst3|SWITCH_EN~0_combout  & (\inst|Selector12~0_combout  & \inst9|inst8~0_combout ))) ) ))

	.dataa(!\inst|IR [0]),
	.datab(!\inst3|SWITCH_EN~0_combout ),
	.datac(!\inst|Selector12~0_combout ),
	.datad(!\inst9|inst8~0_combout ),
	.datae(gnd),
	.dataf(!\inst|IR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst7 .extended_lut = "off";
defparam \inst9|inst7 .lut_mask = 64'h0002000200000000;
defparam \inst9|inst7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N53
dffeas \inst9|inst1|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N29
dffeas \inst9|inst1|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N38
dffeas \inst9|inst1|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N56
dffeas \inst9|inst1|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst1|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst1|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst1|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N9
cyclonev_lcell_comb \inst9|inst1|Mux0~0 (
// Equation(s):
// \inst9|inst1|Mux0~0_combout  = ( \inst9|inst1|latched_hex [1] & ( ((!\inst9|inst1|latched_hex [0]) # (!\inst9|inst1|latched_hex [2])) # (\inst9|inst1|latched_hex [3]) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & 
// ((\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [3] & ((!\inst9|inst1|latched_hex [2]) # (\inst9|inst1|latched_hex [0]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux0~0 .extended_lut = "off";
defparam \inst9|inst1|Mux0~0 .lut_mask = 64'h5B5B5B5BFDFDFDFD;
defparam \inst9|inst1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N36
cyclonev_lcell_comb \inst9|inst1|Mux1~0 (
// Equation(s):
// \inst9|inst1|Mux1~0_combout  = ( \inst9|inst1|latched_hex [2] & ( (\inst9|inst1|latched_hex [0] & (!\inst9|inst1|latched_hex [3] $ (!\inst9|inst1|latched_hex [1]))) ) ) # ( !\inst9|inst1|latched_hex [2] & ( (!\inst9|inst1|latched_hex [3] & 
// ((\inst9|inst1|latched_hex [1]) # (\inst9|inst1|latched_hex [0]))) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux1~0 .extended_lut = "off";
defparam \inst9|inst1|Mux1~0 .lut_mask = 64'h2A2A2A2A12121212;
defparam \inst9|inst1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N39
cyclonev_lcell_comb \inst9|inst1|Mux2~0 (
// Equation(s):
// \inst9|inst1|Mux2~0_combout  = (!\inst9|inst1|latched_hex [1] & ((!\inst9|inst1|latched_hex [2] & ((\inst9|inst1|latched_hex [0]))) # (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [3])))) # (\inst9|inst1|latched_hex [1] & 
// (!\inst9|inst1|latched_hex [3] & (\inst9|inst1|latched_hex [0])))

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux2~0 .extended_lut = "off";
defparam \inst9|inst1|Mux2~0 .lut_mask = 64'h3A223A223A223A22;
defparam \inst9|inst1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N33
cyclonev_lcell_comb \inst9|inst1|Mux3~0 (
// Equation(s):
// \inst9|inst1|Mux3~0_combout  = ( \inst9|inst1|latched_hex [3] & ( (\inst9|inst1|latched_hex [1] & (!\inst9|inst1|latched_hex [0] $ (\inst9|inst1|latched_hex [2]))) ) ) # ( !\inst9|inst1|latched_hex [3] & ( (!\inst9|inst1|latched_hex [1] & 
// (!\inst9|inst1|latched_hex [0] $ (!\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [1] & (\inst9|inst1|latched_hex [0] & \inst9|inst1|latched_hex [2])) ) )

	.dataa(!\inst9|inst1|latched_hex [1]),
	.datab(gnd),
	.datac(!\inst9|inst1|latched_hex [0]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux3~0 .extended_lut = "off";
defparam \inst9|inst1|Mux3~0 .lut_mask = 64'h0AA50AA550055005;
defparam \inst9|inst1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N6
cyclonev_lcell_comb \inst9|inst1|Mux4~0 (
// Equation(s):
// \inst9|inst1|Mux4~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [3] & (!\inst9|inst1|latched_hex [0] & !\inst9|inst1|latched_hex [2])) # (\inst9|inst1|latched_hex [3] & ((\inst9|inst1|latched_hex [2]))) ) ) # ( 
// !\inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [3] & (!\inst9|inst1|latched_hex [0] & \inst9|inst1|latched_hex [2])) ) )

	.dataa(!\inst9|inst1|latched_hex [3]),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux4~0 .extended_lut = "off";
defparam \inst9|inst1|Mux4~0 .lut_mask = 64'h0404040485858585;
defparam \inst9|inst1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N48
cyclonev_lcell_comb \inst9|inst1|Mux5~0 (
// Equation(s):
// \inst9|inst1|Mux5~0_combout  = (!\inst9|inst1|latched_hex [1] & (\inst9|inst1|latched_hex [2] & (!\inst9|inst1|latched_hex [0] $ (!\inst9|inst1|latched_hex [3])))) # (\inst9|inst1|latched_hex [1] & ((!\inst9|inst1|latched_hex [0] & 
// ((\inst9|inst1|latched_hex [2]))) # (\inst9|inst1|latched_hex [0] & (\inst9|inst1|latched_hex [3]))))

	.dataa(!\inst9|inst1|latched_hex [1]),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [3]),
	.datad(!\inst9|inst1|latched_hex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux5~0 .extended_lut = "off";
defparam \inst9|inst1|Mux5~0 .lut_mask = 64'h016D016D016D016D;
defparam \inst9|inst1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N51
cyclonev_lcell_comb \inst9|inst1|Mux6~0 (
// Equation(s):
// \inst9|inst1|Mux6~0_combout  = ( \inst9|inst1|latched_hex [1] & ( (\inst9|inst1|latched_hex [0] & (!\inst9|inst1|latched_hex [2] & \inst9|inst1|latched_hex [3])) ) ) # ( !\inst9|inst1|latched_hex [1] & ( (!\inst9|inst1|latched_hex [0] & 
// (\inst9|inst1|latched_hex [2] & !\inst9|inst1|latched_hex [3])) # (\inst9|inst1|latched_hex [0] & (!\inst9|inst1|latched_hex [2] $ (\inst9|inst1|latched_hex [3]))) ) )

	.dataa(gnd),
	.datab(!\inst9|inst1|latched_hex [0]),
	.datac(!\inst9|inst1|latched_hex [2]),
	.datad(!\inst9|inst1|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst1|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|Mux6~0 .extended_lut = "off";
defparam \inst9|inst1|Mux6~0 .lut_mask = 64'h3C033C0300300030;
defparam \inst9|inst1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N38
dffeas \inst9|inst2|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N35
dffeas \inst9|inst2|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~5_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N9
cyclonev_lcell_comb \IO_DATA[6]~6 (
// Equation(s):
// \IO_DATA[6]~6_combout  = ( \inst|IO_WRITE_int~q  & ( \inst7|B_DI [6] & ( \inst|AC [6] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst7|B_DI [6] & ( (!\inst3|TIMER_EN~combout ) # (\inst4|IO_COUNT [6]) ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst7|B_DI [6] & ( 
// \inst|AC [6] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst7|B_DI [6] & ( (\inst4|IO_COUNT [6] & \inst3|TIMER_EN~combout ) ) ) )

	.dataa(!\inst4|IO_COUNT [6]),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(gnd),
	.datad(!\inst|AC [6]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst7|B_DI [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[6]~6 .extended_lut = "off";
defparam \IO_DATA[6]~6 .lut_mask = 64'h111100FFDDDD00FF;
defparam \IO_DATA[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N2
dffeas \inst9|inst2|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~6_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N38
dffeas \inst9|inst2|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~4_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst2|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst2|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst2|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N57
cyclonev_lcell_comb \inst9|inst2|Mux0~0 (
// Equation(s):
// \inst9|inst2|Mux0~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] $ (!\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3]) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] $ 
// (!\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [1]) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst2|latched_hex [1]),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux0~0 .extended_lut = "off";
defparam \inst9|inst2|Mux0~0 .lut_mask = 64'h5FAF5FAF5FF55FF5;
defparam \inst9|inst2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N0
cyclonev_lcell_comb \inst9|inst2|Mux1~0 (
// Equation(s):
// \inst9|inst2|Mux1~0_combout  = ( \inst9|inst2|latched_hex [0] & ( !\inst9|inst2|latched_hex [3] $ (((!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2]))) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & 
// (\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux1~0 .extended_lut = "off";
defparam \inst9|inst2|Mux1~0 .lut_mask = 64'h20202020A6A6A6A6;
defparam \inst9|inst2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N3
cyclonev_lcell_comb \inst9|inst2|Mux2~0 (
// Equation(s):
// \inst9|inst2|Mux2~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3]) # ((!\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & 
// (!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2])) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux2~0 .extended_lut = "off";
defparam \inst9|inst2|Mux2~0 .lut_mask = 64'h00880088EEAAEEAA;
defparam \inst9|inst2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N42
cyclonev_lcell_comb \inst9|inst2|Mux3~0 (
// Equation(s):
// \inst9|inst2|Mux3~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [3] & !\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [1] & ((\inst9|inst2|latched_hex [2]))) ) ) # ( 
// !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [1] & (!\inst9|inst2|latched_hex [3] & \inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [1] & (\inst9|inst2|latched_hex [3] & !\inst9|inst2|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [3]),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux3~0 .extended_lut = "off";
defparam \inst9|inst2|Mux3~0 .lut_mask = 64'h03C003C0C033C033;
defparam \inst9|inst2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N27
cyclonev_lcell_comb \inst9|inst2|Mux4~0 (
// Equation(s):
// \inst9|inst2|Mux4~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (\inst9|inst2|latched_hex [3] & (\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2])) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & 
// (\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3] & ((\inst9|inst2|latched_hex [2]))) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst2|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux4~0 .extended_lut = "off";
defparam \inst9|inst2|Mux4~0 .lut_mask = 64'h2255225500110011;
defparam \inst9|inst2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N54
cyclonev_lcell_comb \inst9|inst2|Mux5~0 (
// Equation(s):
// \inst9|inst2|Mux5~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & (!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3] & (\inst9|inst2|latched_hex [1])) ) ) # ( 
// !\inst9|inst2|latched_hex [0] & ( (\inst9|inst2|latched_hex [2] & ((\inst9|inst2|latched_hex [1]) # (\inst9|inst2|latched_hex [3]))) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux5~0 .extended_lut = "off";
defparam \inst9|inst2|Mux5~0 .lut_mask = 64'h0707070719191919;
defparam \inst9|inst2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N24
cyclonev_lcell_comb \inst9|inst2|Mux6~0 (
// Equation(s):
// \inst9|inst2|Mux6~0_combout  = ( \inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & (!\inst9|inst2|latched_hex [1] & !\inst9|inst2|latched_hex [2])) # (\inst9|inst2|latched_hex [3] & (!\inst9|inst2|latched_hex [1] $ 
// (!\inst9|inst2|latched_hex [2]))) ) ) # ( !\inst9|inst2|latched_hex [0] & ( (!\inst9|inst2|latched_hex [3] & (!\inst9|inst2|latched_hex [1] & \inst9|inst2|latched_hex [2])) ) )

	.dataa(!\inst9|inst2|latched_hex [3]),
	.datab(!\inst9|inst2|latched_hex [1]),
	.datac(!\inst9|inst2|latched_hex [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst2|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst2|Mux6~0 .extended_lut = "off";
defparam \inst9|inst2|Mux6~0 .lut_mask = 64'h0808080894949494;
defparam \inst9|inst2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \IO_DATA[9]~9 (
// Equation(s):
// \IO_DATA[9]~9_combout  = ( \inst4|IO_COUNT [9] & ( (!\inst|IO_WRITE_int~q  & (((\inst7|B_DI [9]) # (\inst3|TIMER_EN~combout )))) # (\inst|IO_WRITE_int~q  & (\inst|AC [9])) ) ) # ( !\inst4|IO_COUNT [9] & ( (!\inst|IO_WRITE_int~q  & 
// (((!\inst3|TIMER_EN~combout  & \inst7|B_DI [9])))) # (\inst|IO_WRITE_int~q  & (\inst|AC [9])) ) )

	.dataa(!\inst|AC [9]),
	.datab(!\inst3|TIMER_EN~combout ),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst7|B_DI [9]),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[9]~9 .extended_lut = "off";
defparam \IO_DATA[9]~9 .lut_mask = 64'h05C505C535F535F5;
defparam \IO_DATA[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N50
dffeas \inst9|inst3|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[9]~9_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N3
cyclonev_lcell_comb \IO_DATA[8]~8 (
// Equation(s):
// \IO_DATA[8]~8_combout  = ( \inst4|IO_COUNT [8] & ( (!\inst|IO_WRITE_int~q  & (((\inst7|B_DI [8])) # (\inst3|TIMER_EN~combout ))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [8])))) ) ) # ( !\inst4|IO_COUNT [8] & ( (!\inst|IO_WRITE_int~q  & 
// (!\inst3|TIMER_EN~combout  & (\inst7|B_DI [8]))) # (\inst|IO_WRITE_int~q  & (((\inst|AC [8])))) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(!\inst7|B_DI [8]),
	.datac(!\inst|AC [8]),
	.datad(!\inst|IO_WRITE_int~q ),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[8]~8 .extended_lut = "off";
defparam \IO_DATA[8]~8 .lut_mask = 64'h220F220F770F770F;
defparam \IO_DATA[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \inst9|inst3|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[8]~8_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N30
cyclonev_lcell_comb \IO_DATA[10]~10 (
// Equation(s):
// \IO_DATA[10]~10_combout  = ( \inst4|IO_COUNT [10] & ( (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q  & ((\inst|AC [10]))) ) ) # ( !\inst4|IO_COUNT [10] & ( (\inst|IO_WRITE_int~q  & \inst|AC [10]) ) )

	.dataa(!\inst|IO_WRITE_int~q ),
	.datab(gnd),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|AC [10]),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[10]~10 .extended_lut = "off";
defparam \IO_DATA[10]~10 .lut_mask = 64'h005500550A5F0A5F;
defparam \IO_DATA[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N32
dffeas \inst9|inst3|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[10]~10_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N39
cyclonev_lcell_comb \IO_DATA[11]~11 (
// Equation(s):
// \IO_DATA[11]~11_combout  = ( \inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst|AC [11] ) ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst3|TIMER_EN~combout  & ( \inst4|IO_COUNT [11] ) ) ) # ( \inst|IO_WRITE_int~q  & ( !\inst3|TIMER_EN~combout  & ( 
// \inst|AC [11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|AC [11]),
	.datad(!\inst4|IO_COUNT [11]),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[11]~11 .extended_lut = "off";
defparam \IO_DATA[11]~11 .lut_mask = 64'h00000F0F00FF0F0F;
defparam \IO_DATA[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N41
dffeas \inst9|inst3|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[11]~11_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst3|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst3|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst3|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \inst9|inst3|Mux0~0 (
// Equation(s):
// \inst9|inst3|Mux0~0_combout  = ( \inst9|inst3|latched_hex [3] & ( ((!\inst9|inst3|latched_hex [2]) # (\inst9|inst3|latched_hex [0])) # (\inst9|inst3|latched_hex [1]) ) ) # ( !\inst9|inst3|latched_hex [3] & ( (!\inst9|inst3|latched_hex [1] & 
// ((\inst9|inst3|latched_hex [2]))) # (\inst9|inst3|latched_hex [1] & ((!\inst9|inst3|latched_hex [0]) # (!\inst9|inst3|latched_hex [2]))) ) )

	.dataa(!\inst9|inst3|latched_hex [1]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(gnd),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux0~0 .extended_lut = "off";
defparam \inst9|inst3|Mux0~0 .lut_mask = 64'h55EE55EEFF77FF77;
defparam \inst9|inst3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \inst9|inst3|Mux1~0 (
// Equation(s):
// \inst9|inst3|Mux1~0_combout  = ( \inst9|inst3|latched_hex [3] & ( (\inst9|inst3|latched_hex [2] & (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [1])) ) ) # ( !\inst9|inst3|latched_hex [3] & ( (!\inst9|inst3|latched_hex [2] & 
// ((\inst9|inst3|latched_hex [1]) # (\inst9|inst3|latched_hex [0]))) # (\inst9|inst3|latched_hex [2] & (\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [1])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [2]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux1~0 .extended_lut = "off";
defparam \inst9|inst3|Mux1~0 .lut_mask = 64'h0CCF0CCF03000300;
defparam \inst9|inst3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N27
cyclonev_lcell_comb \inst9|inst3|Mux2~0 (
// Equation(s):
// \inst9|inst3|Mux2~0_combout  = ( \inst9|inst3|latched_hex [3] & ( (!\inst9|inst3|latched_hex [2] & (\inst9|inst3|latched_hex [0] & !\inst9|inst3|latched_hex [1])) ) ) # ( !\inst9|inst3|latched_hex [3] & ( ((\inst9|inst3|latched_hex [2] & 
// !\inst9|inst3|latched_hex [1])) # (\inst9|inst3|latched_hex [0]) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [2]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux2~0 .extended_lut = "off";
defparam \inst9|inst3|Mux2~0 .lut_mask = 64'h3F0F3F0F0C000C00;
defparam \inst9|inst3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \inst9|inst3|Mux3~0 (
// Equation(s):
// \inst9|inst3|Mux3~0_combout  = ( \inst9|inst3|latched_hex [3] & ( (\inst9|inst3|latched_hex [1] & (!\inst9|inst3|latched_hex [0] $ (\inst9|inst3|latched_hex [2]))) ) ) # ( !\inst9|inst3|latched_hex [3] & ( (!\inst9|inst3|latched_hex [1] & 
// (!\inst9|inst3|latched_hex [0] $ (!\inst9|inst3|latched_hex [2]))) # (\inst9|inst3|latched_hex [1] & (\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [2])) ) )

	.dataa(!\inst9|inst3|latched_hex [1]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(gnd),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux3~0 .extended_lut = "off";
defparam \inst9|inst3|Mux3~0 .lut_mask = 64'h2299229944114411;
defparam \inst9|inst3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \inst9|inst3|Mux4~0 (
// Equation(s):
// \inst9|inst3|Mux4~0_combout  = ( \inst9|inst3|latched_hex [3] & ( (\inst9|inst3|latched_hex [2] & ((!\inst9|inst3|latched_hex [0]) # (\inst9|inst3|latched_hex [1]))) ) ) # ( !\inst9|inst3|latched_hex [3] & ( (!\inst9|inst3|latched_hex [2] & 
// (!\inst9|inst3|latched_hex [0] & \inst9|inst3|latched_hex [1])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [2]),
	.datac(!\inst9|inst3|latched_hex [0]),
	.datad(!\inst9|inst3|latched_hex [1]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux4~0 .extended_lut = "off";
defparam \inst9|inst3|Mux4~0 .lut_mask = 64'h00C000C030333033;
defparam \inst9|inst3|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \inst9|inst3|Mux5~0 (
// Equation(s):
// \inst9|inst3|Mux5~0_combout  = ( \inst9|inst3|latched_hex [3] & ( (!\inst9|inst3|latched_hex [0] & ((\inst9|inst3|latched_hex [2]))) # (\inst9|inst3|latched_hex [0] & (\inst9|inst3|latched_hex [1])) ) ) # ( !\inst9|inst3|latched_hex [3] & ( 
// (\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [1] $ (!\inst9|inst3|latched_hex [0]))) ) )

	.dataa(!\inst9|inst3|latched_hex [1]),
	.datab(!\inst9|inst3|latched_hex [0]),
	.datac(gnd),
	.datad(!\inst9|inst3|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux5~0 .extended_lut = "off";
defparam \inst9|inst3|Mux5~0 .lut_mask = 64'h0066006611DD11DD;
defparam \inst9|inst3|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \inst9|inst3|Mux6~0 (
// Equation(s):
// \inst9|inst3|Mux6~0_combout  = ( \inst9|inst3|latched_hex [0] & ( (!\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [1] $ (\inst9|inst3|latched_hex [3]))) # (\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [1] & 
// \inst9|inst3|latched_hex [3])) ) ) # ( !\inst9|inst3|latched_hex [0] & ( (\inst9|inst3|latched_hex [2] & (!\inst9|inst3|latched_hex [1] & !\inst9|inst3|latched_hex [3])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst3|latched_hex [2]),
	.datac(!\inst9|inst3|latched_hex [1]),
	.datad(!\inst9|inst3|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst3|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst3|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst3|Mux6~0 .extended_lut = "off";
defparam \inst9|inst3|Mux6~0 .lut_mask = 64'h30003000C03CC03C;
defparam \inst9|inst3|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N45
cyclonev_lcell_comb \IO_DATA[12]~12 (
// Equation(s):
// \IO_DATA[12]~12_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [12])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [12]))) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q  & \inst|AC [12]) ) )

	.dataa(!\inst4|IO_COUNT [12]),
	.datab(gnd),
	.datac(!\inst|IO_WRITE_int~q ),
	.datad(!\inst|AC [12]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[12]~12 .extended_lut = "off";
defparam \IO_DATA[12]~12 .lut_mask = 64'h000F000F505F505F;
defparam \IO_DATA[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N47
dffeas \inst9|inst4|latched_hex[0] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[12]~12_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N3
cyclonev_lcell_comb \IO_DATA[14]~14 (
// Equation(s):
// \IO_DATA[14]~14_combout  = ( \inst4|IO_COUNT [14] & ( (!\inst|IO_WRITE_int~q  & (\inst3|TIMER_EN~combout )) # (\inst|IO_WRITE_int~q  & ((\inst|AC [14]))) ) ) # ( !\inst4|IO_COUNT [14] & ( (\inst|IO_WRITE_int~q  & \inst|AC [14]) ) )

	.dataa(gnd),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst3|TIMER_EN~combout ),
	.datad(!\inst|AC [14]),
	.datae(gnd),
	.dataf(!\inst4|IO_COUNT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[14]~14 .extended_lut = "off";
defparam \IO_DATA[14]~14 .lut_mask = 64'h003300330C3F0C3F;
defparam \IO_DATA[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \inst9|inst4|latched_hex[2] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[14]~14_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y27_N30
cyclonev_lcell_comb \IO_DATA[15]~15 (
// Equation(s):
// \IO_DATA[15]~15_combout  = ( \inst|IO_WRITE_int~q  & ( \inst|AC [15] ) ) # ( !\inst|IO_WRITE_int~q  & ( \inst|AC [15] & ( (\inst3|TIMER_EN~combout  & \inst4|IO_COUNT [15]) ) ) ) # ( !\inst|IO_WRITE_int~q  & ( !\inst|AC [15] & ( (\inst3|TIMER_EN~combout  & 
// \inst4|IO_COUNT [15]) ) ) )

	.dataa(!\inst3|TIMER_EN~combout ),
	.datab(gnd),
	.datac(!\inst4|IO_COUNT [15]),
	.datad(gnd),
	.datae(!\inst|IO_WRITE_int~q ),
	.dataf(!\inst|AC [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[15]~15 .extended_lut = "off";
defparam \IO_DATA[15]~15 .lut_mask = 64'h050500000505FFFF;
defparam \IO_DATA[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y29_N8
dffeas \inst9|inst4|latched_hex[3] (
	.clk(\inst9|inst7~combout ),
	.d(gnd),
	.asdata(\IO_DATA[15]~15_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N0
cyclonev_lcell_comb \IO_DATA[13]~13 (
// Equation(s):
// \IO_DATA[13]~13_combout  = ( \inst3|TIMER_EN~combout  & ( (!\inst|IO_WRITE_int~q  & (\inst4|IO_COUNT [13])) # (\inst|IO_WRITE_int~q  & ((\inst|AC [13]))) ) ) # ( !\inst3|TIMER_EN~combout  & ( (\inst|IO_WRITE_int~q  & \inst|AC [13]) ) )

	.dataa(gnd),
	.datab(!\inst|IO_WRITE_int~q ),
	.datac(!\inst4|IO_COUNT [13]),
	.datad(!\inst|AC [13]),
	.datae(gnd),
	.dataf(!\inst3|TIMER_EN~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IO_DATA[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IO_DATA[13]~13 .extended_lut = "off";
defparam \IO_DATA[13]~13 .lut_mask = 64'h003300330C3F0C3F;
defparam \IO_DATA[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y28_N2
dffeas \inst9|inst4|latched_hex[1] (
	.clk(\inst9|inst7~combout ),
	.d(\IO_DATA[13]~13_combout ),
	.asdata(vcc),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst4|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst4|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst4|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N51
cyclonev_lcell_comb \inst9|inst4|Mux0~0 (
// Equation(s):
// \inst9|inst4|Mux0~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [1] ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [0]) # (!\inst9|inst4|latched_hex [2]) ) ) ) # ( 
// \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2]) # (\inst9|inst4|latched_hex [0]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [1] & ( \inst9|inst4|latched_hex [2] ) ) )

	.dataa(!\inst9|inst4|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [2]),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [3]),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux0~0 .extended_lut = "off";
defparam \inst9|inst4|Mux0~0 .lut_mask = 64'h0F0FF5F5FAFAFFFF;
defparam \inst9|inst4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \inst9|inst4|Mux1~0 (
// Equation(s):
// \inst9|inst4|Mux1~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [3] & ((!\inst9|inst4|latched_hex [2]) # (\inst9|inst4|latched_hex [0]))) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (\inst9|inst4|latched_hex [0] & 
// (!\inst9|inst4|latched_hex [3] $ (\inst9|inst4|latched_hex [2]))) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [2]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux1~0 .extended_lut = "off";
defparam \inst9|inst4|Mux1~0 .lut_mask = 64'h090909098A8A8A8A;
defparam \inst9|inst4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \inst9|inst4|Mux2~0 (
// Equation(s):
// \inst9|inst4|Mux2~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [3] & \inst9|inst4|latched_hex [0]) ) ) # ( !\inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [2] & ((\inst9|inst4|latched_hex [0]))) # 
// (\inst9|inst4|latched_hex [2] & (!\inst9|inst4|latched_hex [3])) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [2]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux2~0 .extended_lut = "off";
defparam \inst9|inst4|Mux2~0 .lut_mask = 64'h2E2E2E2E0A0A0A0A;
defparam \inst9|inst4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \inst9|inst4|Mux3~0 (
// Equation(s):
// \inst9|inst4|Mux3~0_combout  = ( \inst9|inst4|latched_hex [0] & ( (!\inst9|inst4|latched_hex [1] & (!\inst9|inst4|latched_hex [2] & !\inst9|inst4|latched_hex [3])) # (\inst9|inst4|latched_hex [1] & (\inst9|inst4|latched_hex [2])) ) ) # ( 
// !\inst9|inst4|latched_hex [0] & ( (!\inst9|inst4|latched_hex [1] & (\inst9|inst4|latched_hex [2] & !\inst9|inst4|latched_hex [3])) # (\inst9|inst4|latched_hex [1] & (!\inst9|inst4|latched_hex [2] & \inst9|inst4|latched_hex [3])) ) )

	.dataa(!\inst9|inst4|latched_hex [1]),
	.datab(gnd),
	.datac(!\inst9|inst4|latched_hex [2]),
	.datad(!\inst9|inst4|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux3~0 .extended_lut = "off";
defparam \inst9|inst4|Mux3~0 .lut_mask = 64'h0A500A50A505A505;
defparam \inst9|inst4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \inst9|inst4|Mux4~0 (
// Equation(s):
// \inst9|inst4|Mux4~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [3] & (!\inst9|inst4|latched_hex [2] & !\inst9|inst4|latched_hex [0])) # (\inst9|inst4|latched_hex [3] & (\inst9|inst4|latched_hex [2])) ) ) # ( 
// !\inst9|inst4|latched_hex [1] & ( (\inst9|inst4|latched_hex [3] & (\inst9|inst4|latched_hex [2] & !\inst9|inst4|latched_hex [0])) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [2]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux4~0 .extended_lut = "off";
defparam \inst9|inst4|Mux4~0 .lut_mask = 64'h1010101091919191;
defparam \inst9|inst4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \inst9|inst4|Mux5~0 (
// Equation(s):
// \inst9|inst4|Mux5~0_combout  = ( \inst9|inst4|latched_hex [1] & ( (!\inst9|inst4|latched_hex [0] & ((\inst9|inst4|latched_hex [2]))) # (\inst9|inst4|latched_hex [0] & (\inst9|inst4|latched_hex [3])) ) ) # ( !\inst9|inst4|latched_hex [1] & ( 
// (\inst9|inst4|latched_hex [2] & (!\inst9|inst4|latched_hex [3] $ (!\inst9|inst4|latched_hex [0]))) ) )

	.dataa(!\inst9|inst4|latched_hex [3]),
	.datab(!\inst9|inst4|latched_hex [2]),
	.datac(!\inst9|inst4|latched_hex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst4|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux5~0 .extended_lut = "off";
defparam \inst9|inst4|Mux5~0 .lut_mask = 64'h1212121235353535;
defparam \inst9|inst4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \inst9|inst4|Mux6~0 (
// Equation(s):
// \inst9|inst4|Mux6~0_combout  = ( \inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( \inst9|inst4|latched_hex [2] & ( 
// (!\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) ) # ( \inst9|inst4|latched_hex [3] & ( !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & \inst9|inst4|latched_hex [1]) ) ) ) # ( !\inst9|inst4|latched_hex [3] & ( 
// !\inst9|inst4|latched_hex [2] & ( (\inst9|inst4|latched_hex [0] & !\inst9|inst4|latched_hex [1]) ) ) )

	.dataa(gnd),
	.datab(!\inst9|inst4|latched_hex [0]),
	.datac(!\inst9|inst4|latched_hex [1]),
	.datad(gnd),
	.datae(!\inst9|inst4|latched_hex [3]),
	.dataf(!\inst9|inst4|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst4|Mux6~0 .extended_lut = "off";
defparam \inst9|inst4|Mux6~0 .lut_mask = 64'h30300303C0C03030;
defparam \inst9|inst4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N3
cyclonev_lcell_comb \inst9|inst8 (
// Equation(s):
// \inst9|inst8~combout  = LCELL(( \inst3|SWITCH_EN~0_combout  & ( (\inst9|inst8~0_combout  & (!\inst|IR [6] & (\inst|Selector12~0_combout  & \inst|IR [0]))) ) ))

	.dataa(!\inst9|inst8~0_combout ),
	.datab(!\inst|IR [6]),
	.datac(!\inst|Selector12~0_combout ),
	.datad(!\inst|IR [0]),
	.datae(gnd),
	.dataf(!\inst3|SWITCH_EN~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst8 .extended_lut = "off";
defparam \inst9|inst8 .lut_mask = 64'h0000000000040004;
defparam \inst9|inst8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N20
dffeas \inst9|inst5|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[0]~0_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N23
dffeas \inst9|inst5|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[1]~1_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N29
dffeas \inst9|inst5|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[3]~3_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N26
dffeas \inst9|inst5|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[2]~2_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst5|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst5|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst5|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N30
cyclonev_lcell_comb \inst9|inst5|Mux0~0 (
// Equation(s):
// \inst9|inst5|Mux0~0_combout  = ( \inst9|inst5|latched_hex [2] & ( (!\inst9|inst5|latched_hex [0] & ((!\inst9|inst5|latched_hex [3]) # (\inst9|inst5|latched_hex [1]))) # (\inst9|inst5|latched_hex [0] & ((!\inst9|inst5|latched_hex [1]) # 
// (\inst9|inst5|latched_hex [3]))) ) ) # ( !\inst9|inst5|latched_hex [2] & ( (\inst9|inst5|latched_hex [3]) # (\inst9|inst5|latched_hex [1]) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [0]),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(!\inst9|inst5|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux0~0 .extended_lut = "off";
defparam \inst9|inst5|Mux0~0 .lut_mask = 64'h0FFF0FFFFC3FFC3F;
defparam \inst9|inst5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N27
cyclonev_lcell_comb \inst9|inst5|Mux1~0 (
// Equation(s):
// \inst9|inst5|Mux1~0_combout  = ( \inst9|inst5|latched_hex [2] & ( (\inst9|inst5|latched_hex [0] & (!\inst9|inst5|latched_hex [1] $ (!\inst9|inst5|latched_hex [3]))) ) ) # ( !\inst9|inst5|latched_hex [2] & ( (!\inst9|inst5|latched_hex [3] & 
// ((\inst9|inst5|latched_hex [0]) # (\inst9|inst5|latched_hex [1]))) ) )

	.dataa(!\inst9|inst5|latched_hex [1]),
	.datab(!\inst9|inst5|latched_hex [0]),
	.datac(gnd),
	.datad(!\inst9|inst5|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux1~0 .extended_lut = "off";
defparam \inst9|inst5|Mux1~0 .lut_mask = 64'h7700770011221122;
defparam \inst9|inst5|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N54
cyclonev_lcell_comb \inst9|inst5|Mux2~0 (
// Equation(s):
// \inst9|inst5|Mux2~0_combout  = ( \inst9|inst5|latched_hex [0] & ( (!\inst9|inst5|latched_hex [3]) # ((!\inst9|inst5|latched_hex [2] & !\inst9|inst5|latched_hex [1])) ) ) # ( !\inst9|inst5|latched_hex [0] & ( (\inst9|inst5|latched_hex [2] & 
// (!\inst9|inst5|latched_hex [1] & !\inst9|inst5|latched_hex [3])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(!\inst9|inst5|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux2~0 .extended_lut = "off";
defparam \inst9|inst5|Mux2~0 .lut_mask = 64'h30003000FFC0FFC0;
defparam \inst9|inst5|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N48
cyclonev_lcell_comb \inst9|inst5|Mux3~0 (
// Equation(s):
// \inst9|inst5|Mux3~0_combout  = ( \inst9|inst5|latched_hex [3] & ( (\inst9|inst5|latched_hex [1] & (!\inst9|inst5|latched_hex [0] $ (\inst9|inst5|latched_hex [2]))) ) ) # ( !\inst9|inst5|latched_hex [3] & ( (!\inst9|inst5|latched_hex [0] & 
// (\inst9|inst5|latched_hex [2] & !\inst9|inst5|latched_hex [1])) # (\inst9|inst5|latched_hex [0] & (!\inst9|inst5|latched_hex [2] $ (\inst9|inst5|latched_hex [1]))) ) )

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux3~0 .extended_lut = "off";
defparam \inst9|inst5|Mux3~0 .lut_mask = 64'h6161616109090909;
defparam \inst9|inst5|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N51
cyclonev_lcell_comb \inst9|inst5|Mux4~0 (
// Equation(s):
// \inst9|inst5|Mux4~0_combout  = ( \inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [2] & (!\inst9|inst5|latched_hex [0] & !\inst9|inst5|latched_hex [3])) # (\inst9|inst5|latched_hex [2] & ((\inst9|inst5|latched_hex [3]))) ) ) # ( 
// !\inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [0] & (\inst9|inst5|latched_hex [2] & \inst9|inst5|latched_hex [3])) ) )

	.dataa(!\inst9|inst5|latched_hex [0]),
	.datab(!\inst9|inst5|latched_hex [2]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux4~0 .extended_lut = "off";
defparam \inst9|inst5|Mux4~0 .lut_mask = 64'h0202020283838383;
defparam \inst9|inst5|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N24
cyclonev_lcell_comb \inst9|inst5|Mux5~0 (
// Equation(s):
// \inst9|inst5|Mux5~0_combout  = (!\inst9|inst5|latched_hex [1] & (\inst9|inst5|latched_hex [2] & (!\inst9|inst5|latched_hex [0] $ (!\inst9|inst5|latched_hex [3])))) # (\inst9|inst5|latched_hex [1] & ((!\inst9|inst5|latched_hex [0] & 
// ((\inst9|inst5|latched_hex [2]))) # (\inst9|inst5|latched_hex [0] & (\inst9|inst5|latched_hex [3]))))

	.dataa(!\inst9|inst5|latched_hex [1]),
	.datab(!\inst9|inst5|latched_hex [0]),
	.datac(!\inst9|inst5|latched_hex [3]),
	.datad(!\inst9|inst5|latched_hex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux5~0 .extended_lut = "off";
defparam \inst9|inst5|Mux5~0 .lut_mask = 64'h016D016D016D016D;
defparam \inst9|inst5|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N45
cyclonev_lcell_comb \inst9|inst5|Mux6~0 (
// Equation(s):
// \inst9|inst5|Mux6~0_combout  = ( \inst9|inst5|latched_hex [1] & ( (\inst9|inst5|latched_hex [3] & (!\inst9|inst5|latched_hex [2] & \inst9|inst5|latched_hex [0])) ) ) # ( !\inst9|inst5|latched_hex [1] & ( (!\inst9|inst5|latched_hex [3] & 
// (!\inst9|inst5|latched_hex [2] $ (!\inst9|inst5|latched_hex [0]))) # (\inst9|inst5|latched_hex [3] & (\inst9|inst5|latched_hex [2] & \inst9|inst5|latched_hex [0])) ) )

	.dataa(!\inst9|inst5|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst5|latched_hex [2]),
	.datad(!\inst9|inst5|latched_hex [0]),
	.datae(gnd),
	.dataf(!\inst9|inst5|latched_hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst5|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst5|Mux6~0 .extended_lut = "off";
defparam \inst9|inst5|Mux6~0 .lut_mask = 64'h0AA50AA500500050;
defparam \inst9|inst5|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y29_N14
dffeas \inst9|inst6|latched_hex[0] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[4]~4_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[0] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N8
dffeas \inst9|inst6|latched_hex[1] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[5]~5_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[1] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y29_N17
dffeas \inst9|inst6|latched_hex[2] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[6]~6_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[2] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y29_N23
dffeas \inst9|inst6|latched_hex[3] (
	.clk(\inst9|inst8~combout ),
	.d(gnd),
	.asdata(\IO_DATA[7]~7_combout ),
	.clrn(\inst1|pll_main_inst|altera_pll_i|cyclonev_pll|fpll_0|lock ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|inst6|latched_hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|inst6|latched_hex[3] .is_wysiwyg = "true";
defparam \inst9|inst6|latched_hex[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N39
cyclonev_lcell_comb \inst9|inst6|Mux0~0 (
// Equation(s):
// \inst9|inst6|Mux0~0_combout  = ( \inst9|inst6|latched_hex [3] & ( ((!\inst9|inst6|latched_hex [2]) # (\inst9|inst6|latched_hex [1])) # (\inst9|inst6|latched_hex [0]) ) ) # ( !\inst9|inst6|latched_hex [3] & ( (!\inst9|inst6|latched_hex [1] & 
// ((\inst9|inst6|latched_hex [2]))) # (\inst9|inst6|latched_hex [1] & ((!\inst9|inst6|latched_hex [0]) # (!\inst9|inst6|latched_hex [2]))) ) )

	.dataa(!\inst9|inst6|latched_hex [0]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [1]),
	.datad(!\inst9|inst6|latched_hex [2]),
	.datae(!\inst9|inst6|latched_hex [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux0~0 .extended_lut = "off";
defparam \inst9|inst6|Mux0~0 .lut_mask = 64'h0FFAFF5F0FFAFF5F;
defparam \inst9|inst6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N12
cyclonev_lcell_comb \inst9|inst6|Mux1~0 (
// Equation(s):
// \inst9|inst6|Mux1~0_combout  = (!\inst9|inst6|latched_hex [1] & (\inst9|inst6|latched_hex [0] & (!\inst9|inst6|latched_hex [3] $ (\inst9|inst6|latched_hex [2])))) # (\inst9|inst6|latched_hex [1] & (!\inst9|inst6|latched_hex [3] & 
// ((!\inst9|inst6|latched_hex [2]) # (\inst9|inst6|latched_hex [0]))))

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [2]),
	.datad(!\inst9|inst6|latched_hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux1~0 .extended_lut = "off";
defparam \inst9|inst6|Mux1~0 .lut_mask = 64'h20A620A620A620A6;
defparam \inst9|inst6|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N15
cyclonev_lcell_comb \inst9|inst6|Mux2~0 (
// Equation(s):
// \inst9|inst6|Mux2~0_combout  = ( \inst9|inst6|latched_hex [0] & ( (!\inst9|inst6|latched_hex [3]) # ((!\inst9|inst6|latched_hex [1] & !\inst9|inst6|latched_hex [2])) ) ) # ( !\inst9|inst6|latched_hex [0] & ( (!\inst9|inst6|latched_hex [3] & 
// (!\inst9|inst6|latched_hex [1] & \inst9|inst6|latched_hex [2])) ) )

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(gnd),
	.datac(!\inst9|inst6|latched_hex [1]),
	.datad(!\inst9|inst6|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux2~0 .extended_lut = "off";
defparam \inst9|inst6|Mux2~0 .lut_mask = 64'h00A000A0FAAAFAAA;
defparam \inst9|inst6|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N30
cyclonev_lcell_comb \inst9|inst6|Mux3~0 (
// Equation(s):
// \inst9|inst6|Mux3~0_combout  = ( \inst9|inst6|latched_hex [0] & ( (!\inst9|inst6|latched_hex [1] & (!\inst9|inst6|latched_hex [3] & !\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [1] & ((\inst9|inst6|latched_hex [2]))) ) ) # ( 
// !\inst9|inst6|latched_hex [0] & ( (!\inst9|inst6|latched_hex [1] & (!\inst9|inst6|latched_hex [3] & \inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [1] & (\inst9|inst6|latched_hex [3] & !\inst9|inst6|latched_hex [2])) ) )

	.dataa(gnd),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(!\inst9|inst6|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux3~0 .extended_lut = "off";
defparam \inst9|inst6|Mux3~0 .lut_mask = 64'h03C003C0C033C033;
defparam \inst9|inst6|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N33
cyclonev_lcell_comb \inst9|inst6|Mux4~0 (
// Equation(s):
// \inst9|inst6|Mux4~0_combout  = ( \inst9|inst6|latched_hex [0] & ( (\inst9|inst6|latched_hex [3] & (\inst9|inst6|latched_hex [1] & \inst9|inst6|latched_hex [2])) ) ) # ( !\inst9|inst6|latched_hex [0] & ( (!\inst9|inst6|latched_hex [3] & 
// (\inst9|inst6|latched_hex [1] & !\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [3] & ((\inst9|inst6|latched_hex [2]))) ) )

	.dataa(!\inst9|inst6|latched_hex [3]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst6|latched_hex [2]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux4~0 .extended_lut = "off";
defparam \inst9|inst6|Mux4~0 .lut_mask = 64'h2255225500110011;
defparam \inst9|inst6|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N18
cyclonev_lcell_comb \inst9|inst6|Mux5~0 (
// Equation(s):
// \inst9|inst6|Mux5~0_combout  = (!\inst9|inst6|latched_hex [1] & (\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [3] $ (!\inst9|inst6|latched_hex [0])))) # (\inst9|inst6|latched_hex [1] & ((!\inst9|inst6|latched_hex [0] & 
// (\inst9|inst6|latched_hex [2])) # (\inst9|inst6|latched_hex [0] & ((\inst9|inst6|latched_hex [3])))))

	.dataa(!\inst9|inst6|latched_hex [2]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(!\inst9|inst6|latched_hex [3]),
	.datad(!\inst9|inst6|latched_hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux5~0 .extended_lut = "off";
defparam \inst9|inst6|Mux5~0 .lut_mask = 64'h1543154315431543;
defparam \inst9|inst6|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y29_N21
cyclonev_lcell_comb \inst9|inst6|Mux6~0 (
// Equation(s):
// \inst9|inst6|Mux6~0_combout  = ( \inst9|inst6|latched_hex [0] & ( (!\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [1] $ (\inst9|inst6|latched_hex [3]))) # (\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [1] & 
// \inst9|inst6|latched_hex [3])) ) ) # ( !\inst9|inst6|latched_hex [0] & ( (\inst9|inst6|latched_hex [2] & (!\inst9|inst6|latched_hex [1] & !\inst9|inst6|latched_hex [3])) ) )

	.dataa(!\inst9|inst6|latched_hex [2]),
	.datab(!\inst9|inst6|latched_hex [1]),
	.datac(gnd),
	.datad(!\inst9|inst6|latched_hex [3]),
	.datae(gnd),
	.dataf(!\inst9|inst6|latched_hex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst6|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst6|Mux6~0 .extended_lut = "off";
defparam \inst9|inst6|Mux6~0 .lut_mask = 64'h4400440088668866;
defparam \inst9|inst6|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y31_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
