
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000661    4.755177 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012222    0.487369    0.395263    5.150440 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.487369    0.000385    5.150825 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.150825   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000504   20.547583 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447582   clock uncertainty
                                  0.000000   20.447582   clock reconvergence pessimism
                                 -0.366955   20.080627   library setup time
                                             20.080627   data required time
---------------------------------------------------------------------------------------------
                                             20.080627   data required time
                                             -5.150825   data arrival time
---------------------------------------------------------------------------------------------
                                             14.929804   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000715    4.755231 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.006245    0.494795    0.372754    5.127986 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.494795    0.000090    5.128076 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.128076   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000290   20.547367 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447367   clock uncertainty
                                  0.000000   20.447367   clock reconvergence pessimism
                                 -0.368104   20.079264   library setup time
                                             20.079264   data required time
---------------------------------------------------------------------------------------------
                                             20.079264   data required time
                                             -5.128076   data arrival time
---------------------------------------------------------------------------------------------
                                             14.951187   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397148    0.002668    5.641198 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641198   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000290   20.547367 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447367   clock uncertainty
                                  0.000000   20.447367   clock reconvergence pessimism
                                  0.199482   20.646851   library recovery time
                                             20.646851   data required time
---------------------------------------------------------------------------------------------
                                             20.646851   data required time
                                             -5.641198   data arrival time
---------------------------------------------------------------------------------------------
                                             15.005652   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397151    0.002760    5.641291 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.641291   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000439   20.547516 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447515   clock uncertainty
                                  0.000000   20.447515   clock reconvergence pessimism
                                  0.199482   20.646997   library recovery time
                                             20.646997   data required time
---------------------------------------------------------------------------------------------
                                             20.646997   data required time
                                             -5.641291   data arrival time
---------------------------------------------------------------------------------------------
                                             15.005708   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397124    0.001999    5.640530 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.640530   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476   20.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447554   clock uncertainty
                                  0.000000   20.447554   clock reconvergence pessimism
                                  0.199486   20.647039   library recovery time
                                             20.647039   data required time
---------------------------------------------------------------------------------------------
                                             20.647039   data required time
                                             -5.640530   data arrival time
---------------------------------------------------------------------------------------------
                                             15.006510   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399273    0.001248    5.138942 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089534    0.397085    0.499589    5.638531 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.397103    0.001321    5.639852 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.639852   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000171   20.547249 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447248   clock uncertainty
                                  0.000000   20.447248   clock reconvergence pessimism
                                  0.199489   20.646736   library recovery time
                                             20.646736   data required time
---------------------------------------------------------------------------------------------
                                             20.646736   data required time
                                             -5.639852   data arrival time
---------------------------------------------------------------------------------------------
                                             15.006885   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450675    0.000377    4.754893 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005615    0.313919    0.285449    5.040342 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.313919    0.000120    5.040462 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.040462   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000439   20.547516 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447515   clock uncertainty
                                  0.000000   20.447515   clock reconvergence pessimism
                                 -0.339645   20.107872   library setup time
                                             20.107872   data required time
---------------------------------------------------------------------------------------------
                                             20.107872   data required time
                                             -5.040462   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067410   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000603    4.755119 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004774    0.299483    0.254108    5.009226 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.299483    0.000102    5.009329 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.009329   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000476   20.547554 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447554   clock uncertainty
                                  0.000000   20.447554   clock reconvergence pessimism
                                 -0.336926   20.110628   library setup time
                                             20.110628   data required time
---------------------------------------------------------------------------------------------
                                             20.110628   data required time
                                             -5.009329   data arrival time
---------------------------------------------------------------------------------------------
                                             15.101300   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474537    0.000757    4.469711 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.038892    0.450675    0.284805    4.754516 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.450676    0.000855    4.755372 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004028    0.273215    0.257316    5.012688 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.273215    0.000077    5.012764 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.012764   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000171   20.547249 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447248   clock uncertainty
                                  0.000000   20.447248   clock reconvergence pessimism
                                 -0.331979   20.115271   library setup time
                                             20.115271   data required time
---------------------------------------------------------------------------------------------
                                             20.115271   data required time
                                             -5.012764   data arrival time
---------------------------------------------------------------------------------------------
                                             15.102505   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.005266    0.133923    0.051974    4.051973 ^ ena (in)
                                                         ena (net)
                      0.133923    0.000000    4.051973 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.026797    0.474533    0.416981    4.468955 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.474533    0.000444    4.469399 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004322    0.149658    0.330824    4.800222 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.149658    0.000051    4.800273 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.800273   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000330   20.545563 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445562   clock uncertainty
                                  0.000000   20.445562   clock reconvergence pessimism
                                 -0.309455   20.136106   library setup time
                                             20.136106   data required time
---------------------------------------------------------------------------------------------
                                             20.136106   data required time
                                             -4.800273   data arrival time
---------------------------------------------------------------------------------------------
                                             15.335833   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399295    0.002403    5.140097 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.140097   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094153    0.000560   20.545792 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445791   clock uncertainty
                                  0.000000   20.445791   clock reconvergence pessimism
                                  0.198731   20.644524   library recovery time
                                             20.644524   data required time
---------------------------------------------------------------------------------------------
                                             20.644524   data required time
                                             -5.140097   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504427   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399290    0.002206    5.139900 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139900   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094153    0.000565   20.545797 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445797   clock uncertainty
                                  0.000000   20.445797   clock reconvergence pessimism
                                  0.198732   20.644529   library recovery time
                                             20.644529   data required time
---------------------------------------------------------------------------------------------
                                             20.644529   data required time
                                             -5.139900   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504629   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399280    0.001691    5.139385 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139385   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000401   20.545633 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445633   clock uncertainty
                                  0.000000   20.445633   clock reconvergence pessimism
                                  0.198733   20.644367   library recovery time
                                             20.644367   data required time
---------------------------------------------------------------------------------------------
                                             20.644367   data required time
                                             -5.139385   data arrival time
---------------------------------------------------------------------------------------------
                                             15.504983   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399274    0.001336    5.139030 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139030   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113714    0.000771   20.314028 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026263    0.094152    0.231204   20.545233 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.094152    0.000330   20.545563 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.445562   clock uncertainty
                                  0.000000   20.445562   clock reconvergence pessimism
                                  0.198734   20.644297   library recovery time
                                             20.644297   data required time
---------------------------------------------------------------------------------------------
                                             20.644297   data required time
                                             -5.139030   data arrival time
---------------------------------------------------------------------------------------------
                                             15.505265   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006736    0.157396    0.066110    4.066110 ^ rst_n (in)
                                                         rst_n (net)
                      0.157396    0.000000    4.066110 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.037669    0.654662    0.526178    4.592288 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.654662    0.000386    4.592675 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.089272    0.399266    0.545019    5.137694 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.399279    0.001643    5.139337 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.139337   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025068    0.135933    0.062679   20.062679 ^ clk (in)
                                                         clk (net)
                      0.135933    0.000000   20.062679 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048445    0.113712    0.250578   20.313257 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113712    0.000384   20.313641 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.029285    0.097193    0.233436   20.547077 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.097193    0.000504   20.547583 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.447582   clock uncertainty
                                  0.000000   20.447582   clock reconvergence pessimism
                                  0.199151   20.646732   library recovery time
                                             20.646732   data required time
---------------------------------------------------------------------------------------------
                                             20.646732   data required time
                                             -5.139337   data arrival time
---------------------------------------------------------------------------------------------
                                             15.507397   slack (MET)



