

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  3 11:39:36 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.077 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2915|     2925| 29.150 us | 29.250 us |  2915|  2925|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_decrypt_aes_fu_182  |decrypt_aes  |     2892|     2892| 28.920 us | 28.920 us |  2892|  2892|   none  |
        |grp_encrypt_aes_fu_191  |encrypt_aes  |     2902|     2902| 29.020 us | 29.020 us |  2902|  2902|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 3  |       10|       10|         2|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 7 
3 --> 2 
4 --> 5 
5 --> 6 8 
6 --> 5 
7 --> 5 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reading_0 = alloca i1"   --->   Operation 9 'alloca' 'reading_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i128"   --->   Operation 11 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !127"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !131"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "store i128 0, i128* %p_Val2_1" [p2peda.cpp:95]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "store i32 0, i32* %p_Val2_s" [p2peda.cpp:95]   --->   Operation 18 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "store i1 true, i1* %reading_0" [p2peda.cpp:95]   --->   Operation 19 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %._crit_edge" [p2peda.cpp:95]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %meminst608.preheader ], [ %i, %._crit_edge.backedge ]"   --->   Operation 21 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %meminst608.preheader ], [ %add_ln96, %._crit_edge.backedge ]" [p2peda.cpp:96]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln95 = icmp eq i3 %i_0, -3" [p2peda.cpp:95]   --->   Operation 23 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 24 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [p2peda.cpp:95]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %4, label %0" [p2peda.cpp:95]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%reading_0_load = load i1* %reading_0" [p2peda.cpp:96]   --->   Operation 27 'load' 'reading_0_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln96 = add i8 %phi_mul, 29" [p2peda.cpp:96]   --->   Operation 28 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %reading_0_load, label %1, label %._crit_edge.backedge" [p2peda.cpp:96]   --->   Operation 29 'br' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [p2peda.cpp:98]   --->   Operation 30 'read' 'tmp_V_2' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_2, i32 29)" [p2peda.cpp:99]   --->   Operation 31 'bitselect' 'tmp_2' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%xor_ln99 = xor i1 %tmp_2, true" [p2peda.cpp:99]   --->   Operation 32 'xor' 'xor_ln99' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp eq i3 %i_0, -4" [p2peda.cpp:102]   --->   Operation 33 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "store i32 %tmp_V_2, i32* %p_Val2_s" [p2peda.cpp:102]   --->   Operation 34 'store' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "store i1 %xor_ln99, i1* %reading_0" [p2peda.cpp:102]   --->   Operation 35 'store' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i128* %p_Val2_1" [p2peda.cpp:103]   --->   Operation 36 'load' 'p_Val2_1_load_1' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %2, label %3" [p2peda.cpp:102]   --->   Operation 37 'br' <Predicate = (!icmp_ln95 & reading_0_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i8 %phi_mul to i7" [p2peda.cpp:106]   --->   Operation 38 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i8 %phi_mul to i32" [p2peda.cpp:106]   --->   Operation 39 'zext' 'zext_ln106' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln106 = add i7 28, %trunc_ln106" [p2peda.cpp:106]   --->   Operation 40 'add' 'add_ln106' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i7 %add_ln106 to i32" [p2peda.cpp:106]   --->   Operation 41 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln414 = icmp ugt i32 %zext_ln106, %zext_ln106_1" [p2peda.cpp:106]   --->   Operation 42 'icmp' 'icmp_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i7 %add_ln106 to i8" [p2peda.cpp:106]   --->   Operation 43 'zext' 'zext_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.91ns)   --->   "%sub_ln414 = sub i8 127, %phi_mul" [p2peda.cpp:106]   --->   Operation 44 'sub' 'sub_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_1)   --->   "%select_ln414 = select i1 %icmp_ln414, i8 %phi_mul, i8 %zext_ln414" [p2peda.cpp:106]   --->   Operation 45 'select' 'select_ln414' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln414_1 = sub i8 127, %select_ln414" [p2peda.cpp:106]   --->   Operation 46 'sub' 'sub_ln414_1' <Predicate = (!icmp_ln95 & reading_0_load & !icmp_ln102)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %tmp_V_2 to i12" [p2peda.cpp:103]   --->   Operation 47 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i12(i128 %p_Val2_1_load_1, i12 %trunc_ln647, i32 116, i32 127)" [p2peda.cpp:103]   --->   Operation 48 'partset' 'p_Result_s' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.81ns)   --->   "store i128 %p_Result_s, i128* %p_Val2_1" [p2peda.cpp:104]   --->   Operation 49 'store' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 1.81>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [p2peda.cpp:104]   --->   Operation 50 'br' <Predicate = (!icmp_ln95 & reading_0_load & icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32* %p_Val2_s" [p2peda.cpp:110]   --->   Operation 51 'load' 'p_Val2_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_load, i32 30)" [p2peda.cpp:110]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i128* %p_Val2_1" [p2peda.cpp:144]   --->   Operation 53 'load' 'p_Val2_1_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp, label %7, label %5" [p2peda.cpp:113]   --->   Operation 54 'br' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:119]   --->   Operation 55 'call' 'output_message_V' <Predicate = (icmp_ln95 & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [2/2] (0.00ns)   --->   "%output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:144]   --->   Operation 56 'call' 'output_message_V_2' <Predicate = (icmp_ln95 & tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 8.07>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%trunc_ln647_1 = trunc i32 %tmp_V_2 to i29" [p2peda.cpp:106]   --->   Operation 57 'trunc' 'trunc_ln647_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_V_3 = zext i29 %trunc_ln647_1 to i128" [p2peda.cpp:106]   --->   Operation 58 'zext' 'tmp_V_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i8 %zext_ln414, i8 %phi_mul" [p2peda.cpp:106]   --->   Operation 59 'select' 'select_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i8 %sub_ln414, i8 %phi_mul" [p2peda.cpp:106]   --->   Operation 60 'select' 'select_ln414_2' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i8 %select_ln414_2 to i128" [p2peda.cpp:106]   --->   Operation 61 'zext' 'zext_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i8 %select_ln414_1 to i128" [p2peda.cpp:106]   --->   Operation 62 'zext' 'zext_ln414_2' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i8 %sub_ln414_1 to i128" [p2peda.cpp:106]   --->   Operation 63 'zext' 'zext_ln414_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (4.33ns) (out node of the LUT)   --->   "%shl_ln414 = shl i128 %tmp_V_3, %zext_ln414_1" [p2peda.cpp:106]   --->   Operation 64 'shl' 'shl_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 4.33> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp_3 = call i128 @llvm.part.select.i128(i128 %shl_ln414, i32 127, i32 0)" [p2peda.cpp:106]   --->   Operation 65 'partselect' 'tmp_3' <Predicate = (reading_0_load & !icmp_ln102 & icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i128 %tmp_3, i128 %shl_ln414" [p2peda.cpp:106]   --->   Operation 66 'select' 'select_ln414_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i128 -1, %zext_ln414_2" [p2peda.cpp:106]   --->   Operation 67 'shl' 'shl_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414 = lshr i128 -1, %zext_ln414_3" [p2peda.cpp:106]   --->   Operation 68 'lshr' 'lshr_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln414 = and i128 %shl_ln414_1, %lshr_ln414" [p2peda.cpp:106]   --->   Operation 69 'and' 'and_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%xor_ln414 = xor i128 %and_ln414, -1" [p2peda.cpp:106]   --->   Operation 70 'xor' 'xor_ln414' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln414_1 = and i128 %p_Val2_1_load_1, %xor_ln414" [p2peda.cpp:106]   --->   Operation 71 'and' 'and_ln414_1' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln414_2 = and i128 %select_ln414_3, %and_ln414" [p2peda.cpp:106]   --->   Operation 72 'and' 'and_ln414_2' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.92ns) (out node of the LUT)   --->   "%p_Result_3 = or i128 %and_ln414_1, %and_ln414_2" [p2peda.cpp:106]   --->   Operation 73 'or' 'p_Result_3' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 1.92> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.81ns)   --->   "store i128 %p_Result_3, i128* %p_Val2_1" [p2peda.cpp:106]   --->   Operation 74 'store' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 1.81>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"   --->   Operation 75 'br' <Predicate = (reading_0_load & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 77 [1/2] (0.00ns)   --->   "%output_message_V = call fastcc i128 @encrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:119]   --->   Operation 77 'call' 'output_message_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/1] (1.76ns)   --->   "br label %6" [p2peda.cpp:126]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.02>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ 0, %5 ], [ %i_3, %_ifconv ]"   --->   Operation 79 'phi' 'i1_0' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i8 [ 0, %5 ], [ %add_ln135, %_ifconv ]" [p2peda.cpp:135]   --->   Operation 80 'phi' 'phi_mul3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.13ns)   --->   "%icmp_ln126 = icmp eq i3 %i1_0, -3" [p2peda.cpp:126]   --->   Operation 81 'icmp' 'icmp_ln126' <Predicate = (!tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 82 'speclooptripcount' 'empty_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i1_0, 1" [p2peda.cpp:126]   --->   Operation 83 'add' 'i_3' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %.loopexit.loopexit11, label %_ifconv" [p2peda.cpp:126]   --->   Operation 84 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (1.13ns)   --->   "%icmp_ln129 = icmp eq i3 %i1_0, -4" [p2peda.cpp:129]   --->   Operation 85 'icmp' 'icmp_ln129' <Predicate = (!tmp & !icmp_ln126)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_9 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V, i32 116, i32 127)" [p2peda.cpp:131]   --->   Operation 86 'partselect' 'p_Result_9' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln215_1 = zext i12 %p_Result_9 to i29" [p2peda.cpp:131]   --->   Operation 87 'zext' 'zext_ln215_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 3, i29 %zext_ln215_1)" [p2peda.cpp:131]   --->   Operation 88 'bitconcatenate' 'p_Result_4' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.91ns)   --->   "%add_ln135 = add i8 %phi_mul3, 29" [p2peda.cpp:135]   --->   Operation 89 'add' 'add_ln135' <Predicate = (!tmp & !icmp_ln126)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%zext_ln647_1 = zext i8 %phi_mul3 to i128" [p2peda.cpp:135]   --->   Operation 90 'zext' 'zext_ln647_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%lshr_ln647_1 = lshr i128 %output_message_V, %zext_ln647_1" [p2peda.cpp:135]   --->   Operation 91 'lshr' 'lshr_ln647_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%trunc_ln215_1 = trunc i128 %lshr_ln647_1 to i29" [p2peda.cpp:135]   --->   Operation 92 'trunc' 'trunc_ln215_1' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node output_word_V)   --->   "%p_Result_6 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 2, i29 %trunc_ln215_1)" [p2peda.cpp:135]   --->   Operation 93 'bitconcatenate' 'p_Result_6' <Predicate = (!tmp & !icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V = select i1 %icmp_ln129, i32 %p_Result_4, i32 %p_Result_6" [p2peda.cpp:129]   --->   Operation 94 'select' 'output_word_V' <Predicate = (!tmp & !icmp_ln126)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 95 'br' <Predicate = (!tmp & icmp_ln126)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ 0, %7 ], [ %i_2, %_ifconv1 ]"   --->   Operation 96 'phi' 'i2_0' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i8 [ 0, %7 ], [ %add_ln164, %_ifconv1 ]" [p2peda.cpp:164]   --->   Operation 97 'phi' 'phi_mul5' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.13ns)   --->   "%icmp_ln155 = icmp eq i3 %i2_0, -3" [p2peda.cpp:155]   --->   Operation 98 'icmp' 'icmp_ln155' <Predicate = (tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 99 'speclooptripcount' 'empty_22' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i2_0, 1" [p2peda.cpp:155]   --->   Operation 100 'add' 'i_2' <Predicate = (tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %.loopexit.loopexit, label %_ifconv1" [p2peda.cpp:155]   --->   Operation 101 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.13ns)   --->   "%icmp_ln158 = icmp eq i3 %i2_0, -4" [p2peda.cpp:158]   --->   Operation 102 'icmp' 'icmp_ln158' <Predicate = (tmp & !icmp_ln155)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_5 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %output_message_V_2, i32 116, i32 127)" [p2peda.cpp:160]   --->   Operation 103 'partselect' 'p_Result_5' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln215 = zext i12 %p_Result_5 to i29" [p2peda.cpp:160]   --->   Operation 104 'zext' 'zext_ln215' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 1, i29 %zext_ln215)" [p2peda.cpp:160]   --->   Operation 105 'bitconcatenate' 'p_Result_7' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.91ns)   --->   "%add_ln164 = add i8 %phi_mul5, 29" [p2peda.cpp:164]   --->   Operation 106 'add' 'add_ln164' <Predicate = (tmp & !icmp_ln155)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%zext_ln647 = zext i8 %phi_mul5 to i128" [p2peda.cpp:164]   --->   Operation 107 'zext' 'zext_ln647' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%lshr_ln647 = lshr i128 %output_message_V_2, %zext_ln647" [p2peda.cpp:164]   --->   Operation 108 'lshr' 'lshr_ln647' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%trunc_ln215 = trunc i128 %lshr_ln647 to i29" [p2peda.cpp:164]   --->   Operation 109 'trunc' 'trunc_ln215' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node output_word_V_6)   --->   "%p_Result_8 = call i32 @_ssdm_op_BitConcatenate.i32.i3.i29(i3 0, i29 %trunc_ln215)" [p2peda.cpp:164]   --->   Operation 110 'bitconcatenate' 'p_Result_8' <Predicate = (tmp & !icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (4.89ns) (out node of the LUT)   --->   "%output_word_V_6 = select i1 %icmp_ln158, i32 %p_Result_7, i32 %p_Result_8" [p2peda.cpp:158]   --->   Operation 111 'select' 'output_word_V_6' <Predicate = (tmp & !icmp_ln155)> <Delay = 4.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 112 'br' <Predicate = (tmp & icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "ret void" [p2peda.cpp:171]   --->   Operation 113 'ret' <Predicate = (tmp & icmp_ln155) | (!tmp & icmp_ln126)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.63>
ST_6 : Operation 114 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V)" [p2peda.cpp:138]   --->   Operation 114 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "br label %6" [p2peda.cpp:126]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.76>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%lfsr_decrypt_load = load i1* @lfsr_decrypt, align 1" [p2peda.cpp:142]   --->   Operation 116 'load' 'lfsr_decrypt_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.97ns)   --->   "%xor_ln142 = xor i1 %lfsr_decrypt_load, true" [p2peda.cpp:142]   --->   Operation 117 'xor' 'xor_ln142' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "store i1 %xor_ln142, i1* @lfsr_decrypt, align 1" [p2peda.cpp:142]   --->   Operation 118 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/2] (0.00ns)   --->   "%output_message_V_2 = call fastcc i128 @decrypt_aes(i128 %p_Val2_1_load)" [p2peda.cpp:144]   --->   Operation 119 'call' 'output_message_V_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 120 [1/1] (1.76ns)   --->   "br label %8" [p2peda.cpp:155]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 4> <Delay = 3.63>
ST_8 : Operation 121 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_word_V_6)" [p2peda.cpp:167]   --->   Operation 121 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %8" [p2peda.cpp:155]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ expandedKey]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lfsr_decrypt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ expandedKey23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rsbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reading_0          (alloca           ) [ 011100000]
p_Val2_s           (alloca           ) [ 011100000]
p_Val2_1           (alloca           ) [ 011100000]
empty              (specinterface    ) [ 000000000]
empty_19           (specinterface    ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000]
store_ln95         (store            ) [ 000000000]
store_ln95         (store            ) [ 000000000]
store_ln95         (store            ) [ 000000000]
br_ln95            (br               ) [ 011100000]
i_0                (phi              ) [ 001000000]
phi_mul            (phi              ) [ 001100000]
icmp_ln95          (icmp             ) [ 001100000]
empty_20           (speclooptripcount) [ 000000000]
i                  (add              ) [ 011100000]
br_ln95            (br               ) [ 000000000]
reading_0_load     (load             ) [ 001100000]
add_ln96           (add              ) [ 011100000]
br_ln96            (br               ) [ 000000000]
tmp_V_2            (read             ) [ 000100000]
tmp_2              (bitselect        ) [ 000000000]
xor_ln99           (xor              ) [ 000000000]
icmp_ln102         (icmp             ) [ 001100000]
store_ln102        (store            ) [ 000000000]
store_ln102        (store            ) [ 000000000]
p_Val2_1_load_1    (load             ) [ 000100000]
br_ln102           (br               ) [ 000000000]
trunc_ln106        (trunc            ) [ 000000000]
zext_ln106         (zext             ) [ 000000000]
add_ln106          (add              ) [ 000000000]
zext_ln106_1       (zext             ) [ 000000000]
icmp_ln414         (icmp             ) [ 000100000]
zext_ln414         (zext             ) [ 000100000]
sub_ln414          (sub              ) [ 000100000]
select_ln414       (select           ) [ 000000000]
sub_ln414_1        (sub              ) [ 000100000]
trunc_ln647        (trunc            ) [ 000000000]
p_Result_s         (partset          ) [ 000000000]
store_ln104        (store            ) [ 000000000]
br_ln104           (br               ) [ 000000000]
p_Val2_load        (load             ) [ 000000000]
tmp                (bitselect        ) [ 001111111]
p_Val2_1_load      (load             ) [ 000010010]
br_ln113           (br               ) [ 000000000]
trunc_ln647_1      (trunc            ) [ 000000000]
tmp_V_3            (zext             ) [ 000000000]
select_ln414_1     (select           ) [ 000000000]
select_ln414_2     (select           ) [ 000000000]
zext_ln414_1       (zext             ) [ 000000000]
zext_ln414_2       (zext             ) [ 000000000]
zext_ln414_3       (zext             ) [ 000000000]
shl_ln414          (shl              ) [ 000000000]
tmp_3              (partselect       ) [ 000000000]
select_ln414_3     (select           ) [ 000000000]
shl_ln414_1        (shl              ) [ 000000000]
lshr_ln414         (lshr             ) [ 000000000]
and_ln414          (and              ) [ 000000000]
xor_ln414          (xor              ) [ 000000000]
and_ln414_1        (and              ) [ 000000000]
and_ln414_2        (and              ) [ 000000000]
p_Result_3         (or               ) [ 000000000]
store_ln106        (store            ) [ 000000000]
br_ln0             (br               ) [ 000000000]
br_ln0             (br               ) [ 011100000]
output_message_V   (call             ) [ 000001101]
br_ln126           (br               ) [ 000011101]
i1_0               (phi              ) [ 000001000]
phi_mul3           (phi              ) [ 000001000]
icmp_ln126         (icmp             ) [ 000001101]
empty_21           (speclooptripcount) [ 000000000]
i_3                (add              ) [ 000011101]
br_ln126           (br               ) [ 000000000]
icmp_ln129         (icmp             ) [ 000000000]
p_Result_9         (partselect       ) [ 000000000]
zext_ln215_1       (zext             ) [ 000000000]
p_Result_4         (bitconcatenate   ) [ 000000000]
add_ln135          (add              ) [ 000011101]
zext_ln647_1       (zext             ) [ 000000000]
lshr_ln647_1       (lshr             ) [ 000000000]
trunc_ln215_1      (trunc            ) [ 000000000]
p_Result_6         (bitconcatenate   ) [ 000000000]
output_word_V      (select           ) [ 000000100]
br_ln0             (br               ) [ 000000000]
i2_0               (phi              ) [ 000001000]
phi_mul5           (phi              ) [ 000001000]
icmp_ln155         (icmp             ) [ 000001101]
empty_22           (speclooptripcount) [ 000000000]
i_2                (add              ) [ 000001111]
br_ln155           (br               ) [ 000000000]
icmp_ln158         (icmp             ) [ 000000000]
p_Result_5         (partselect       ) [ 000000000]
zext_ln215         (zext             ) [ 000000000]
p_Result_7         (bitconcatenate   ) [ 000000000]
add_ln164          (add              ) [ 000001111]
zext_ln647         (zext             ) [ 000000000]
lshr_ln647         (lshr             ) [ 000000000]
trunc_ln215        (trunc            ) [ 000000000]
p_Result_8         (bitconcatenate   ) [ 000000000]
output_word_V_6    (select           ) [ 000000001]
br_ln0             (br               ) [ 000000000]
ret_ln171          (ret              ) [ 000000000]
write_ln138        (write            ) [ 000000000]
br_ln126           (br               ) [ 000011101]
lfsr_decrypt_load  (load             ) [ 000000000]
xor_ln142          (xor              ) [ 000000000]
store_ln142        (store            ) [ 000000000]
output_message_V_2 (call             ) [ 000001101]
br_ln155           (br               ) [ 000001111]
write_ln167        (write            ) [ 000000000]
br_ln155           (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="expandedKey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lfsr_decrypt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr_decrypt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="expandedKey23">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rsbox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rsbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i128.i12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt_aes"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decrypt_aes"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i3.i29"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="reading_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reading_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Val2_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_V_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln138/6 write_ln167/8 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="1"/>
<pin id="117" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="phi_mul_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="phi_mul_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i1_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i1_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_mul3_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_mul3_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i2_0_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="1"/>
<pin id="162" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i2_0_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/5 "/>
</bind>
</comp>

<comp id="171" class="1005" name="phi_mul5_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="phi_mul5_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_decrypt_aes_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="0" index="3" bw="8" slack="0"/>
<pin id="187" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="output_message_V_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_encrypt_aes_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="0" index="1" bw="128" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="0" index="3" bw="8" slack="0"/>
<pin id="196" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="output_message_V/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="1"/>
<pin id="202" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1_load_1/2 p_Val2_1_load/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="1"/>
<pin id="207" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1_load_1 p_Val2_1_load "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln95_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="128" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln95_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln95_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln95_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="reading_0_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reading_0_load/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln96_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln99_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln99/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln102_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln102_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln102_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="1"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln106_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln106_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln106_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln106_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln414_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln414_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sub_ln414_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln414_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sub_ln414_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln647_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_Result_s_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="128" slack="0"/>
<pin id="331" dir="0" index="1" bw="128" slack="0"/>
<pin id="332" dir="0" index="2" bw="12" slack="0"/>
<pin id="333" dir="0" index="3" bw="8" slack="0"/>
<pin id="334" dir="0" index="4" bw="8" slack="0"/>
<pin id="335" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln104_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="0"/>
<pin id="343" dir="0" index="1" bw="128" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln647_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_V_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="29" slack="0"/>
<pin id="362" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln414_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="7" slack="1"/>
<pin id="367" dir="0" index="2" bw="8" slack="1"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln414_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="8" slack="1"/>
<pin id="373" dir="0" index="2" bw="8" slack="1"/>
<pin id="374" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln414_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln414_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln414_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="shl_ln414_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="29" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="128" slack="0"/>
<pin id="395" dir="0" index="1" bw="128" slack="0"/>
<pin id="396" dir="0" index="2" bw="8" slack="0"/>
<pin id="397" dir="0" index="3" bw="1" slack="0"/>
<pin id="398" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln414_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="128" slack="0"/>
<pin id="406" dir="0" index="2" bw="128" slack="0"/>
<pin id="407" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shl_ln414_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lshr_ln414_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln414_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="128" slack="0"/>
<pin id="424" dir="0" index="1" bw="128" slack="0"/>
<pin id="425" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln414_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln414_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="128" slack="1"/>
<pin id="436" dir="0" index="1" bw="128" slack="0"/>
<pin id="437" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln414_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="0" index="1" bw="128" slack="0"/>
<pin id="443" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_Result_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="128" slack="0"/>
<pin id="448" dir="0" index="1" bw="128" slack="0"/>
<pin id="449" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln106_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="0"/>
<pin id="454" dir="0" index="1" bw="128" slack="2"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln126_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="3" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="i_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="3" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln129_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="p_Result_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="0"/>
<pin id="477" dir="0" index="1" bw="128" slack="1"/>
<pin id="478" dir="0" index="2" bw="8" slack="0"/>
<pin id="479" dir="0" index="3" bw="8" slack="0"/>
<pin id="480" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln215_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_Result_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="3" slack="0"/>
<pin id="491" dir="0" index="2" bw="12" slack="0"/>
<pin id="492" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln135_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln647_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_1/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="lshr_ln647_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="128" slack="1"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln647_1/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln215_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="0"/>
<pin id="513" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="0" index="2" bw="29" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="output_word_V_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_word_V/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln155_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln158_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="0" index="1" bw="3" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Result_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="0" index="1" bw="128" slack="1"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="0" index="3" bw="8" slack="0"/>
<pin id="554" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln215_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_Result_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="12" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln164_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln647_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="lshr_ln647_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="128" slack="1"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln647/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln215_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="128" slack="0"/>
<pin id="587" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_Result_8_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="0" index="2" bw="29" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="output_word_V_6_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="32" slack="0"/>
<pin id="601" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_word_V_6/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="lfsr_decrypt_load_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lfsr_decrypt_load/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln142_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln142/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln142_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/7 "/>
</bind>
</comp>

<comp id="621" class="1005" name="reading_0_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="reading_0 "/>
</bind>
</comp>

<comp id="628" class="1005" name="p_Val2_s_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="635" class="1005" name="p_Val2_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="128" slack="0"/>
<pin id="637" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="i_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="651" class="1005" name="reading_0_load_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reading_0_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="add_ln96_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_V_2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln102_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln414_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="676" class="1005" name="zext_ln414_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="1"/>
<pin id="678" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln414 "/>
</bind>
</comp>

<comp id="681" class="1005" name="sub_ln414_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414 "/>
</bind>
</comp>

<comp id="686" class="1005" name="sub_ln414_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="1"/>
<pin id="688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="2"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="695" class="1005" name="output_message_V_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="128" slack="1"/>
<pin id="697" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="output_message_V "/>
</bind>
</comp>

<comp id="704" class="1005" name="i_3_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="0"/>
<pin id="706" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="709" class="1005" name="add_ln135_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="714" class="1005" name="output_word_V_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_word_V "/>
</bind>
</comp>

<comp id="722" class="1005" name="i_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln164_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln164 "/>
</bind>
</comp>

<comp id="732" class="1005" name="output_word_V_6_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_word_V_6 "/>
</bind>
</comp>

<comp id="737" class="1005" name="output_message_V_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="128" slack="1"/>
<pin id="739" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="output_message_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="88" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="197"><net_src comp="72" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="119" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="119" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="245"><net_src comp="130" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="102" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="119" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="102" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="255" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="130" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="130" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="60" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="277" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="281" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="285" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="130" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="295" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="130" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="102" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="64" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="200" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="340"><net_src comp="68" pin="0"/><net_sink comp="329" pin=4"/></net>

<net id="345"><net_src comp="329" pin="5"/><net_sink comp="341" pin=0"/></net>

<net id="354"><net_src comp="54" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="126" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="126" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="370" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="364" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="360" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="376" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="20" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="408"><net_src comp="393" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="387" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="78" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="380" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="384" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="410" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="205" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="403" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="422" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="434" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="142" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="42" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="142" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="142" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="66" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="483"><net_src comp="68" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="487"><net_src comp="475" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="84" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="153" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="153" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="511" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="469" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="488" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="515" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="164" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="42" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="164" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="48" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="164" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="58" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="80" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="66" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="561"><net_src comp="549" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="82" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="48" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="558" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="175" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="50" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="175" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="580" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="82" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="38" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="585" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="543" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="562" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="589" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="8" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="36" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="8" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="90" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="631"><net_src comp="94" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="638"><net_src comp="98" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="649"><net_src comp="232" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="654"><net_src comp="238" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="241" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="663"><net_src comp="102" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="668"><net_src comp="261" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="295" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="675"><net_src comp="669" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="679"><net_src comp="301" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="684"><net_src comp="305" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="689"><net_src comp="319" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="694"><net_src comp="349" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="191" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="707"><net_src comp="463" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="712"><net_src comp="496" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="717"><net_src comp="523" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="725"><net_src comp="537" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="730"><net_src comp="570" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="735"><net_src comp="597" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="740"><net_src comp="182" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="580" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {6 8 }
	Port: lfsr_decrypt | {7 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 }
	Port: dut : expandedKey | {2 4 }
	Port: dut : sbox | {2 4 }
	Port: dut : lfsr_decrypt | {7 }
	Port: dut : expandedKey23 | {2 7 }
	Port: dut : rsbox | {2 7 }
  - Chain level:
	State 1
		store_ln95 : 1
		store_ln95 : 1
		store_ln95 : 1
	State 2
		icmp_ln95 : 1
		i : 1
		br_ln95 : 2
		add_ln96 : 1
		br_ln96 : 1
		xor_ln99 : 1
		icmp_ln102 : 1
		store_ln102 : 1
		br_ln102 : 2
		trunc_ln106 : 1
		zext_ln106 : 1
		add_ln106 : 2
		zext_ln106_1 : 3
		icmp_ln414 : 4
		zext_ln414 : 3
		sub_ln414 : 1
		select_ln414 : 5
		sub_ln414_1 : 6
		p_Result_s : 1
		store_ln104 : 2
		tmp : 1
		br_ln113 : 2
		output_message_V : 1
		output_message_V_2 : 1
	State 3
		tmp_V_3 : 1
		zext_ln414_1 : 1
		zext_ln414_2 : 1
		shl_ln414 : 2
		tmp_3 : 3
		select_ln414_3 : 4
		shl_ln414_1 : 2
		lshr_ln414 : 1
		and_ln414 : 3
		xor_ln414 : 3
		and_ln414_1 : 3
		and_ln414_2 : 5
		p_Result_3 : 5
		store_ln106 : 5
	State 4
	State 5
		icmp_ln126 : 1
		i_3 : 1
		br_ln126 : 2
		icmp_ln129 : 1
		zext_ln215_1 : 1
		p_Result_4 : 2
		add_ln135 : 1
		zext_ln647_1 : 1
		lshr_ln647_1 : 2
		trunc_ln215_1 : 3
		p_Result_6 : 4
		output_word_V : 5
		icmp_ln155 : 1
		i_2 : 1
		br_ln155 : 2
		icmp_ln158 : 1
		zext_ln215 : 1
		p_Result_7 : 2
		add_ln164 : 1
		zext_ln647 : 1
		lshr_ln647 : 2
		trunc_ln215 : 3
		p_Result_8 : 4
		output_word_V_6 : 5
	State 6
	State 7
		xor_ln142 : 1
		store_ln142 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   | grp_decrypt_aes_fu_182 |    1    | 82.6401 |   2293  |   4083  |    0    |
|          | grp_encrypt_aes_fu_191 |    1    | 75.5641 |   2041  |   3839  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    lshr_ln414_fu_416   |    0    |    0    |    0    |    19   |    0    |
|   lshr   |   lshr_ln647_1_fu_506  |    0    |    0    |    0    |   423   |    0    |
|          |    lshr_ln647_fu_580   |    0    |    0    |    0    |   423   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    and_ln414_fu_422    |    0    |    0    |    0    |   128   |    0    |
|    and   |   and_ln414_1_fu_434   |    0    |    0    |    0    |   128   |    0    |
|          |   and_ln414_2_fu_440   |    0    |    0    |    0    |   128   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   select_ln414_fu_311  |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln414_1_fu_364 |    0    |    0    |    0    |    8    |    0    |
|  select  |  select_ln414_2_fu_370 |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln414_3_fu_403 |    0    |    0    |    0    |   128   |    0    |
|          |  output_word_V_fu_523  |    0    |    0    |    0    |    32   |    0    |
|          | output_word_V_6_fu_597 |    0    |    0    |    0    |    32   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |     xor_ln99_fu_255    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln414_fu_428    |    0    |    0    |    0    |   128   |    0    |
|          |    xor_ln142_fu_609    |    0    |    0    |    0    |    2    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|    or    |    p_Result_3_fu_446   |    0    |    0    |    0    |   128   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|    shl   |    shl_ln414_fu_387    |    0    |    0    |    0    |    89   |    0    |
|          |   shl_ln414_1_fu_410   |    0    |    0    |    0    |    19   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |        i_fu_232        |    0    |    0    |    0    |    12   |    0    |
|          |     add_ln96_fu_241    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln106_fu_285    |    0    |    0    |    0    |    15   |    0    |
|    add   |       i_3_fu_463       |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln135_fu_496    |    0    |    0    |    0    |    15   |    0    |
|          |       i_2_fu_537       |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln164_fu_570    |    0    |    0    |    0    |    15   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    icmp_ln95_fu_226    |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln102_fu_261   |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln414_fu_295   |    0    |    0    |    0    |    11   |    0    |
|   icmp   |    icmp_ln126_fu_457   |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln129_fu_469   |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln155_fu_531   |    0    |    0    |    0    |    9    |    0    |
|          |    icmp_ln158_fu_543   |    0    |    0    |    0    |    9    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|    sub   |    sub_ln414_fu_305    |    0    |    0    |    0    |    15   |    0    |
|          |   sub_ln414_1_fu_319   |    0    |    0    |    0    |    15   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   read   |   tmp_V_2_read_fu_102  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   write  |    grp_write_fu_108    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
| bitselect|      tmp_2_fu_247      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_fu_349       |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   trunc_ln106_fu_277   |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln647_fu_325   |    0    |    0    |    0    |    0    |    0    |
|   trunc  |  trunc_ln647_1_fu_357  |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln215_1_fu_511  |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln215_fu_585   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    zext_ln106_fu_281   |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln106_1_fu_291  |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln414_fu_301   |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_V_3_fu_360     |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln414_1_fu_376  |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln414_2_fu_380  |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln414_3_fu_384  |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln215_1_fu_484  |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln647_1_fu_502  |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln215_fu_558   |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln647_fu_576   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|  partset |    p_Result_s_fu_329   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |      tmp_3_fu_393      |    0    |    0    |    0    |    0    |    0    |
|partselect|    p_Result_9_fu_475   |    0    |    0    |    0    |    0    |    0    |
|          |    p_Result_5_fu_549   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    p_Result_4_fu_488   |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|    p_Result_6_fu_515   |    0    |    0    |    0    |    0    |    0    |
|          |    p_Result_7_fu_562   |    0    |    0    |    0    |    0    |    0    |
|          |    p_Result_8_fu_589   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    2    | 158.204 |   4334  |   9946  |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| expandedKey |    1   |    0   |    0   |    0   |
|expandedKey23|    1   |    0   |    0   |    0   |
|    rsbox    |    1   |    0   |    0   |    -   |
|     sbox    |    1   |    0   |    0   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |    4   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln135_reg_709    |    8   |
|     add_ln164_reg_727    |    8   |
|     add_ln96_reg_655     |    8   |
|       i1_0_reg_138       |    3   |
|       i2_0_reg_160       |    3   |
|        i_0_reg_115       |    3   |
|        i_2_reg_722       |    3   |
|        i_3_reg_704       |    3   |
|         i_reg_646        |    3   |
|    icmp_ln102_reg_665    |    1   |
|    icmp_ln414_reg_669    |    1   |
|output_message_V_2_reg_737|   128  |
| output_message_V_reg_695 |   128  |
|  output_word_V_6_reg_732 |   32   |
|   output_word_V_reg_714  |   32   |
|     p_Val2_1_reg_635     |   128  |
|     p_Val2_s_reg_628     |   32   |
|     phi_mul3_reg_149     |    8   |
|     phi_mul5_reg_171     |    8   |
|      phi_mul_reg_126     |    8   |
|  reading_0_load_reg_651  |    1   |
|     reading_0_reg_621    |    1   |
|          reg_205         |   128  |
|    sub_ln414_1_reg_686   |    8   |
|     sub_ln414_reg_681    |    8   |
|      tmp_V_2_reg_660     |   32   |
|        tmp_reg_691       |    1   |
|    zext_ln414_reg_676    |    8   |
+--------------------------+--------+
|           Total          |   735  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_108    |  p2  |   2  |  32  |   64   ||    9    |
|     phi_mul_reg_126    |  p0  |   2  |   8  |   16   ||    9    |
| grp_decrypt_aes_fu_182 |  p1  |   2  |  128 |   256  ||    9    |
| grp_encrypt_aes_fu_191 |  p1  |   2  |  128 |   256  ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   592  ||  7.076  ||    36   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   158  |  4334  |  9946  |    0   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |   735  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   165  |  5069  |  9982  |    0   |
+-----------+--------+--------+--------+--------+--------+
