<root><simulation><result_generated_time />2021-05-21 09:45:57<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />12845056<total_data_size_element />{'W': 4096, 'I': 200704, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 64.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K']}, {'Row': ['C']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />exhaustive search<valid_temporal_mapping_found />59216</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['local_w', 'on_chip_w']<I />['local_i', 'middle_i', 'buffer_i']<O />['buffer_o', 'buffer_i']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [8, 1600000000], 'I': [8, 2000, 9600000000], 'O': [6144000000, 9600000000]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[8, 8], [256, 256]], 'I': [[8, 8], [128, 128], [128, 128]], 'O': [[256, 256], [128, 128]]}<mem_access_energy_per_word />{'W': [[4.3208e-05, 7.433e-05], [1.32629, 1.34009]], 'I': [[4.3208e-05, 7.433e-05], [0.00036407, 0.000496581], [1.85081, 1.83437]], 'O': [[2.55831, 2.51644], [1.85081, 1.83437]]}<mem_type />{'W': ['dp_db', 'dp_db'], 'I': ['dp_db', 'dp_db', 'dp_db'], 'O': ['dp_db', 'dp_db']}<mem_share />{1: [('I', 'buffer_i'), ('O', 'buffer_i')]}<mem_area_single_module />{'W': [0.0001189, 612.422], 'I': [0.0001189, 0.00193054, 3517.12], 'O': [2235.52, 3517.12]}<mem_unroll />{'W': [64, 1], 'I': [8, 1, 1], 'O': [1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 8)], [('C', 8)]], []]<I />[[[('K', 8)]], [[('C', 8)]], [], []]<O />[[[('K', 8)], [('C', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 28)], [('K', 8), ('OX', 56), ('OY', 2), ('C', 8)]]<I />[[], [('OY', 28), ('K', 8)], [('OX', 56), ('OY', 2), ('C', 8)]]<O />[[('OY', 28), ('K', 8), ('OX', 56), ('OY', 2), ('C', 8)], []]</temporal_mapping><data_reuse />{'W': [1.0, 28, 112], 'I': [8.0, 1.0, 8.0, 1.0], 'O': [8.0, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 32768], 'I': [8, 1792, 1605632], 'O': [1605632, 1605632], 'O_partial': [1605632, 0], 'O_final': [0, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.0], 'I': [1.0, 0.9, 0.0], 'O': [0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.0], 'I': [1.0, 0.9, 0.0], 'O': [0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 4096.0], 'I': [8, 1792, 200704.0], 'O': [1605632, 1605632], 'O_partial': [1605632, 0], 'O_final': [0, 1605632]}<total_unit_count />{'W': [64, 64, 1], 'I': [64, 8, 1, 1], 'O': [64, 1, 1]}<unique_unit_count />{'W': [64, 64, 1], 'I': [8, 8, 1, 1], 'O': [8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0]}<mem_access_count_elem><W />[[458752, 458752], [458752, 0]]<I />[[1605632, 1605632], [1605632, 200704], [200704, 0]]<O />[[(1404928, 1605632), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1404928, 1605632), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem></basic_info><energy><total_energy />205841052.7<mem_energy_breakdown><W />[53.9, 19013.7]<I />[188.7, 42.8, 23216.6]<O />[254630.7, 23010.3]</mem_energy_breakdown><mac_energy />active: 205520896, idle: 0.0</energy><performance><mac_array_utilization><utilization_with_data_loading />0.9412<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9412<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />213248<latency_cycle_without_data_loading />200704<ideal_computing_cycle />200704<data_loading><load_cycle_total />12544<load_cycle_individual />{'W': [2, 128], 'I': [1, 14, 12544]}<load_cycle_combined />{'W': 128, 'I': 12544}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[0.0], [-193536.0, -186368.0]], 'I': [[0.0], [0.0, -100352.0], [-188160.0, -188160.0]], 'O': [[-150528.0], [-194432.0, -188160.0]]}<mem_stall_cycle_shared />{'W': [[0.0], [-193536.0, -186368.0]], 'I': [[0.0], [0.0, -100352.0], [-188160.0, -188160.0]], 'O': [[-150528.0], [-194432.0, -188160.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [18.3, 0]], 'I': [[8.0, 8.0], [64.0, 8.0], [8.0, 0]], 'O': [[64.0, 64.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [18.3, 0]], 'I': [[8.0, 8.0], [64.0, 8.0], [16.0, 8.0]], 'O': [[64.0, 64.0], [16.0, 8.0]]}<mem_bw_requirement_meet />{'W': [[True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True]]}</mem_stalling></latency></performance><area><total_area />6365.1<active_area />6365.1<dark_silicon_percentage />0.0 %</area></results><elapsed_time_second />194</simulation></root>