library verilog;
use verilog.vl_types.all;
entity Branch is
    port(
        clk             : in     vl_logic;
        SrcA            : in     vl_logic_vector(31 downto 0);
        SrcB            : in     vl_logic_vector(31 downto 0);
        OP              : in     vl_logic_vector(5 downto 0);
        Branch_funct    : in     vl_logic_vector(4 downto 0);
        BranchSucceed   : out    vl_logic
    );
end Branch;
