Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Feb 13 10:49:03 2020
| Host         : ntuphy520 running 64-bit unknown
| Command      : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
| Design       : top_wrapper
| Device       : xcvu095ffva2104-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 1177 |     0 |    537600 |  0.22 |
|   LUT as Logic             | 1062 |     0 |    537600 |  0.20 |
|   LUT as Memory            |  115 |     0 |     76800 |  0.15 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   83 |     0 |           |       |
| CLB Registers              | 1929 |     0 |   1075200 |  0.18 |
|   Register as Flip Flop    | 1929 |     0 |   1075200 |  0.18 |
|   Register as Latch        |    0 |     0 |   1075200 |  0.00 |
| CARRY8                     |   22 |     0 |     67200 |  0.03 |
| F7 Muxes                   |    3 |     0 |    268800 | <0.01 |
| F8 Muxes                   |    0 |     0 |    134400 |  0.00 |
| F9 Muxes                   |    0 |     0 |     67200 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 209   |          Yes |           - |        Reset |
| 19    |          Yes |         Set |            - |
| 1661  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  308 |     0 |     67200 |  0.46 |
|   CLBL                                     |  241 |     0 |           |       |
|   CLBM                                     |   67 |     0 |           |       |
| LUT as Logic                               | 1062 |     0 |    537600 |  0.20 |
|   using O5 output only                     |   50 |       |           |       |
|   using O6 output only                     |  815 |       |           |       |
|   using O5 and O6                          |  197 |       |           |       |
| LUT as Memory                              |  115 |     0 |     76800 |  0.15 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |   83 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   39 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 1929 |     0 |   1075200 |  0.18 |
|   Register driven from within the CLB      |  840 |       |           |       |
|   Register driven from outside the CLB     | 1089 |       |           |       |
|     LUT in front of the register is unused |  796 |       |           |       |
|     LUT in front of the register is used   |  293 |       |           |       |
| Unique Control Sets                        |  121 |       |    134400 |  0.09 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  0.5 |     0 |      1728 |  0.03 |
|   RAMB36/FIFO*    |    0 |     0 |      1728 |  0.00 |
|   RAMB18          |    1 |     0 |      3456 |  0.03 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       768 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   10 |    10 |       832 |  1.20 |
| HPIOB            |   10 |    10 |       780 |  1.28 |
|   INPUT          |    5 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       360 |  0.28 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       128 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       832 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       128 |  0.00 |
| RIU_OR           |    0 |     0 |        64 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       960 |  0.21 |
|   BUFGCE             |    2 |     0 |       384 |  0.52 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |    0 |     0 |       384 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        16 |  6.25 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE3_COMMON    |    0 |     0 |         6 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1661 |            Register |
| LUT6       |  463 |                 CLB |
| LUT4       |  218 |                 CLB |
| LUT5       |  214 |                 CLB |
| FDCE       |  209 |            Register |
| LUT3       |  192 |                 CLB |
| LUT2       |  139 |                 CLB |
| SRLC32E    |   69 |                 CLB |
| SRL16E     |   56 |                 CLB |
| RAMD32     |   56 |                 CLB |
| FDPE       |   40 |            Register |
| LUT1       |   33 |                 CLB |
| CARRY8     |   22 |                 CLB |
| FDSE       |   19 |            Register |
| RAMS32     |    8 |                 CLB |
| OBUF       |    5 |                 I/O |
| IBUFCTRL   |    4 |              Others |
| MUXF7      |    3 |                 CLB |
| INBUF      |    3 |                 I/O |
| SRLC16E    |    2 |                 CLB |
| BUFGCE     |    2 |               Clock |
| RAMB18E2   |    1 |           Block Ram |
| MMCME3_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| top_ila_0_0     |    1 |
| top_cnt_0_0     |    1 |
| top_clk_wiz_0_0 |    1 |
| dbg_hub         |    1 |
+-----------------+------+


