

================================================================
== Vitis HLS Report for 'rdc_mont_1_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:36:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1470|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|    1311|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1375|   1733|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                             Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503p1_1_U  |rdc_mont_14183_Pipeline_VITIS_LOOP_185_3_p503p1_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                               |        0|  64|   8|    0|     8|   64|     1|          512|
    +------------+---------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln123_fu_374_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_17_fu_422_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln130_fu_410_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln206_fu_250_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln210_fu_472_p2     |         +|   0|  0|  71|          64|          64|
    |t_16_fu_658_p2          |         +|   0|  0|  71|          64|          64|
    |tempReg_11_fu_542_p2    |         +|   0|  0|  71|          64|          64|
    |temp_11_fu_431_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_384_p2          |         +|   0|  0|  41|          34|          34|
    |u_43_fu_562_p2          |         +|   0|  0|  71|          64|          64|
    |v_47_fu_500_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln208_fu_239_p2     |         -|   0|  0|  11|           3|           3|
    |and_ln105_fu_636_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln206_fu_218_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln207_fu_233_p2    |      icmp|   0|  0|  39|          32|          32|
    |carry_23_fu_649_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_13_fu_577_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_518_p2      |        or|   0|  0|  64|          64|          64|
    |t_5_fu_664_p3           |    select|   0|  0|  64|           1|          64|
    |u_5_fu_597_p3           |    select|   0|  0|  64|           1|          64|
    |v_5_fu_547_p3           |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_71_fu_512_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_72_fu_524_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_73_fu_619_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_74_fu_567_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_75_fu_572_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_76_fu_583_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_506_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln210_fu_478_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1470|        1175|        1364|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_5_fu_94                |   9|          2|    4|          8|
    |t_fu_82                  |   9|          2|   64|        128|
    |u_42_fu_86               |   9|          2|   64|        128|
    |v_fu_90                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  202|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln130_reg_835                    |  33|   0|   33|          0|
    |ah_reg_750                           |  32|   0|   32|          0|
    |al_reg_740                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg     |   1|   0|    1|          0|
    |bh_reg_755                           |  32|   0|   32|          0|
    |bl_reg_745                           |  32|   0|   32|          0|
    |icmp_ln206_reg_719                   |   1|   0|    1|          0|
    |icmp_ln207_reg_723                   |   1|   0|    1|          0|
    |j_5_fu_94                            |   4|   0|    4|          0|
    |t_fu_82                              |  64|   0|   64|          0|
    |tempReg_11_reg_856                   |  64|   0|   64|          0|
    |tempReg_11_reg_856_pp0_iter8_reg     |  64|   0|   64|          0|
    |tmp_40_reg_824                       |   2|   0|    2|          0|
    |tmp_41_reg_809                       |  32|   0|   32|          0|
    |tmp_42_reg_819                       |  32|   0|   32|          0|
    |tmp_43_reg_845                       |   2|   0|    2|          0|
    |tmp_48_reg_865                       |   1|   0|    1|          0|
    |tmp_s_reg_804                        |  32|   0|   32|          0|
    |trunc_ln105_reg_840                  |  32|   0|   32|          0|
    |trunc_ln106_34_reg_789               |  32|   0|   32|          0|
    |trunc_ln106_35_reg_794               |  32|   0|   32|          0|
    |trunc_ln106_36_reg_799               |  32|   0|   32|          0|
    |trunc_ln106_reg_784                  |  32|   0|   32|          0|
    |trunc_ln106_s_reg_814                |  32|   0|   32|          0|
    |trunc_ln106_s_reg_814_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln125_reg_829                  |  32|   0|   32|          0|
    |u_42_fu_86                           |  64|   0|   64|          0|
    |v_fu_90                              |  64|   0|   64|          0|
    |xor_ln210_reg_850                    |  64|   0|   64|          0|
    |icmp_ln206_reg_719                   |  64|  32|    1|          0|
    |icmp_ln207_reg_723                   |  64|  32|    1|          0|
    |tmp_42_reg_819                       |  64|  32|   32|          0|
    |trunc_ln106_reg_784                  |  64|  32|   32|          0|
    |trunc_ln125_reg_829                  |  64|  32|   32|          0|
    |xor_ln210_reg_850                    |  64|  32|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1311| 192| 1089|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_832_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_832_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_832_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_832_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_836_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_836_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_836_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_836_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_840_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_840_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_840_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_840_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_844_p_din0   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_844_p_din1   |  out|   32|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_844_p_dout0  |   in|   64|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|grp_fu_844_p_ce     |  out|    1|  ap_ctrl_hs|  rdc_mont.1_Pipeline_VITIS_LOOP_206_5|  return value|
|indvars_iv          |   in|    3|     ap_none|                            indvars_iv|        scalar|
|v_46                |   in|   64|     ap_none|                                  v_46|        scalar|
|u                   |   in|   64|     ap_none|                                     u|        scalar|
|sub66               |   in|   32|     ap_none|                                 sub66|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                   PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                   PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                   PKB|         array|
|empty               |   in|    3|     ap_none|                                 empty|        scalar|
|v_99_out            |  out|   64|      ap_vld|                              v_99_out|       pointer|
|v_99_out_ap_vld     |  out|    1|      ap_vld|                              v_99_out|       pointer|
|u_46_out            |  out|   64|      ap_vld|                              u_46_out|       pointer|
|u_46_out_ap_vld     |  out|    1|      ap_vld|                              u_46_out|       pointer|
|t_25_out            |  out|   64|      ap_vld|                              t_25_out|       pointer|
|t_25_out_ap_vld     |  out|    1|      ap_vld|                              t_25_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.56>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_42 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 17 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 19 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u"   --->   Operation 20 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_46_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_46"   --->   Operation 21 'read' 'v_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 22 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j_5" [src/generic/fp_generic.c:177]   --->   Operation 24 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_46_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_read, i64 %u_42" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_5" [src/generic/fp_generic.c:206]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 30 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 31 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 32 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 33 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 34 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln206" [src/generic/fp_generic.c:208]   --->   Operation 35 'getelementptr' 'PKB_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:208]   --->   Operation 36 'load' 'PKB_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_1 : Operation 37 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 37 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 38 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208" [src/generic/fp_generic.c:208]   --->   Operation 39 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 40 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 41 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j_5" [src/generic/fp_generic.c:177]   --->   Operation 42 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:208]   --->   Operation 43 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:208]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 45 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_24 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 51 'zext' 'zext_ln105_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_24, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_24, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_24, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_34 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 60 'trunc' 'trunc_ln106_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_24, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_35 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 62 'trunc' 'trunc_ln106_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_36 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 64 'trunc' 'trunc_ln106_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 66 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 67 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 68 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_35" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_16 = zext i32 %trunc_ln106_34" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 71 'zext' 'zext_ln123_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_16" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_17 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 73 'zext' 'zext_ln123_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_17, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 75 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_17 = zext i32 %tmp_41" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 77 'zext' 'zext_ln106_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_36" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 78 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_17" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 79 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln106_16 = zext i2 %tmp_40" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 80 'zext' 'zext_ln106_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln130_16 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 81 'zext' 'zext_ln130_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130_17 = add i32 %trunc_ln106_s, i32 %zext_ln106_16" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 82 'add' 'add_ln130_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_17 = zext i32 %add_ln130_17" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 83 'zext' 'zext_ln130_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.59ns)   --->   "%temp_11 = add i34 %zext_ln130_17, i34 %zext_ln130_16" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 84 'add' 'temp_11' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_11" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 85 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_11, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 86 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_42, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 87 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%and_ln210_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_43, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 88 'bitconcatenate' 'and_ln210_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_9" [src/generic/fp_generic.c:210]   --->   Operation 89 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln210_5 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 90 'zext' 'zext_ln210_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln" [src/generic/fp_generic.c:210]   --->   Operation 91 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_5" [src/generic/fp_generic.c:210]   --->   Operation 92 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%v_load_8 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 93 'load' 'v_load_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln125_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 94 'bitconcatenate' 'shl_ln125_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 95 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%v_47 = add i64 %tempReg, i64 %v_load_8" [src/generic/fp_generic.c:209]   --->   Operation 96 'add' 'v_47' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg_11)   --->   "%xor_ln105 = xor i64 %shl_ln125_5, i64 %v_47" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 97 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg_11)   --->   "%xor_ln105_71 = xor i64 %v_load_8, i64 %shl_ln125_5" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 98 'xor' 'xor_ln105_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_11)   --->   "%or_ln105 = or i64 %xor_ln105_71, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 99 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_11)   --->   "%xor_ln105_72 = xor i64 %or_ln105, i64 %v_47" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 100 'xor' 'xor_ln105_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_11)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_72, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 101 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_11)   --->   "%zext_ln105_25 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 102 'zext' 'zext_ln105_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_11 = add i64 %xor_ln210, i64 %zext_ln105_25" [src/generic/fp_generic.c:210]   --->   Operation 103 'add' 'tempReg_11' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.48ns)   --->   "%v_5 = select i1 %icmp_ln207, i64 %v_47, i64 %v_load_8" [src/generic/fp_generic.c:207]   --->   Operation 104 'select' 'v_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_5, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 105 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%u_42_load_1 = load i64 %u_42" [src/generic/fp_generic.c:210]   --->   Operation 106 'load' 'u_42_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.52ns)   --->   "%u_43 = add i64 %tempReg_11, i64 %u_42_load_1" [src/generic/fp_generic.c:210]   --->   Operation 107 'add' 'u_43' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%xor_ln105_74 = xor i64 %tempReg_11, i64 %u_43" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 108 'xor' 'xor_ln105_74' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%xor_ln105_75 = xor i64 %u_42_load_1, i64 %tempReg_11" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 109 'xor' 'xor_ln105_75' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%or_ln105_13 = or i64 %xor_ln105_75, i64 %xor_ln105_74" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 110 'or' 'or_ln105_13' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%xor_ln105_76 = xor i64 %or_ln105_13, i64 %u_43" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 111 'xor' 'xor_ln105_76' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_76, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 112 'bitselect' 'tmp_48' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 113 [1/1] (1.48ns)   --->   "%u_5 = select i1 %icmp_ln207, i64 %u_43, i64 %u_42_load_1" [src/generic/fp_generic.c:207]   --->   Operation 113 'select' 'u_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_5, i64 %u_42" [src/generic/fp_generic.c:178]   --->   Operation 114 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%t_load = load i64 %t"   --->   Operation 131 'load' 't_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%u_42_load = load i64 %u_42"   --->   Operation 132 'load' 'u_42_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 133 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_99_out, i64 %v_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_46_out, i64 %u_42_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_25_out, i64 %t_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_load_8 = load i64 %t" [src/generic/fp_generic.c:211]   --->   Operation 115 'load' 't_load_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 116 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 118 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_11, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 119 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%xor_ln105_73 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 120 'xor' 'xor_ln105_73' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%trunc_ln105_15 = trunc i64 %tempReg_11" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 121 'trunc' 'trunc_ln105_15' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_73, i63 %trunc_ln105_15" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 122 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 123 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 124 'bitselect' 'tmp_47' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%carry_23 = or i1 %tmp_48, i1 %tmp_47" [src/generic/fp_generic.c:210]   --->   Operation 125 'or' 'carry_23' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_16)   --->   "%zext_ln211 = zext i1 %carry_23" [src/generic/fp_generic.c:211]   --->   Operation 126 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_16 = add i64 %t_load_8, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 127 'add' 't_16' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.48ns)   --->   "%t_5 = select i1 %icmp_ln207, i64 %t_16, i64 %t_load_8" [src/generic/fp_generic.c:207]   --->   Operation 128 'select' 't_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_5, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 129 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 130 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_99_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_46_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_25_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                          (alloca                ) [ 01111111111]
u_42                       (alloca                ) [ 01111111110]
v                          (alloca                ) [ 01111111110]
j_5                        (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
tmp                        (read                  ) [ 00000000000]
sub66_read                 (read                  ) [ 00000000000]
u_read                     (read                  ) [ 00000000000]
v_46_read                  (read                  ) [ 00000000000]
indvars_iv_read            (read                  ) [ 00000000000]
indvars_iv_cast            (zext                  ) [ 00000000000]
store_ln177                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j                          (load                  ) [ 00000000000]
icmp_ln206                 (icmp                  ) [ 01111111110]
br_ln206                   (br                    ) [ 00000000000]
zext_ln206                 (zext                  ) [ 00000000000]
trunc_ln206                (trunc                 ) [ 00000000000]
icmp_ln207                 (icmp                  ) [ 01111111111]
PKB_addr                   (getelementptr         ) [ 01100000000]
sub_ln208                  (sub                   ) [ 00000000000]
zext_ln208                 (zext                  ) [ 00000000000]
p503p1_1_addr              (getelementptr         ) [ 01100000000]
add_ln206                  (add                   ) [ 00000000000]
store_ln177                (store                 ) [ 00000000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01010000000]
p503p1_1_load              (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01010000000]
ah                         (partselect            ) [ 01010000000]
bh                         (partselect            ) [ 01010000000]
zext_ln105                 (zext                  ) [ 01001000000]
zext_ln110                 (zext                  ) [ 01001000000]
zext_ln105_24              (zext                  ) [ 01001000000]
zext_ln112                 (zext                  ) [ 01001000000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000111100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_34             (trunc                 ) [ 01000100000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_35             (trunc                 ) [ 01000100000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_36             (trunc                 ) [ 01000100000]
tmp_s                      (partselect            ) [ 01000100000]
tmp_41                     (partselect            ) [ 01000100000]
trunc_ln106_s              (partselect            ) [ 01000110000]
tmp_42                     (partselect            ) [ 01000111000]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_16              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_17              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_40                     (partselect            ) [ 01000010000]
trunc_ln125                (trunc                 ) [ 01000011100]
zext_ln106_17              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 01000010000]
zext_ln106_16              (zext                  ) [ 00000000000]
zext_ln130_16              (zext                  ) [ 00000000000]
add_ln130_17               (add                   ) [ 00000000000]
zext_ln130_17              (zext                  ) [ 00000000000]
temp_11                    (add                   ) [ 00000000000]
trunc_ln105                (trunc                 ) [ 01000001000]
tmp_43                     (partselect            ) [ 01000001000]
and_ln                     (bitconcatenate        ) [ 00000000000]
and_ln210_9                (bitconcatenate        ) [ 00000000000]
zext_ln210                 (zext                  ) [ 00000000000]
zext_ln210_5               (zext                  ) [ 00000000000]
add_ln210                  (add                   ) [ 00000000000]
xor_ln210                  (xor                   ) [ 01000000111]
v_load_8                   (load                  ) [ 00000000000]
shl_ln125_5                (bitconcatenate        ) [ 00000000000]
tempReg                    (bitconcatenate        ) [ 00000000000]
v_47                       (add                   ) [ 00000000000]
xor_ln105                  (xor                   ) [ 00000000000]
xor_ln105_71               (xor                   ) [ 00000000000]
or_ln105                   (or                    ) [ 00000000000]
xor_ln105_72               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_25              (zext                  ) [ 00000000000]
tempReg_11                 (add                   ) [ 01000000011]
v_5                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
u_42_load_1                (load                  ) [ 00000000000]
u_43                       (add                   ) [ 00000000000]
xor_ln105_74               (xor                   ) [ 00000000000]
xor_ln105_75               (xor                   ) [ 00000000000]
or_ln105_13                (or                    ) [ 00000000000]
xor_ln105_76               (xor                   ) [ 00000000000]
tmp_48                     (bitselect             ) [ 01000000001]
u_5                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
t_load_8                   (load                  ) [ 00000000000]
specpipeline_ln178         (specpipeline          ) [ 00000000000]
speclooptripcount_ln178    (speclooptripcount     ) [ 00000000000]
specloopname_ln206         (specloopname          ) [ 00000000000]
bit_sel4                   (bitselect             ) [ 00000000000]
xor_ln105_73               (xor                   ) [ 00000000000]
trunc_ln105_15             (trunc                 ) [ 00000000000]
xor_ln105_s                (bitconcatenate        ) [ 00000000000]
and_ln105                  (and                   ) [ 00000000000]
tmp_47                     (bitselect             ) [ 00000000000]
carry_23                   (or                    ) [ 00000000000]
zext_ln211                 (zext                  ) [ 00000000000]
t_16                       (add                   ) [ 00000000000]
t_5                        (select                ) [ 00000000000]
store_ln178                (store                 ) [ 00000000000]
br_ln206                   (br                    ) [ 00000000000]
t_load                     (load                  ) [ 00000000000]
u_42_load                  (load                  ) [ 00000000000]
v_load                     (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_46">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_46"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="PKB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_99_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_99_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_46_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_46_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_25_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_25_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p503p1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="t_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="u_42_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_42/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="j_5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sub66_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="u_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v_46_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_46_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="64" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="PKB_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p503p1_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvars_iv_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln177_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln178_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln178_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln178_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln206_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln206_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln206_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln207_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln208_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln208_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln206_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln177_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="al_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bl_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ah_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="bh_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln105_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln110_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln105_24_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_24/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln112_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln106_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln106_34_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_34/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln106_35_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_35/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln106_36_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_36/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="64" slack="0"/>
<pin id="328" dir="0" index="2" bw="7" slack="0"/>
<pin id="329" dir="0" index="3" bw="7" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_41_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="0" index="3" bw="7" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln106_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_42_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="7" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln106_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln123_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln123_16_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_16/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln123_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln123_17_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="33" slack="0"/>
<pin id="382" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_17/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="temp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="33" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_40_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="34" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln125_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="34" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln106_17_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_17/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln130_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln130_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln106_16_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_16/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln130_16_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="33" slack="1"/>
<pin id="421" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_16/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln130_17_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_17/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln130_17_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_17/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="temp_11_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="33" slack="0"/>
<pin id="434" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_11/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="trunc_ln105_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="34" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_43_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="34" slack="0"/>
<pin id="444" dir="0" index="2" bw="7" slack="0"/>
<pin id="445" dir="0" index="3" bw="7" slack="0"/>
<pin id="446" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="3"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="and_ln210_9_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="34" slack="0"/>
<pin id="460" dir="0" index="1" bw="2" slack="1"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_9/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln210_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="34" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln210_5_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_5/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln210_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="34" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln210_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="v_load_8_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="7"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_8/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln125_5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="3"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_5/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tempReg_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="3"/>
<pin id="497" dir="0" index="2" bw="32" slack="4"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="v_47_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_47/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln105_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln105_71_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_71/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="or_ln105_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_72_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_72/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="carry_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="0" index="2" bw="7" slack="0"/>
<pin id="534" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln105_25_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_25/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tempReg_11_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_11/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="v_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="7"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="64" slack="0"/>
<pin id="551" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln178_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="7"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="u_42_load_1_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="8"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_42_load_1/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="u_43_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_43/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln105_74_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="1"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_74/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln105_75_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="1"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_75/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln105_13_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln105_76_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_76/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_48_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="u_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="8"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="0" index="2" bw="64" slack="0"/>
<pin id="601" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_5/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln178_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="8"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="t_load_8_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="9"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_8/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="bit_sel4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="2"/>
<pin id="615" dir="0" index="2" bw="7" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="xor_ln105_73_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_73/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln105_15_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="2"/>
<pin id="627" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_15/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln105_s_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="63" slack="0"/>
<pin id="632" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="and_ln105_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="3"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_47_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="carry_23_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_23/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln211_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="t_16_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_16/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="t_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="9"/>
<pin id="666" dir="0" index="1" bw="64" slack="0"/>
<pin id="667" dir="0" index="2" bw="64" slack="0"/>
<pin id="668" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln178_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="0" index="1" bw="64" slack="9"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="t_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="8"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="u_42_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="8"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_42_load/9 "/>
</bind>
</comp>

<comp id="684" class="1004" name="v_load_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="8"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="688" class="1005" name="t_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="696" class="1005" name="u_42_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_42 "/>
</bind>
</comp>

<comp id="704" class="1005" name="v_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="712" class="1005" name="j_5_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln206_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="8"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="723" class="1005" name="icmp_ln207_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="7"/>
<pin id="725" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="730" class="1005" name="PKB_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="1"/>
<pin id="732" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="p503p1_1_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="1"/>
<pin id="737" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="al_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="745" class="1005" name="bl_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="750" class="1005" name="ah_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="755" class="1005" name="bh_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="760" class="1005" name="zext_ln105_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="766" class="1005" name="zext_ln110_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="772" class="1005" name="zext_ln105_24_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="64" slack="1"/>
<pin id="774" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_24 "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln112_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln106_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="4"/>
<pin id="786" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="789" class="1005" name="trunc_ln106_34_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_34 "/>
</bind>
</comp>

<comp id="794" class="1005" name="trunc_ln106_35_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_35 "/>
</bind>
</comp>

<comp id="799" class="1005" name="trunc_ln106_36_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_36 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_s_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_41_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="814" class="1005" name="trunc_ln106_s_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="2"/>
<pin id="816" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_42_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="3"/>
<pin id="821" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_40_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="2" slack="1"/>
<pin id="826" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln125_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="3"/>
<pin id="831" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="835" class="1005" name="add_ln130_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="33" slack="1"/>
<pin id="837" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="840" class="1005" name="trunc_ln105_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_43_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="2" slack="1"/>
<pin id="847" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="850" class="1005" name="xor_ln210_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="1"/>
<pin id="852" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tempReg_11_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="64" slack="1"/>
<pin id="858" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_11 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_48_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="80" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="80" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="194"><net_src comp="122" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="116" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="110" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="232"><net_src comp="215" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="104" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="98" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="229" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="254"><net_src comp="215" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="156" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="169" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="156" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="169" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="42" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="312"><net_src comp="175" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="179" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="183" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="187" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="175" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="183" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="42" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="179" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="187" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="365" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="403"><net_src comp="384" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="419" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="431" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="40" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="34" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="458" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="476"><net_src comp="465" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="451" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="469" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="492"><net_src comp="48" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="484" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="487" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="484" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="487" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="506" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="500" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="42" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="500" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="484" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="562" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="559" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="567" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="562" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="52" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="583" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="42" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="602"><net_src comp="562" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="559" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="617"><net_src comp="72" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="76" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="633"><net_src comp="78" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="619" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="628" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="52" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="641" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="609" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="670"><net_src comp="609" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="691"><net_src comp="82" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="699"><net_src comp="86" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="707"><net_src comp="90" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="710"><net_src comp="704" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="711"><net_src comp="704" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="715"><net_src comp="94" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="722"><net_src comp="218" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="233" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="733"><net_src comp="149" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="738"><net_src comp="162" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="743"><net_src comp="261" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="748"><net_src comp="265" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="753"><net_src comp="269" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="758"><net_src comp="279" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="763"><net_src comp="289" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="769"><net_src comp="294" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="775"><net_src comp="299" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="781"><net_src comp="304" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="787"><net_src comp="309" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="792"><net_src comp="313" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="797"><net_src comp="317" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="802"><net_src comp="321" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="807"><net_src comp="325" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="812"><net_src comp="335" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="817"><net_src comp="345" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="822"><net_src comp="355" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="827"><net_src comp="390" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="832"><net_src comp="400" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="838"><net_src comp="410" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="843"><net_src comp="437" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="848"><net_src comp="441" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="853"><net_src comp="478" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="859"><net_src comp="542" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="864"><net_src comp="856" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="868"><net_src comp="589" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="649" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: v_99_out | {9 }
	Port: u_46_out | {9 }
	Port: t_25_out | {9 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : v_46 | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : u | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : PKB | {1 2 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont.1_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		trunc_ln206 : 2
		icmp_ln207 : 3
		PKB_addr : 3
		PKB_load : 4
		sub_ln208 : 3
		zext_ln208 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_34 : 1
		trunc_ln106_35 : 1
		trunc_ln106_36 : 1
		tmp_s : 1
		tmp_41 : 1
		trunc_ln106_s : 1
		tmp_42 : 1
	State 5
		add_ln123 : 1
		zext_ln123_17 : 2
		temp : 3
		tmp_40 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_17 : 1
		zext_ln130_17 : 2
		temp_11 : 3
		trunc_ln105 : 4
		tmp_43 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_47 : 1
		xor_ln105 : 2
		xor_ln105_71 : 1
		or_ln105 : 2
		xor_ln105_72 : 2
		carry : 2
		zext_ln105_25 : 3
		tempReg_11 : 4
		v_5 : 2
		store_ln178 : 3
	State 9
		u_43 : 1
		xor_ln105_74 : 2
		xor_ln105_75 : 1
		or_ln105_13 : 2
		xor_ln105_76 : 2
		tmp_48 : 2
		u_5 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_73 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_47 : 2
		carry_23 : 3
		zext_ln211 : 3
		t_16 : 4
		t_5 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_175         |    4    |   165   |    50   |
|    mul   |          grp_fu_179         |    4    |   165   |    50   |
|          |          grp_fu_183         |    4    |   165   |    50   |
|          |          grp_fu_187         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln206_fu_250      |    0    |    0    |    13   |
|          |       add_ln123_fu_374      |    0    |    0    |    39   |
|          |         temp_fu_384         |    0    |    0    |    40   |
|          |       add_ln130_fu_410      |    0    |    0    |    39   |
|          |     add_ln130_17_fu_422     |    0    |    0    |    39   |
|    add   |        temp_11_fu_431       |    0    |    0    |    40   |
|          |       add_ln210_fu_472      |    0    |    0    |    71   |
|          |         v_47_fu_500         |    0    |    0    |    71   |
|          |      tempReg_11_fu_542      |    0    |    0    |    71   |
|          |         u_43_fu_562         |    0    |    0    |    71   |
|          |         t_16_fu_658         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln210_fu_478      |    0    |    0    |    64   |
|          |       xor_ln105_fu_506      |    0    |    0    |    64   |
|          |     xor_ln105_71_fu_512     |    0    |    0    |    64   |
|    xor   |     xor_ln105_72_fu_524     |    0    |    0    |    64   |
|          |     xor_ln105_74_fu_567     |    0    |    0    |    64   |
|          |     xor_ln105_75_fu_572     |    0    |    0    |    64   |
|          |     xor_ln105_76_fu_583     |    0    |    0    |    64   |
|          |     xor_ln105_73_fu_619     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_5_fu_547         |    0    |    0    |    64   |
|  select  |          u_5_fu_597         |    0    |    0    |    64   |
|          |          t_5_fu_664         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_518       |    0    |    0    |    64   |
|    or    |      or_ln105_13_fu_577     |    0    |    0    |    64   |
|          |       carry_23_fu_649       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_636      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln206_fu_218      |    0    |    0    |    13   |
|          |      icmp_ln207_fu_233      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln208_fu_239      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_read_fu_98       |    0    |    0    |    0    |
|          |    sub66_read_read_fu_104   |    0    |    0    |    0    |
|   read   |      u_read_read_fu_110     |    0    |    0    |    0    |
|          |    v_46_read_read_fu_116    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_122 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_128   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_135   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_142   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_cast_fu_191   |    0    |    0    |    0    |
|          |      zext_ln206_fu_224      |    0    |    0    |    0    |
|          |      zext_ln208_fu_245      |    0    |    0    |    0    |
|          |      zext_ln105_fu_289      |    0    |    0    |    0    |
|          |      zext_ln110_fu_294      |    0    |    0    |    0    |
|          |     zext_ln105_24_fu_299    |    0    |    0    |    0    |
|          |      zext_ln112_fu_304      |    0    |    0    |    0    |
|          |      zext_ln106_fu_365      |    0    |    0    |    0    |
|          |      zext_ln123_fu_368      |    0    |    0    |    0    |
|   zext   |     zext_ln123_16_fu_371    |    0    |    0    |    0    |
|          |     zext_ln123_17_fu_380    |    0    |    0    |    0    |
|          |     zext_ln106_17_fu_404    |    0    |    0    |    0    |
|          |      zext_ln130_fu_407      |    0    |    0    |    0    |
|          |     zext_ln106_16_fu_416    |    0    |    0    |    0    |
|          |     zext_ln130_16_fu_419    |    0    |    0    |    0    |
|          |     zext_ln130_17_fu_427    |    0    |    0    |    0    |
|          |      zext_ln210_fu_465      |    0    |    0    |    0    |
|          |     zext_ln210_5_fu_469     |    0    |    0    |    0    |
|          |     zext_ln105_25_fu_538    |    0    |    0    |    0    |
|          |      zext_ln211_fu_654      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln206_fu_229     |    0    |    0    |    0    |
|          |          al_fu_261          |    0    |    0    |    0    |
|          |          bl_fu_265          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_309     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_34_fu_313    |    0    |    0    |    0    |
|          |    trunc_ln106_35_fu_317    |    0    |    0    |    0    |
|          |    trunc_ln106_36_fu_321    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_400     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_437     |    0    |    0    |    0    |
|          |    trunc_ln105_15_fu_625    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_269          |    0    |    0    |    0    |
|          |          bh_fu_279          |    0    |    0    |    0    |
|          |         tmp_s_fu_325        |    0    |    0    |    0    |
|partselect|        tmp_41_fu_335        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_345    |    0    |    0    |    0    |
|          |        tmp_42_fu_355        |    0    |    0    |    0    |
|          |        tmp_40_fu_390        |    0    |    0    |    0    |
|          |        tmp_43_fu_441        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        and_ln_fu_451        |    0    |    0    |    0    |
|          |      and_ln210_9_fu_458     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln125_5_fu_487     |    0    |    0    |    0    |
|          |        tempReg_fu_494       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_628     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_530        |    0    |    0    |    0    |
| bitselect|        tmp_48_fu_589        |    0    |    0    |    0    |
|          |       bit_sel4_fu_612       |    0    |    0    |    0    |
|          |        tmp_47_fu_641        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1664  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   PKB_addr_reg_730   |    6   |
|   add_ln130_reg_835  |   33   |
|      ah_reg_750      |   32   |
|      al_reg_740      |   32   |
|      bh_reg_755      |   32   |
|      bl_reg_745      |   32   |
|  icmp_ln206_reg_719  |    1   |
|  icmp_ln207_reg_723  |    1   |
|      j_5_reg_712     |    4   |
| p503p1_1_addr_reg_735|    3   |
|       t_reg_688      |   64   |
|  tempReg_11_reg_856  |   64   |
|    tmp_40_reg_824    |    2   |
|    tmp_41_reg_809    |   32   |
|    tmp_42_reg_819    |   32   |
|    tmp_43_reg_845    |    2   |
|    tmp_48_reg_865    |    1   |
|     tmp_s_reg_804    |   32   |
|  trunc_ln105_reg_840 |   32   |
|trunc_ln106_34_reg_789|   32   |
|trunc_ln106_35_reg_794|   32   |
|trunc_ln106_36_reg_799|   32   |
|  trunc_ln106_reg_784 |   32   |
| trunc_ln106_s_reg_814|   32   |
|  trunc_ln125_reg_829 |   32   |
|     u_42_reg_696     |   64   |
|       v_reg_704      |   64   |
|   xor_ln210_reg_850  |   64   |
| zext_ln105_24_reg_772|   64   |
|  zext_ln105_reg_760  |   64   |
|  zext_ln110_reg_766  |   64   |
|  zext_ln112_reg_778  |   64   |
+----------------------+--------+
|         Total        |  1077  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_175    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_175    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_179    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   530  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1664  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1077  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1737  |  1754  |
+-----------+--------+--------+--------+--------+
