# Verilog_Designs

## Table of Contents
- [Day 1: GATES (XOR)](https://github.com/piyush-agarwal-85/Verilog_Designs/blob/main/GATES.md)
