Version 4
.lib "../simulation_build/ModelSp2025.txt"
.include "cla_4bit.asc"
.inc EightInputsForAdderTest.txt
SHEET 1 880 680
* Input signals
WIRE 176 128 144 128
WIRE 176 160 144 160
WIRE 176 192 144 192
WIRE 176 224 144 224
WIRE 176 256 144 256
WIRE 176 288 144 288
WIRE 176 320 144 320
WIRE 176 352 144 352
* Output probes
WIRE 304 144 272 144
WIRE 304 176 272 176
WIRE 304 208 272 208
WIRE 304 240 272 240
FLAG 144 128 A1
FLAG 144 160 B1
FLAG 144 192 A2
FLAG 144 224 B2
FLAG 144 256 A3
FLAG 144 288 B3
FLAG 144 320 A4
FLAG 144 352 B4
FLAG 304 144 sum0
FLAG 304 176 sum1
FLAG 304 208 sum2
FLAG 304 240 sum3
SYMBOL cla_4bit 224 144 R0
SYMATTR InstName X1
* Simulation directives
TEXT -24 396 Left 2 !.tran 128m
TEXT -24 428 Left 2 !.measure tran delay_max TRIG v(a0) VAL=2.5 RISE=1 TARG v(sum0) VAL=2.5 RISE=1
TEXT -24 460 Left 2 !.measure tran power_avg AVG i(Va0)*v(a0) FROM 0 TO 128m
TEXT -24 492 Left 2 !.model NMOS NMOS
TEXT -24 524 Left 2 !.model PMOS PMOS
* Critical path and setup/hold measurements
TEXT -24 556 Left 2 !.measure tran crit_path_delay TRIG v(a3) VAL=2.5 RISE=1 TARG v(sum3) VAL=2.5 RISE=1
TEXT -24 588 Left 2 !.measure tran setup_time TRIG v(a3) VAL=2.5 FALL=1 TARG v(clk) VAL=2.5 RISE=1
TEXT -24 620 Left 2 !.measure tran hold_time TRIG v(clk) VAL=2.5 RISE=1 TARG v(a3) VAL=2.5 RISE=1 