

================================================================
== Vitis HLS Report for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI'
================================================================
* Date:           Sat Oct 15 11:10:34 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.182 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  2.570 us|  2.570 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      123|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       32|      265|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_83_32_1_1_U17  |mux_83_32_1_1  |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  43|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_7_fu_163_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln1069_fu_267_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln82_fu_250_p2         |         +|   0|  0|  10|           3|           3|
    |add_ln870_13_fu_261_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_178_p2        |         +|   0|  0|  12|           4|           1|
    |and_ln72_fu_226_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_16_fu_184_p2   |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1069_17_fu_220_p2   |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_fu_157_p2      |      icmp|   0|  0|  11|          10|          11|
    |or_ln74_fu_232_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln1069_fu_273_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln72_fu_190_p3      |    select|   0|  0|   4|           1|           4|
    |select_ln74_fu_238_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln72_fu_214_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 123|          59|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c5_V_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_c7_V_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten11_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |c5_V_fu_106                             |   9|          2|    4|          8|
    |c7_V_fu_98                              |   9|          2|    4|          8|
    |fifo_A_PE_1_079_blk_n                   |   9|          2|    1|          2|
    |indvar_flatten11_fu_110                 |   9|          2|   10|         20|
    |indvar_flatten_fu_102                   |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   55|        110|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c5_V_fu_106              |   4|   0|    4|          0|
    |c7_V_fu_98               |   4|   0|    4|          0|
    |indvar_flatten11_fu_110  |  10|   0|   10|          0|
    |indvar_flatten_fu_102    |   8|   0|    8|          0|
    |trunc_ln72_reg_428       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI|  return value|
|fifo_A_PE_1_079_din     |  out|   32|     ap_fifo|                                     fifo_A_PE_1_079|       pointer|
|fifo_A_PE_1_079_full_n  |   in|    1|     ap_fifo|                                     fifo_A_PE_1_079|       pointer|
|fifo_A_PE_1_079_write   |  out|    1|     ap_fifo|                                     fifo_A_PE_1_079|       pointer|
|local_A_address0        |  out|    3|   ap_memory|                                             local_A|         array|
|local_A_ce0             |  out|    1|   ap_memory|                                             local_A|         array|
|local_A_q0              |   in|  256|   ap_memory|                                             local_A|         array|
+------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 5 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c5_V = alloca i32 1"   --->   Operation 7 'alloca' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_A_PE_1_079, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_A_PE_1_079, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten11"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c5_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i10 %indvar_flatten11"   --->   Operation 17 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "%icmp_ln1069 = icmp_eq  i10 %indvar_flatten11_load, i10 512"   --->   Operation 18 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%add_ln1069_7 = add i10 %indvar_flatten11_load, i10 1"   --->   Operation 19 'add' 'add_ln1069_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.preheader, void %.loopexit.loopexit.exitStub"   --->   Operation 20 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 21 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c5_V_load = load i4 %c5_V"   --->   Operation 23 'load' 'c5_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln870 = add i4 %c5_V_load, i4 1"   --->   Operation 24 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln1069_16 = icmp_eq  i8 %indvar_flatten_load, i8 64"   --->   Operation 25 'icmp' 'icmp_ln1069_16' <Predicate = (!icmp_ln1069)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns)   --->   "%select_ln72 = select i1 %icmp_ln1069_16, i4 %add_ln870, i4 %c5_V_load" [src/kernel_kernel.cpp:72]   --->   Operation 26 'select' 'select_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln72, i32 3" [src/kernel_kernel.cpp:72]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i1 %tmp" [src/kernel_kernel.cpp:72]   --->   Operation 28 'zext' 'zext_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i4 %select_ln72" [src/kernel_kernel.cpp:72]   --->   Operation 29 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%xor_ln72 = xor i1 %icmp_ln1069_16, i1 1" [src/kernel_kernel.cpp:72]   --->   Operation 30 'xor' 'xor_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln1069_17 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 31 'icmp' 'icmp_ln1069_17' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln72 = and i1 %icmp_ln1069_17, i1 %xor_ln72" [src/kernel_kernel.cpp:72]   --->   Operation 32 'and' 'and_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln74 = or i1 %and_ln72, i1 %icmp_ln1069_16" [src/kernel_kernel.cpp:74]   --->   Operation 33 'or' 'or_ln74' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %or_ln74, i4 0, i4 %c7_V_load" [src/kernel_kernel.cpp:74]   --->   Operation 34 'select' 'select_ln74' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i4 %select_ln74" [src/kernel_kernel.cpp:82]   --->   Operation 35 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln82 = add i3 %trunc_ln82, i3 %zext_ln72" [src/kernel_kernel.cpp:82]   --->   Operation 36 'add' 'add_ln82' <Predicate = (!icmp_ln1069)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i3 %add_ln82" [src/kernel_kernel.cpp:82]   --->   Operation 37 'zext' 'zext_ln82' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr i256 %local_A, i64 0, i64 %zext_ln82" [src/kernel_kernel.cpp:82]   --->   Operation 38 'getelementptr' 'local_A_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%in_data_V = load i3 %local_A_addr" [src/kernel_kernel.cpp:82]   --->   Operation 39 'load' 'in_data_V' <Predicate = (!icmp_ln1069)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln870_13 = add i4 %select_ln74, i4 1"   --->   Operation 40 'add' 'add_ln870_13' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln1069 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 41 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln1069 = select i1 %icmp_ln1069_16, i8 1, i8 %add_ln1069"   --->   Operation 42 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln1069 = store i10 %add_ln1069_7, i10 %indvar_flatten11"   --->   Operation 43 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln72 = store i4 %select_ln72, i4 %c5_V" [src/kernel_kernel.cpp:72]   --->   Operation 44 'store' 'store_ln72' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln1069 = store i8 %select_ln1069, i8 %indvar_flatten"   --->   Operation 45 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_13, i4 %c7_V"   --->   Operation 46 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_st"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_76_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/kernel_kernel.cpp:76]   --->   Operation 50 'specpipeline' 'specpipeline_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/kernel_kernel.cpp:76]   --->   Operation 51 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.20ns)   --->   "%in_data_V = load i3 %local_A_addr" [src/kernel_kernel.cpp:82]   --->   Operation 52 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i256 %in_data_V"   --->   Operation 53 'trunc' 'data_split_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 32, i32 63"   --->   Operation 54 'partselect' 'data_split_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 64, i32 95"   --->   Operation 55 'partselect' 'data_split_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 96, i32 127"   --->   Operation 56 'partselect' 'data_split_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 128, i32 159"   --->   Operation 57 'partselect' 'data_split_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 160, i32 191"   --->   Operation 58 'partselect' 'data_split_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 192, i32 223"   --->   Operation 59 'partselect' 'data_split_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_split_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %in_data_V, i32 224, i32 255"   --->   Operation 60 'partselect' 'data_split_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.58ns)   --->   "%p_0 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %data_split_V_0, i32 %data_split_V_1, i32 %data_split_V_2, i32 %data_split_V_3, i32 %data_split_V_4, i32 %data_split_V_5, i32 %data_split_V_6, i32 %data_split_V_7, i3 %trunc_ln72" [src/kernel_kernel.cpp:89]   --->   Operation 61 'mux' 'p_0' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_A_PE_1_079, i32 %p_0" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_A_PE_1_079]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7_V                  (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
c5_V                  (alloca           ) [ 010]
indvar_flatten11      (alloca           ) [ 010]
specmemcore_ln0       (specmemcore      ) [ 000]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten11_load (load             ) [ 000]
icmp_ln1069           (icmp             ) [ 010]
add_ln1069_7          (add              ) [ 000]
br_ln1069             (br               ) [ 000]
c7_V_load             (load             ) [ 000]
indvar_flatten_load   (load             ) [ 000]
c5_V_load             (load             ) [ 000]
add_ln870             (add              ) [ 000]
icmp_ln1069_16        (icmp             ) [ 000]
select_ln72           (select           ) [ 000]
tmp                   (bitselect        ) [ 000]
zext_ln72             (zext             ) [ 000]
trunc_ln72            (trunc            ) [ 011]
xor_ln72              (xor              ) [ 000]
icmp_ln1069_17        (icmp             ) [ 000]
and_ln72              (and              ) [ 000]
or_ln74               (or               ) [ 000]
select_ln74           (select           ) [ 000]
trunc_ln82            (trunc            ) [ 000]
add_ln82              (add              ) [ 000]
zext_ln82             (zext             ) [ 000]
local_A_addr          (getelementptr    ) [ 011]
add_ln870_13          (add              ) [ 000]
add_ln1069            (add              ) [ 000]
select_ln1069         (select           ) [ 000]
store_ln1069          (store            ) [ 000]
store_ln72            (store            ) [ 000]
store_ln1069          (store            ) [ 000]
store_ln870           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
specpipeline_ln76     (specpipeline     ) [ 000]
specloopname_ln76     (specloopname     ) [ 000]
in_data_V             (load             ) [ 000]
data_split_V_0        (trunc            ) [ 000]
data_split_V_1        (partselect       ) [ 000]
data_split_V_2        (partselect       ) [ 000]
data_split_V_3        (partselect       ) [ 000]
data_split_V_4        (partselect       ) [ 000]
data_split_V_5        (partselect       ) [ 000]
data_split_V_6        (partselect       ) [ 000]
data_split_V_7        (partselect       ) [ 000]
p_0                   (mux              ) [ 000]
write_ln174           (write            ) [ 000]
br_ln0                (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_1_079">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_1_079"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3_st"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_2_VITIS_LOOP_76_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="c7_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c5_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten11_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten11/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_A_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten11_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten11_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln1069_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln1069_7_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069_7/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="c7_V_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_V_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="c5_V_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_V_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln870_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln1069_16_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_16/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln72_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln72_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln72_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln72_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln1069_17_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_17/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln72_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln72/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln74_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln74/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln74_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln82_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln82_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln82_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln870_13_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_13/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln1069_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln1069_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln1069_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln72_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln1069_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln870_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="data_split_V_0_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="256" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="data_split_V_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="256" slack="0"/>
<pin id="308" dir="0" index="2" bw="7" slack="0"/>
<pin id="309" dir="0" index="3" bw="7" slack="0"/>
<pin id="310" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="data_split_V_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="256" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_2/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="data_split_V_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="256" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_3/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="data_split_V_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="256" slack="0"/>
<pin id="338" dir="0" index="2" bw="9" slack="0"/>
<pin id="339" dir="0" index="3" bw="9" slack="0"/>
<pin id="340" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_4/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="data_split_V_5_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="256" slack="0"/>
<pin id="348" dir="0" index="2" bw="9" slack="0"/>
<pin id="349" dir="0" index="3" bw="9" slack="0"/>
<pin id="350" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_5/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="data_split_V_6_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="256" slack="0"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="0" index="3" bw="9" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_6/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="data_split_V_7_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="256" slack="0"/>
<pin id="368" dir="0" index="2" bw="9" slack="0"/>
<pin id="369" dir="0" index="3" bw="9" slack="0"/>
<pin id="370" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="data_split_V_7/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_0_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="0" index="3" bw="32" slack="0"/>
<pin id="380" dir="0" index="4" bw="32" slack="0"/>
<pin id="381" dir="0" index="5" bw="32" slack="0"/>
<pin id="382" dir="0" index="6" bw="32" slack="0"/>
<pin id="383" dir="0" index="7" bw="32" slack="0"/>
<pin id="384" dir="0" index="8" bw="32" slack="0"/>
<pin id="385" dir="0" index="9" bw="3" slack="1"/>
<pin id="386" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="c7_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="indvar_flatten_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="411" class="1005" name="c5_V_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c5_V "/>
</bind>
</comp>

<comp id="418" class="1005" name="indvar_flatten11_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten11 "/>
</bind>
</comp>

<comp id="428" class="1005" name="trunc_ln72_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="1"/>
<pin id="430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln72 "/>
</bind>
</comp>

<comp id="433" class="1005" name="local_A_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="96" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="178" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="175" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="190" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="190" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="184" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="169" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="214" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="184" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="169" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="206" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="265"><net_src comp="238" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="172" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="184" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="163" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="190" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="273" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="261" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="128" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="128" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="128" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="70" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="128" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="74" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="128" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="351"><net_src comp="64" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="128" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="128" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="88" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="128" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="90" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="92" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="387"><net_src comp="94" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="388"><net_src comp="301" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="389"><net_src comp="305" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="390"><net_src comp="315" pin="4"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="325" pin="4"/><net_sink comp="375" pin=4"/></net>

<net id="392"><net_src comp="335" pin="4"/><net_sink comp="375" pin=5"/></net>

<net id="393"><net_src comp="345" pin="4"/><net_sink comp="375" pin=6"/></net>

<net id="394"><net_src comp="355" pin="4"/><net_sink comp="375" pin=7"/></net>

<net id="395"><net_src comp="365" pin="4"/><net_sink comp="375" pin=8"/></net>

<net id="396"><net_src comp="375" pin="10"/><net_sink comp="114" pin=2"/></net>

<net id="400"><net_src comp="98" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="407"><net_src comp="102" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="414"><net_src comp="106" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="421"><net_src comp="110" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="431"><net_src comp="210" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="375" pin=9"/></net>

<net id="436"><net_src comp="121" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_A | {}
	Port: fifo_A_PE_1_079 | {2 }
 - Input state : 
	Port: A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI : local_A | {1 2 }
	Port: A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI : fifo_A_PE_1_079 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten11_load : 1
		icmp_ln1069 : 2
		add_ln1069_7 : 2
		br_ln1069 : 3
		c7_V_load : 1
		indvar_flatten_load : 1
		c5_V_load : 1
		add_ln870 : 2
		icmp_ln1069_16 : 2
		select_ln72 : 3
		tmp : 4
		zext_ln72 : 5
		trunc_ln72 : 4
		xor_ln72 : 3
		icmp_ln1069_17 : 2
		and_ln72 : 3
		or_ln74 : 3
		select_ln74 : 3
		trunc_ln82 : 4
		add_ln82 : 5
		zext_ln82 : 6
		local_A_addr : 7
		in_data_V : 8
		add_ln870_13 : 4
		add_ln1069 : 2
		select_ln1069 : 3
		store_ln1069 : 3
		store_ln72 : 4
		store_ln1069 : 4
		store_ln870 : 5
	State 2
		data_split_V_0 : 1
		data_split_V_1 : 1
		data_split_V_2 : 1
		data_split_V_3 : 1
		data_split_V_4 : 1
		data_split_V_5 : 1
		data_split_V_6 : 1
		data_split_V_7 : 1
		p_0 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    add_ln1069_7_fu_163   |    0    |    17   |
|          |     add_ln870_fu_178     |    0    |    12   |
|    add   |      add_ln82_fu_250     |    0    |    10   |
|          |    add_ln870_13_fu_261   |    0    |    12   |
|          |     add_ln1069_fu_267    |    0    |    15   |
|----------|--------------------------|---------|---------|
|    mux   |        p_0_fu_375        |    0    |    43   |
|----------|--------------------------|---------|---------|
|          |    icmp_ln1069_fu_157    |    0    |    11   |
|   icmp   |   icmp_ln1069_16_fu_184  |    0    |    11   |
|          |   icmp_ln1069_17_fu_220  |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |    select_ln72_fu_190    |    0    |    4    |
|  select  |    select_ln74_fu_238    |    0    |    4    |
|          |   select_ln1069_fu_273   |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln72_fu_214     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |      and_ln72_fu_226     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln74_fu_232      |    0    |    2    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_114 |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_198        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln72_fu_206     |    0    |    0    |
|          |     zext_ln82_fu_256     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln72_fu_210    |    0    |    0    |
|   trunc  |     trunc_ln82_fu_246    |    0    |    0    |
|          |   data_split_V_0_fu_301  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   data_split_V_1_fu_305  |    0    |    0    |
|          |   data_split_V_2_fu_315  |    0    |    0    |
|          |   data_split_V_3_fu_325  |    0    |    0    |
|partselect|   data_split_V_4_fu_335  |    0    |    0    |
|          |   data_split_V_5_fu_345  |    0    |    0    |
|          |   data_split_V_6_fu_355  |    0    |    0    |
|          |   data_split_V_7_fu_365  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   162   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      c5_V_reg_411      |    4   |
|      c7_V_reg_397      |    4   |
|indvar_flatten11_reg_418|   10   |
| indvar_flatten_reg_404 |    8   |
|  local_A_addr_reg_433  |    3   |
|   trunc_ln72_reg_428   |    3   |
+------------------------+--------+
|          Total         |   32   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  0.387  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |   171  |
+-----------+--------+--------+--------+
