{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566676123911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566676123911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 21:48:43 2019 " "Processing started: Sat Aug 24 21:48:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566676123911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566676123911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566676123911 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1566676124506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdspi-implementation " "Found design unit 1: sdspi-implementation" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125102 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdspi " "Found entity 1: sdspi" {  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dr11c-implementation " "Found design unit 1: dr11c-implementation" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125108 ""} { "Info" "ISGN_ENTITY_NAME" "1 dr11c " "Found entity 1: dr11c" {  } { { "../dr11c.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/dr11c.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 panelos-implementation " "Found design unit 1: panelos-implementation" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125110 ""} { "Info" "ISGN_ENTITY_NAME" "1 panelos " "Found entity 1: panelos" {  } { { "../panelos.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/panelos.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldriver-implementation " "Found design unit 1: paneldriver-implementation" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125115 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldriver " "Found entity 1: paneldriver" {  } { { "../paneldriver.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldriver.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paneldb-implementation " "Found design unit 1: paneldb-implementation" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125115 ""} { "Info" "ISGN_ENTITY_NAME" "1 paneldb " "Found entity 1: paneldb" {  } { { "../paneldb.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/paneldb.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312h-implementation " "Found design unit 1: m9312h-implementation" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125119 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312h " "Found entity 1: m9312h" {  } { { "../m9312h47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312h47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m9312l-implementation " "Found design unit 1: m9312l-implementation" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125125 ""} { "Info" "ISGN_ENTITY_NAME" "1 m9312l " "Found entity 1: m9312l" {  } { { "../m9312l47.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/m9312l47.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xu-implementation " "Found design unit 1: xu-implementation" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125129 ""} { "Info" "ISGN_ENTITY_NAME" "1 xu " "Found entity 1: xu" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubl-implementation " "Found design unit 1: xubl-implementation" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125132 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubl " "Found entity 1: xubl" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubm-implementation " "Found design unit 1: xubm-implementation" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125136 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubm " "Found entity 1: xubm" {  } { { "../xubm.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubm.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xubr-implementation " "Found design unit 1: xubr-implementation" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125149 ""} { "Info" "ISGN_ENTITY_NAME" "1 xubr " "Found entity 1: xubr" {  } { { "../xubrt45.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubrt45.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kl11-implementation " "Found design unit 1: kl11-implementation" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125155 ""} { "Info" "ISGN_ENTITY_NAME" "1 kl11 " "Found entity 1: kl11" {  } { { "../kl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rh11-implementation " "Found design unit 1: rh11-implementation" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125161 ""} { "Info" "ISGN_ENTITY_NAME" "1 rh11 " "Found entity 1: rh11" {  } { { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-implementation " "Found design unit 1: top-implementation" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125162 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unibus-implementation " "Found design unit 1: unibus-implementation" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125170 ""} { "Info" "ISGN_ENTITY_NAME" "1 unibus " "Found entity 1: unibus" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rl11-implementation " "Found design unit 1: rl11-implementation" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125173 ""} { "Info" "ISGN_ENTITY_NAME" "1 rl11 " "Found entity 1: rl11" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rk11-implementation " "Found design unit 1: rk11-implementation" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125182 ""} { "Info" "ISGN_ENTITY_NAME" "1 rk11 " "Found entity 1: rk11" {  } { { "../rk11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rk11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mmu-implementation " "Found design unit 1: mmu-implementation" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125188 ""} { "Info" "ISGN_ENTITY_NAME" "1 mmu " "Found entity 1: mmu" {  } { { "../mmu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kw11l-implementation " "Found design unit 1: kw11l-implementation" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125190 ""} { "Info" "ISGN_ENTITY_NAME" "1 kw11l " "Found entity 1: kw11l" {  } { { "../kw11l.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/kw11l.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpuregs-implementation " "Found design unit 1: fpuregs-implementation" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125192 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpuregs " "Found entity 1: fpuregs" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csdr-implementation " "Found design unit 1: csdr-implementation" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125196 ""} { "Info" "ISGN_ENTITY_NAME" "1 csdr " "Found entity 1: csdr" {  } { { "../csdr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/csdr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cr-implementation " "Found design unit 1: cr-implementation" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125202 ""} { "Info" "ISGN_ENTITY_NAME" "1 cr " "Found entity 1: cr" {  } { { "../cr.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cr.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpuregs-implementation " "Found design unit 1: cpuregs-implementation" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125204 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpuregs " "Found entity 1: cpuregs" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-implementation " "Found design unit 1: cpu-implementation" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125224 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125226 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676125226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676125226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566676125490 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts1 top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used implicit default value for signal \"rts1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566676125496 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rts2 top.vhd(47) " "VHDL Signal Declaration warning at top.vhd(47): used implicit default value for signal \"rts2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566676125496 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iwait top.vhd(245) " "Verilog HDL or VHDL warning at top.vhd(245): object \"iwait\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125496 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addrq top.vhd(259) " "Verilog HDL or VHDL warning at top.vhd(259): object \"addrq\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[0\] top.vhd(358) " "Inferred latch for \"greenled\[0\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[1\] top.vhd(358) " "Inferred latch for \"greenled\[1\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[2\] top.vhd(358) " "Inferred latch for \"greenled\[2\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[3\] top.vhd(358) " "Inferred latch for \"greenled\[3\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[4\] top.vhd(358) " "Inferred latch for \"greenled\[4\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[5\] top.vhd(358) " "Inferred latch for \"greenled\[5\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[6\] top.vhd(358) " "Inferred latch for \"greenled\[6\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "greenled\[7\] top.vhd(358) " "Inferred latch for \"greenled\[7\]\" at top.vhd(358)" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 358 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566676125497 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "top.vhd" "pll0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125555 ""}  } { { "pll.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676125555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unibus unibus:pdp11 " "Elaborating entity \"unibus\" for hierarchy \"unibus:pdp11\"" {  } { { "top.vhd" "pdp11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_bg7 unibus.vhd(748) " "Verilog HDL or VHDL warning at unibus.vhd(748): object \"cpu_bg7\" assigned a value but never read" {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125571 "|top|unibus:pdp11"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_int_vector7 unibus.vhd(749) " "VHDL Signal Declaration warning at unibus.vhd(749): used implicit default value for signal \"cpu_int_vector7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 749 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566676125571 "|top|unibus:pdp11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|cpu:cpu0\"" {  } { { "../unibus.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuregs unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0 " "Elaborating entity \"cpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|cpuregs:cpuregs0\"" {  } { { "../cpu.vhd" "cpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0k cpuregs.vhd(61) " "Verilog HDL or VHDL warning at cpuregs.vhd(61): object \"r0k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125661 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1k cpuregs.vhd(62) " "Verilog HDL or VHDL warning at cpuregs.vhd(62): object \"r1k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2k cpuregs.vhd(63) " "Verilog HDL or VHDL warning at cpuregs.vhd(63): object \"r2k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3k cpuregs.vhd(64) " "Verilog HDL or VHDL warning at cpuregs.vhd(64): object \"r3k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4k cpuregs.vhd(65) " "Verilog HDL or VHDL warning at cpuregs.vhd(65): object \"r4k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5k cpuregs.vhd(66) " "Verilog HDL or VHDL warning at cpuregs.vhd(66): object \"r5k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6k cpuregs.vhd(67) " "Verilog HDL or VHDL warning at cpuregs.vhd(67): object \"r6k\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6s cpuregs.vhd(68) " "Verilog HDL or VHDL warning at cpuregs.vhd(68): object \"r6s\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6u cpuregs.vhd(69) " "Verilog HDL or VHDL warning at cpuregs.vhd(69): object \"r6u\" assigned a value but never read" {  } { { "../cpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpuregs.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125662 "|top|unibus:pdp11|cpu:cpu0|cpuregs:cpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpuregs unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0 " "Elaborating entity \"fpuregs\" for hierarchy \"unibus:pdp11\|cpu:cpu0\|fpuregs:fpuregs0\"" {  } { { "../cpu.vhd" "fpuregs0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/cpu.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac0 fpuregs.vhd(73) " "Verilog HDL or VHDL warning at fpuregs.vhd(73): object \"ac0\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125669 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac1 fpuregs.vhd(74) " "Verilog HDL or VHDL warning at fpuregs.vhd(74): object \"ac1\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125669 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac2 fpuregs.vhd(75) " "Verilog HDL or VHDL warning at fpuregs.vhd(75): object \"ac2\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125670 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac3 fpuregs.vhd(76) " "Verilog HDL or VHDL warning at fpuregs.vhd(76): object \"ac3\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125670 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac4 fpuregs.vhd(77) " "Verilog HDL or VHDL warning at fpuregs.vhd(77): object \"ac4\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125670 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac5 fpuregs.vhd(78) " "Verilog HDL or VHDL warning at fpuregs.vhd(78): object \"ac5\" assigned a value but never read" {  } { { "../fpuregs.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/fpuregs.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125670 "|top|unibus:pdp11|cpu:cpu0|fpuregs:fpuregs0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|mmu:mmu0\"" {  } { { "../unibus.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cr unibus:pdp11\|cr:cr0 " "Elaborating entity \"cr\" for hierarchy \"unibus:pdp11\|cr:cr0\"" {  } { { "../unibus.vhd" "cr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312l unibus:pdp11\|m9312l:bootrom0 " "Elaborating entity \"m9312l\" for hierarchy \"unibus:pdp11\|m9312l:bootrom0\"" {  } { { "../unibus.vhd" "bootrom0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m9312h unibus:pdp11\|m9312h:bootrom1 " "Elaborating entity \"m9312h\" for hierarchy \"unibus:pdp11\|m9312h:bootrom1\"" {  } { { "../unibus.vhd" "bootrom1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kw11l unibus:pdp11\|kw11l:kw0 " "Elaborating entity \"kw11l\" for hierarchy \"unibus:pdp11\|kw11l:kw0\"" {  } { { "../unibus.vhd" "kw0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kl11 unibus:pdp11\|kl11:kl0 " "Elaborating entity \"kl11\" for hierarchy \"unibus:pdp11\|kl11:kl0\"" {  } { { "../unibus.vhd" "kl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csdr unibus:pdp11\|csdr:csdr0 " "Elaborating entity \"csdr\" for hierarchy \"unibus:pdp11\|csdr:csdr0\"" {  } { { "../unibus.vhd" "csdr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rl11 unibus:pdp11\|rl11:rl0 " "Elaborating entity \"rl11\" for hierarchy \"unibus:pdp11\|rl11:rl0\"" {  } { { "../unibus.vhd" "rl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125721 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gs_vc rl11.vhd(105) " "Verilog HDL or VHDL warning at rl11.vhd(105): object \"gs_vc\" assigned a value but never read" {  } { { "../rl11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rl11.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125732 "|top|unibus:pdp11|rl11:rl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rk11 unibus:pdp11\|rk11:rk0 " "Elaborating entity \"rk11\" for hierarchy \"unibus:pdp11\|rk11:rk0\"" {  } { { "../unibus.vhd" "rk0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rh11 unibus:pdp11\|rh11:rh0 " "Elaborating entity \"rh11\" for hierarchy \"unibus:pdp11\|rh11:rh0\"" {  } { { "../unibus.vhd" "rh0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdspi unibus:pdp11\|rh11:rh0\|sdspi:sd1 " "Elaborating entity \"sdspi\" for hierarchy \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\"" {  } { { "../rh11.vhd" "sd1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xu unibus:pdp11\|xu:xu0 " "Elaborating entity \"xu\" for hierarchy \"unibus:pdp11\|xu:xu0\"" {  } { { "../unibus.vhd" "xu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125781 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_init xu.vhd(412) " "Verilog HDL or VHDL warning at xu.vhd(412): object \"cpu_init\" assigned a value but never read" {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1566676125790 "|top|unibus:pdp11|xu:xu0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "localbusmaster_nxmabort xu.vhd(448) " "VHDL Signal Declaration warning at xu.vhd(448): used implicit default value for signal \"localbusmaster_nxmabort\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xu.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 448 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566676125790 "|top|unibus:pdp11|xu:xu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu unibus:pdp11\|xu:xu0\|cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"unibus:pdp11\|xu:xu0\|cpu:cpu0\"" {  } { { "../xu.vhd" "cpu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmu unibus:pdp11\|xu:xu0\|mmu:mmu0 " "Elaborating entity \"mmu\" for hierarchy \"unibus:pdp11\|xu:xu0\|mmu:mmu0\"" {  } { { "../xu.vhd" "mmu0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubr unibus:pdp11\|xu:xu0\|xubr:xubr0 " "Elaborating entity \"xubr\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubr:xubr0\"" {  } { { "../xu.vhd" "xubr0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubl unibus:pdp11\|xu:xu0\|xubl:xubl0 " "Elaborating entity \"xubl\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubl:xubl0\"" {  } { { "../xu.vhd" "xubl0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125905 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_dati xubl.vhd(31) " "VHDL Signal Declaration warning at xubl.vhd(31): used implicit default value for signal \"bus_dati\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1566676125910 "|top|unibus:pdp11|xu:xu0|xubl:xubl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xubm unibus:pdp11\|xu:xu0\|xubm:xubm0 " "Elaborating entity \"xubm\" for hierarchy \"unibus:pdp11\|xu:xu0\|xubm:xubm0\"" {  } { { "../xu.vhd" "xubm0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xu.vhd" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr11c unibus:pdp11\|dr11c:dr11c0 " "Elaborating entity \"dr11c\" for hierarchy \"unibus:pdp11\|dr11c:dr11c0\"" {  } { { "../unibus.vhd" "dr11c0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676125915 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "15 " "Found 15 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb2 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb2\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb2" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 240 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb1 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb1\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb1" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 203 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|ubmb0 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|ubmb0\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "ubmb0" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 166 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_00\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 450 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_01\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 468 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "unibus:pdp11\|mmu:mmu0\|pdr0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr0_11\" is uninferred due to inappropriate RAM size" {  } { { "../mmu.vhd" "pdr0_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 486 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 393 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 411 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|pdr1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|pdr1_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "pdr1_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 429 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 278 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 296 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par1_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par1_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par1_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 314 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_00 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_00\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_00" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 335 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_01 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_01\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_01" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 353 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "unibus:pdp11\|mmu:mmu0\|par0_11 " "RAM logic \"unibus:pdp11\|mmu:mmu0\|par0_11\" is uninferred due to asynchronous read logic" {  } { { "../mmu.vhd" "par0_11" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/mmu.vhd" 371 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1566676142979 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1566676142979 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram1_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/de1.ram1_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram0_xubr_4040b0.hdl.mif " "Parameter INIT_FILE set to db/de1.ram0_xubr_4040b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/de1.ram1_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|memo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram1_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/de1.ram1_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312h:bootrom1\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter INIT_FILE set to db/de1.ram0_m9312h_d9be0d9d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|m9312l:bootrom0\|meme_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de1.ram0_m9312l_d9be0d81.hdl.mif " "Parameter INIT_FILE set to db/de1.ram0_m9312l_d9be0d81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|wsector_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|rsector_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|rsector_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1566676279154 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566676279154 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unibus:pdp11\|cpu:cpu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unibus:pdp11\|cpu:cpu0\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279164 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1566676279164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram1_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram1_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279273 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jk1 " "Found entity 1: altsyncram_5jk1" {  } { { "db/altsyncram_5jk1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_5jk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676279367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676279367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|xu:xu0\|xubr:xubr0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram0_xubr_4040b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram0_xubr_4040b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jk1 " "Found entity 1: altsyncram_4jk1" {  } { { "db/altsyncram_4jk1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_4jk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676279503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676279503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram1_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram1_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8361 " "Found entity 1: altsyncram_8361" {  } { { "db/altsyncram_8361.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_8361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676279591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676279591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:memo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram1_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram1_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279605 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o161 " "Found entity 1: altsyncram_o161" {  } { { "db/altsyncram_o161.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_o161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676279680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676279680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312h:bootrom1\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram0_m9312h_d9be0d9d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram0_m9312h_d9be0d9d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279699 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676279775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676279775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|m9312l:bootrom0\|altsyncram:meme_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de1.ram0_m9312l_d9be0d81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de1.ram0_m9312l_d9be0d81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279798 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n161 " "Found entity 1: altsyncram_n161" {  } { { "db/altsyncram_n161.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_n161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676279875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676279875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676279901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676279901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ee1 " "Found entity 1: altsyncram_3ee1" {  } { { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676280029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676280029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_51i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_51i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_51i1 " "Found entity 1: altsyncram_51i1" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676280139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676280139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676280161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0 " "Elaborated megafunction instantiation \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0 " "Instantiated megafunction \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:rsector_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280183 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676280183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnd1 " "Found entity 1: altsyncram_fnd1" {  } { { "db/altsyncram_fnd1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_fnd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676280259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676280259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2m1 " "Found entity 1: altsyncram_l2m1" {  } { { "db/altsyncram_l2m1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_l2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676280336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676280336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0 " "Instantiated megafunction \"unibus:pdp11\|cpu:cpu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566676280375 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566676280375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566676280455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566676280455 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a0 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a0\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 43 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a1 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a1\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 72 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a2 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a2\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 101 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a3 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a3\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 130 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a4 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a4\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 159 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a5 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a5\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 188 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a6 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a6\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 217 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_1\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a7\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 246 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_1|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a8\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 275 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a9 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a9\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 304 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a10 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a10\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 333 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a11 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a11\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 362 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a12 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a12\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 391 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a13 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a13\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 420 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a14 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a14\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 449 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a15 " "Synthesized away node \"unibus:pdp11\|rh11:rh0\|sdspi:sd1\|altsyncram:wsector_rtl_0\|altsyncram_3ee1:auto_generated\|altsyncram_51i1:altsyncram1\|ram_block2a15\"" {  } { { "db/altsyncram_51i1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_51i1.tdf" 478 2 0 } } { "db/altsyncram_3ee1.tdf" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/db/altsyncram_3ee1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../rh11.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 346 0 0 } } { "../unibus.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/unibus.vhd" 1430 0 0 } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 307 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676280714 "|top|unibus:pdp11|rh11:rh0|sdspi:sd1|altsyncram:wsector_rtl_0|altsyncram_3ee1:auto_generated|altsyncram_51i1:altsyncram1|ram_block2a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1566676280714 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1566676280714 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1566676283759 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dram_addr\[12\] GND " "Pin \"dram_addr\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566676304865 "|top|dram_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_ba_1 GND " "Pin \"dram_ba_1\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566676304865 "|top|dram_ba_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dram_cke VCC " "Pin \"dram_cke\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566676304865 "|top|dram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts1 GND " "Pin \"rts1\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566676304865 "|top|rts1"} { "Warning" "WMLS_MLS_STUCK_PIN" "rts2 GND " "Pin \"rts2\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1566676304865 "|top|rts2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1566676304865 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2038 " "2038 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1566676329086 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sdcard_read_done " "Logic cell \"unibus:pdp11\|rh11:rh0\|sdcard_read_done\"" {  } { { "../rh11.vhd" "sdcard_read_done" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 276 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sdcard_idle " "Logic cell \"unibus:pdp11\|rh11:rh0\|sdcard_idle\"" {  } { { "../rh11.vhd" "sdcard_idle" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 273 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[22\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[22\]\"" {  } { { "../rh11.vhd" "sd_addr\[22\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[21\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[21\]\"" {  } { { "../rh11.vhd" "sd_addr\[21\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[20\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[20\]\"" {  } { { "../rh11.vhd" "sd_addr\[20\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[19\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[19\]\"" {  } { { "../rh11.vhd" "sd_addr\[19\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[18\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[18\]\"" {  } { { "../rh11.vhd" "sd_addr\[18\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[17\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[17\]\"" {  } { { "../rh11.vhd" "sd_addr\[17\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[16\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[16\]\"" {  } { { "../rh11.vhd" "sd_addr\[16\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[15\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[15\]\"" {  } { { "../rh11.vhd" "sd_addr\[15\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[14\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[14\]\"" {  } { { "../rh11.vhd" "sd_addr\[14\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[13\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[13\]\"" {  } { { "../rh11.vhd" "sd_addr\[13\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[12\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[12\]\"" {  } { { "../rh11.vhd" "sd_addr\[12\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[11\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[11\]\"" {  } { { "../rh11.vhd" "sd_addr\[11\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[10\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[10\]\"" {  } { { "../rh11.vhd" "sd_addr\[10\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[9\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[9\]\"" {  } { { "../rh11.vhd" "sd_addr\[9\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[8\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[8\]\"" {  } { { "../rh11.vhd" "sd_addr\[8\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[7\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[7\]\"" {  } { { "../rh11.vhd" "sd_addr\[7\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[6\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[6\]\"" {  } { { "../rh11.vhd" "sd_addr\[6\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[5\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[5\]\"" {  } { { "../rh11.vhd" "sd_addr\[5\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[4\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[4\]\"" {  } { { "../rh11.vhd" "sd_addr\[4\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[3\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[3\]\"" {  } { { "../rh11.vhd" "sd_addr\[3\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[2\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[2\]\"" {  } { { "../rh11.vhd" "sd_addr\[2\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[1\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[1\]\"" {  } { { "../rh11.vhd" "sd_addr\[1\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""} { "Info" "ISCL_SCL_CELL_NAME" "unibus:pdp11\|rh11:rh0\|sd_addr\[0\] " "Logic cell \"unibus:pdp11\|rh11:rh0\|sd_addr\[0\]\"" {  } { { "../rh11.vhd" "sd_addr\[0\]" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/rh11.vhd" 289 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676329180 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1566676329180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566676331517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676331517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts1 " "No output dependent on input pin \"cts1\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676333977 "|top|cts1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cts2 " "No output dependent on input pin \"cts2\"" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566676333977 "|top|cts2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1566676333977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18107 " "Implemented 18107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566676333981 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566676333981 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1566676333981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17958 " "Implemented 17958 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566676333981 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1566676333981 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1566676333981 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566676333981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566676333981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566676334300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 21:52:14 2019 " "Processing ended: Sat Aug 24 21:52:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566676334300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:31 " "Elapsed time: 00:03:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566676334300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:29 " "Total CPU time (on all processors): 00:03:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566676334300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566676334300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566676335870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566676335870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 24 21:52:15 2019 " "Processing started: Sat Aug 24 21:52:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566676335870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1566676335870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1566676335870 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1566676335979 ""}
{ "Info" "0" "" "Project  = de1" {  } {  } 0 0 "Project  = de1" 0 0 "Fitter" 0 0 1566676335979 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1566676335979 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1566676336437 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566676336599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566676336627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566676336627 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|_clk0 13 5 0 0 " "Implementing clock multiplication of 13, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 5433 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1566676336669 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 5433 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1566676336669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566676336932 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1566676336946 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566676337523 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566676337523 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566676337523 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566676337523 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 27713 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566676337544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 27714 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566676337544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 27715 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566676337544 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566676337544 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_W20 IOC_X50_Y2_N1 " "Can't place multiple pins assigned to pin location Pin_W20 (IOC_X50_Y2_N1)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sdcard_miso Pin_W20 IOC_X50_Y2_N1 " "Pin sdcard_miso is assigned to pin location Pin_W20 (IOC_X50_Y2_N1)" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { sdcard_miso } } } { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdcard_miso" } } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 52 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdcard_miso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566676337547 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "~LVDS91p/nCEO~ Pin_W20 IOC_X50_Y2_N1 " "Pin ~LVDS91p/nCEO~ is assigned to pin location Pin_W20 (IOC_X50_Y2_N1)" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 27715 9224 9983 0}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1566676337547 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1566676337547 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566676337549 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1566676342990 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566676344288 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 24 21:52:24 2019 " "Processing ended: Sat Aug 24 21:52:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566676344288 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566676344288 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566676344288 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566676344288 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 56 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 56 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566676345169 ""}
