Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 14 17:52:00 2024
| Host         : DESKTOP-RFN3QFD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_controller_control_sets_placed.rpt
| Design       : display_controller
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              25 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------+------------------+------------------+----------------+
|       Clock Signal       |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-----------------+------------------+------------------+----------------+
|  cont_out_reg[2]_i_2_n_0 |                 |                  |                1 |              3 |
|  CLK_IBUF_BUFG           |                 | RST_IBUF         |                6 |             25 |
|  CLK_IBUF_BUFG           | DATO_RX_OK_IBUF | RST_IBUF         |                9 |             32 |
+--------------------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


