#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12f638da0 .scope module, "CSA_tb" "CSA_tb" 2 21;
 .timescale -9 -11;
v0x12f652bc0_0 .var "a", 2 0;
v0x12f652c70_0 .var/i "ai", 31 0;
v0x12f652d00_0 .var "b", 2 0;
v0x12f652db0_0 .var/i "bi", 31 0;
v0x12f652e50_0 .var "ci", 0 0;
v0x12f652f20_0 .var/i "cii", 31 0;
v0x12f652fd0_0 .net "co", 0 0, L_0x12f657e70;  1 drivers
v0x12f653060_0 .var "correct", 0 0;
v0x12f6530f0_0 .var "loop_was_skipped", 0 0;
v0x12f653210_0 .net "sum", 2 0, L_0x12f657d50;  1 drivers
S_0x12f630c30 .scope module, "uut" "CSA" 2 32, 3 22 0, S_0x12f638da0;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 3 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f63c3f0 .param/l "K" 0 3 25, +C4<00000000000000000000000000000001>;
P_0x12f63c430 .param/l "N" 0 3 24, +C4<00000000000000000000000000000011>;
v0x12f6527c0_0 .net "a", 2 0, v0x12f652bc0_0;  1 drivers
v0x12f652860_0 .net "b", 2 0, v0x12f652d00_0;  1 drivers
v0x12f652900_0 .net "ci", 0 0, v0x12f652e50_0;  1 drivers
v0x12f6529f0_0 .net "co", 0 0, L_0x12f657e70;  alias, 1 drivers
v0x12f652a80_0 .net "sum", 2 0, L_0x12f657d50;  alias, 1 drivers
L_0x12f653970 .part v0x12f652bc0_0, 0, 1;
L_0x12f653a50 .part v0x12f652d00_0, 0, 1;
L_0x12f6558d0 .part v0x12f652bc0_0, 1, 2;
L_0x12f6559f0 .part v0x12f652d00_0, 1, 2;
L_0x12f657850 .part v0x12f652bc0_0, 1, 2;
L_0x12f6579f0 .part v0x12f652d00_0, 1, 2;
S_0x12f639080 .scope generate, "recursive_case" "recursive_case" 3 36, 3 36 0, S_0x12f630c30;
 .timescale -9 -11;
P_0x12f6372d0 .param/l "M" 1 3 40, +C4<00000000000000000000000000000001>;
v0x12f652200_0 .net *"_ivl_10", 2 0, L_0x12f657b90;  1 drivers
v0x12f6522c0_0 .net *"_ivl_12", 2 0, L_0x12f657cb0;  1 drivers
v0x12f652360_0 .net "co_high_0", 0 0, L_0x12f6556f0;  1 drivers
v0x12f652410_0 .net "co_high_1", 0 0, L_0x12f657670;  1 drivers
v0x12f6524c0_0 .net "co_low", 0 0, L_0x12f653880;  1 drivers
v0x12f6525d0_0 .net "sum_high_0", 1 0, L_0x12f6555d0;  1 drivers
v0x12f652660_0 .net "sum_high_1", 1 0, L_0x12f657550;  1 drivers
v0x12f6526f0_0 .net "sum_low", 0 0, L_0x12f6533c0;  1 drivers
L_0x12f657b90 .concat [ 1 2 0 0], L_0x12f6533c0, L_0x12f657550;
L_0x12f657cb0 .concat [ 1 2 0 0], L_0x12f6533c0, L_0x12f6555d0;
L_0x12f657d50 .functor MUXZ 3, L_0x12f657cb0, L_0x12f657b90, L_0x12f653880, C4<>;
L_0x12f657e70 .functor MUXZ 1, L_0x12f6556f0, L_0x12f657670, L_0x12f653880, C4<>;
S_0x12f630f10 .scope module, "csa_high_0" "CSA" 3 56, 3 22 0, S_0x12f639080;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f628e00 .param/l "K" 0 3 25, +C4<000000000000000000000000000000001>;
P_0x12f628e40 .param/l "N" 0 3 24, +C4<000000000000000000000000000000010>;
v0x12f64c0e0_0 .net "a", 1 0, L_0x12f6558d0;  1 drivers
v0x12f64c170_0 .net "b", 1 0, L_0x12f6559f0;  1 drivers
L_0x1200780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12f64c200_0 .net "ci", 0 0, L_0x1200780a0;  1 drivers
v0x12f64c2d0_0 .net "co", 0 0, L_0x12f6556f0;  alias, 1 drivers
v0x12f64c360_0 .net "sum", 1 0, L_0x12f6555d0;  alias, 1 drivers
L_0x12f654170 .part L_0x12f6558d0, 0, 1;
L_0x12f654210 .part L_0x12f6559f0, 0, 1;
L_0x12f654990 .part L_0x12f6558d0, 1, 1;
L_0x12f654a70 .part L_0x12f6559f0, 1, 1;
L_0x12f6551d0 .part L_0x12f6558d0, 1, 1;
L_0x12f655270 .part L_0x12f6559f0, 1, 1;
S_0x12f6378d0 .scope generate, "recursive_case" "recursive_case" 3 36, 3 36 0, S_0x12f630f10;
 .timescale -9 -11;
P_0x12f62f160 .param/l "M" 1 3 40, +C4<000000000000000000000000000000001>;
v0x12f64ba60_0 .net *"_ivl_10", 1 0, L_0x12f655310;  1 drivers
v0x12f64bb20_0 .net *"_ivl_12", 1 0, L_0x12f6554b0;  1 drivers
v0x12f64bbc0_0 .net "co_high_0", 0 0, L_0x12f6548e0;  1 drivers
v0x12f64bc90_0 .net "co_high_1", 0 0, L_0x12f655120;  1 drivers
v0x12f64bd60_0 .net "co_low", 0 0, L_0x12f654080;  1 drivers
v0x12f64be70_0 .net "sum_high_0", 0 0, L_0x12f6543c0;  1 drivers
v0x12f64bf40_0 .net "sum_high_1", 0 0, L_0x12f654c40;  1 drivers
v0x12f64c010_0 .net "sum_low", 0 0, L_0x12f653c20;  1 drivers
L_0x12f655310 .concat [ 1 1 0 0], L_0x12f653c20, L_0x12f654c40;
L_0x12f6554b0 .concat [ 1 1 0 0], L_0x12f653c20, L_0x12f6543c0;
L_0x12f6555d0 .functor MUXZ 2, L_0x12f6554b0, L_0x12f655310, L_0x12f654080, C4<>;
L_0x12f6556f0 .functor MUXZ 1, L_0x12f6548e0, L_0x12f655120, L_0x12f654080, C4<>;
S_0x12f6354e0 .scope module, "csa_high_0" "CSA" 3 56, 3 22 0, S_0x12f6378d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f635650 .param/l "K" 0 3 25, +C4<0000000000000000000000000000000000>;
P_0x12f635690 .param/l "N" 0 3 24, +C4<0000000000000000000000000000000001>;
v0x12f648ff0_0 .net "a", 0 0, L_0x12f654990;  1 drivers
v0x12f649080_0 .net "b", 0 0, L_0x12f654a70;  1 drivers
L_0x120078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12f649110_0 .net "ci", 0 0, L_0x120078010;  1 drivers
v0x12f6491e0_0 .net "co", 0 0, L_0x12f6548e0;  alias, 1 drivers
v0x12f649290_0 .net "sum", 0 0, L_0x12f6543c0;  alias, 1 drivers
S_0x12f62f760 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f6354e0;
 .timescale -9 -11;
S_0x12f62d370 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f62f760;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f6542b0 .functor XOR 1, L_0x12f654990, L_0x12f654a70, C4<0>, C4<0>;
L_0x12f6543c0 .functor XOR 1, L_0x12f6542b0, L_0x120078010, C4<0>, C4<0>;
L_0x12f6544b0 .functor AND 1, L_0x12f654990, L_0x12f654a70, C4<1>, C4<1>;
L_0x12f654520 .functor AND 1, L_0x12f654990, L_0x120078010, C4<1>, C4<1>;
L_0x12f654650 .functor OR 1, L_0x12f6544b0, L_0x12f654520, C4<0>, C4<0>;
L_0x12f654770 .functor AND 1, L_0x12f654a70, L_0x120078010, C4<1>, C4<1>;
L_0x12f6548e0 .functor OR 1, L_0x12f654650, L_0x12f654770, C4<0>, C4<0>;
v0x12f631080_0 .net *"_ivl_0", 0 0, L_0x12f6542b0;  1 drivers
v0x12f6488e0_0 .net *"_ivl_10", 0 0, L_0x12f654770;  1 drivers
v0x12f648990_0 .net *"_ivl_4", 0 0, L_0x12f6544b0;  1 drivers
v0x12f648a50_0 .net *"_ivl_6", 0 0, L_0x12f654520;  1 drivers
v0x12f648b00_0 .net *"_ivl_8", 0 0, L_0x12f654650;  1 drivers
v0x12f648bf0_0 .net "a", 0 0, L_0x12f654990;  alias, 1 drivers
v0x12f648c90_0 .net "b", 0 0, L_0x12f654a70;  alias, 1 drivers
v0x12f648d30_0 .net "ci", 0 0, L_0x120078010;  alias, 1 drivers
v0x12f648dd0_0 .net "co", 0 0, L_0x12f6548e0;  alias, 1 drivers
v0x12f648ee0_0 .net "sum", 0 0, L_0x12f6543c0;  alias, 1 drivers
S_0x12f649390 .scope module, "csa_high_1" "CSA" 3 67, 3 22 0, S_0x12f6378d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f649560 .param/l "K" 0 3 25, +C4<0000000000000000000000000000000000>;
P_0x12f6495a0 .param/l "N" 0 3 24, +C4<0000000000000000000000000000000001>;
v0x12f64a350_0 .net "a", 0 0, L_0x12f6551d0;  1 drivers
v0x12f64a3e0_0 .net "b", 0 0, L_0x12f655270;  1 drivers
L_0x120078058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12f64a470_0 .net "ci", 0 0, L_0x120078058;  1 drivers
v0x12f64a540_0 .net "co", 0 0, L_0x12f655120;  alias, 1 drivers
v0x12f64a5f0_0 .net "sum", 0 0, L_0x12f654c40;  alias, 1 drivers
S_0x12f6497d0 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f649390;
 .timescale -9 -11;
S_0x12f649990 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f6497d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f654b50 .functor XOR 1, L_0x12f6551d0, L_0x12f655270, C4<0>, C4<0>;
L_0x12f654c40 .functor XOR 1, L_0x12f654b50, L_0x120078058, C4<0>, C4<0>;
L_0x12f654d30 .functor AND 1, L_0x12f6551d0, L_0x12f655270, C4<1>, C4<1>;
L_0x12f654da0 .functor AND 1, L_0x12f6551d0, L_0x120078058, C4<1>, C4<1>;
L_0x12f654e90 .functor OR 1, L_0x12f654d30, L_0x12f654da0, C4<0>, C4<0>;
L_0x12f654fb0 .functor AND 1, L_0x12f655270, L_0x120078058, C4<1>, C4<1>;
L_0x12f655120 .functor OR 1, L_0x12f654e90, L_0x12f654fb0, C4<0>, C4<0>;
v0x12f649620_0 .net *"_ivl_0", 0 0, L_0x12f654b50;  1 drivers
v0x12f649c40_0 .net *"_ivl_10", 0 0, L_0x12f654fb0;  1 drivers
v0x12f649cf0_0 .net *"_ivl_4", 0 0, L_0x12f654d30;  1 drivers
v0x12f649db0_0 .net *"_ivl_6", 0 0, L_0x12f654da0;  1 drivers
v0x12f649e60_0 .net *"_ivl_8", 0 0, L_0x12f654e90;  1 drivers
v0x12f649f50_0 .net "a", 0 0, L_0x12f6551d0;  alias, 1 drivers
v0x12f649ff0_0 .net "b", 0 0, L_0x12f655270;  alias, 1 drivers
v0x12f64a090_0 .net "ci", 0 0, L_0x120078058;  alias, 1 drivers
v0x12f64a130_0 .net "co", 0 0, L_0x12f655120;  alias, 1 drivers
v0x12f64a240_0 .net "sum", 0 0, L_0x12f654c40;  alias, 1 drivers
S_0x12f64a6f0 .scope module, "csa_low" "CSA" 3 45, 3 22 0, S_0x12f6378d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f64a8d0 .param/l "K" 0 3 25, +C4<000000000000000000000000000000000>;
P_0x12f64a910 .param/l "N" 0 3 24, +C4<000000000000000000000000000000001>;
v0x12f64b6c0_0 .net "a", 0 0, L_0x12f654170;  1 drivers
v0x12f64b750_0 .net "b", 0 0, L_0x12f654210;  1 drivers
v0x12f64b7e0_0 .net "ci", 0 0, L_0x1200780a0;  alias, 1 drivers
v0x12f64b8b0_0 .net "co", 0 0, L_0x12f654080;  alias, 1 drivers
v0x12f64b960_0 .net "sum", 0 0, L_0x12f653c20;  alias, 1 drivers
S_0x12f64ab40 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f64a6f0;
 .timescale -9 -11;
S_0x12f64ad00 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f64ab40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f653b30 .functor XOR 1, L_0x12f654170, L_0x12f654210, C4<0>, C4<0>;
L_0x12f653c20 .functor XOR 1, L_0x12f653b30, L_0x1200780a0, C4<0>, C4<0>;
L_0x12f653cd0 .functor AND 1, L_0x12f654170, L_0x12f654210, C4<1>, C4<1>;
L_0x12f653d40 .functor AND 1, L_0x12f654170, L_0x1200780a0, C4<1>, C4<1>;
L_0x12f653eb0 .functor OR 1, L_0x12f653cd0, L_0x12f653d40, C4<0>, C4<0>;
L_0x12f653f90 .functor AND 1, L_0x12f654210, L_0x1200780a0, C4<1>, C4<1>;
L_0x12f654080 .functor OR 1, L_0x12f653eb0, L_0x12f653f90, C4<0>, C4<0>;
v0x12f64a990_0 .net *"_ivl_0", 0 0, L_0x12f653b30;  1 drivers
v0x12f64afb0_0 .net *"_ivl_10", 0 0, L_0x12f653f90;  1 drivers
v0x12f64b060_0 .net *"_ivl_4", 0 0, L_0x12f653cd0;  1 drivers
v0x12f64b120_0 .net *"_ivl_6", 0 0, L_0x12f653d40;  1 drivers
v0x12f64b1d0_0 .net *"_ivl_8", 0 0, L_0x12f653eb0;  1 drivers
v0x12f64b2c0_0 .net "a", 0 0, L_0x12f654170;  alias, 1 drivers
v0x12f64b360_0 .net "b", 0 0, L_0x12f654210;  alias, 1 drivers
v0x12f64b400_0 .net "ci", 0 0, L_0x1200780a0;  alias, 1 drivers
v0x12f64b4a0_0 .net "co", 0 0, L_0x12f654080;  alias, 1 drivers
v0x12f64b5b0_0 .net "sum", 0 0, L_0x12f653c20;  alias, 1 drivers
S_0x12f64c460 .scope module, "csa_high_1" "CSA" 3 67, 3 22 0, S_0x12f639080;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f64c620 .param/l "K" 0 3 25, +C4<000000000000000000000000000000001>;
P_0x12f64c660 .param/l "N" 0 3 24, +C4<000000000000000000000000000000010>;
v0x12f650b50_0 .net "a", 1 0, L_0x12f657850;  1 drivers
v0x12f650be0_0 .net "b", 1 0, L_0x12f6579f0;  1 drivers
L_0x120078178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12f650c70_0 .net "ci", 0 0, L_0x120078178;  1 drivers
v0x12f650d40_0 .net "co", 0 0, L_0x12f657670;  alias, 1 drivers
v0x12f650dd0_0 .net "sum", 1 0, L_0x12f657550;  alias, 1 drivers
L_0x12f6560b0 .part L_0x12f657850, 0, 1;
L_0x12f656150 .part L_0x12f6579f0, 0, 1;
L_0x12f6568d0 .part L_0x12f657850, 1, 1;
L_0x12f6569b0 .part L_0x12f6579f0, 1, 1;
L_0x12f657110 .part L_0x12f657850, 1, 1;
L_0x12f6571b0 .part L_0x12f6579f0, 1, 1;
S_0x12f64c890 .scope generate, "recursive_case" "recursive_case" 3 36, 3 36 0, S_0x12f64c460;
 .timescale -9 -11;
P_0x12f64ca50 .param/l "M" 1 3 40, +C4<000000000000000000000000000000001>;
v0x12f6504d0_0 .net *"_ivl_10", 1 0, L_0x12f657290;  1 drivers
v0x12f650590_0 .net *"_ivl_12", 1 0, L_0x12f657430;  1 drivers
v0x12f650630_0 .net "co_high_0", 0 0, L_0x12f656820;  1 drivers
v0x12f650700_0 .net "co_high_1", 0 0, L_0x12f657060;  1 drivers
v0x12f6507d0_0 .net "co_low", 0 0, L_0x12f655fc0;  1 drivers
v0x12f6508e0_0 .net "sum_high_0", 0 0, L_0x12f656300;  1 drivers
v0x12f6509b0_0 .net "sum_high_1", 0 0, L_0x12f656b80;  1 drivers
v0x12f650a80_0 .net "sum_low", 0 0, L_0x12f655b80;  1 drivers
L_0x12f657290 .concat [ 1 1 0 0], L_0x12f655b80, L_0x12f656b80;
L_0x12f657430 .concat [ 1 1 0 0], L_0x12f655b80, L_0x12f656300;
L_0x12f657550 .functor MUXZ 2, L_0x12f657430, L_0x12f657290, L_0x12f655fc0, C4<>;
L_0x12f657670 .functor MUXZ 1, L_0x12f656820, L_0x12f657060, L_0x12f655fc0, C4<>;
S_0x12f64cb00 .scope module, "csa_high_0" "CSA" 3 56, 3 22 0, S_0x12f64c890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f64ccc0 .param/l "K" 0 3 25, +C4<0000000000000000000000000000000000>;
P_0x12f64cd00 .param/l "N" 0 3 24, +C4<0000000000000000000000000000000001>;
v0x12f64da60_0 .net "a", 0 0, L_0x12f6568d0;  1 drivers
v0x12f64daf0_0 .net "b", 0 0, L_0x12f6569b0;  1 drivers
L_0x1200780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12f64db80_0 .net "ci", 0 0, L_0x1200780e8;  1 drivers
v0x12f64dc50_0 .net "co", 0 0, L_0x12f656820;  alias, 1 drivers
v0x12f64dd00_0 .net "sum", 0 0, L_0x12f656300;  alias, 1 drivers
S_0x12f64ced0 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f64cb00;
 .timescale -9 -11;
S_0x12f64d0a0 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f64ced0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f6561f0 .functor XOR 1, L_0x12f6568d0, L_0x12f6569b0, C4<0>, C4<0>;
L_0x12f656300 .functor XOR 1, L_0x12f6561f0, L_0x1200780e8, C4<0>, C4<0>;
L_0x12f6563f0 .functor AND 1, L_0x12f6568d0, L_0x12f6569b0, C4<1>, C4<1>;
L_0x12f656460 .functor AND 1, L_0x12f6568d0, L_0x1200780e8, C4<1>, C4<1>;
L_0x12f656590 .functor OR 1, L_0x12f6563f0, L_0x12f656460, C4<0>, C4<0>;
L_0x12f6566b0 .functor AND 1, L_0x12f6569b0, L_0x1200780e8, C4<1>, C4<1>;
L_0x12f656820 .functor OR 1, L_0x12f656590, L_0x12f6566b0, C4<0>, C4<0>;
v0x12f64c6e0_0 .net *"_ivl_0", 0 0, L_0x12f6561f0;  1 drivers
v0x12f64d350_0 .net *"_ivl_10", 0 0, L_0x12f6566b0;  1 drivers
v0x12f64d400_0 .net *"_ivl_4", 0 0, L_0x12f6563f0;  1 drivers
v0x12f64d4c0_0 .net *"_ivl_6", 0 0, L_0x12f656460;  1 drivers
v0x12f64d570_0 .net *"_ivl_8", 0 0, L_0x12f656590;  1 drivers
v0x12f64d660_0 .net "a", 0 0, L_0x12f6568d0;  alias, 1 drivers
v0x12f64d700_0 .net "b", 0 0, L_0x12f6569b0;  alias, 1 drivers
v0x12f64d7a0_0 .net "ci", 0 0, L_0x1200780e8;  alias, 1 drivers
v0x12f64d840_0 .net "co", 0 0, L_0x12f656820;  alias, 1 drivers
v0x12f64d950_0 .net "sum", 0 0, L_0x12f656300;  alias, 1 drivers
S_0x12f64de00 .scope module, "csa_high_1" "CSA" 3 67, 3 22 0, S_0x12f64c890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f64dfd0 .param/l "K" 0 3 25, +C4<0000000000000000000000000000000000>;
P_0x12f64e010 .param/l "N" 0 3 24, +C4<0000000000000000000000000000000001>;
v0x12f64edc0_0 .net "a", 0 0, L_0x12f657110;  1 drivers
v0x12f64ee50_0 .net "b", 0 0, L_0x12f6571b0;  1 drivers
L_0x120078130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12f64eee0_0 .net "ci", 0 0, L_0x120078130;  1 drivers
v0x12f64efb0_0 .net "co", 0 0, L_0x12f657060;  alias, 1 drivers
v0x12f64f060_0 .net "sum", 0 0, L_0x12f656b80;  alias, 1 drivers
S_0x12f64e240 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f64de00;
 .timescale -9 -11;
S_0x12f64e400 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f64e240;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f656a90 .functor XOR 1, L_0x12f657110, L_0x12f6571b0, C4<0>, C4<0>;
L_0x12f656b80 .functor XOR 1, L_0x12f656a90, L_0x120078130, C4<0>, C4<0>;
L_0x12f656c70 .functor AND 1, L_0x12f657110, L_0x12f6571b0, C4<1>, C4<1>;
L_0x12f656ce0 .functor AND 1, L_0x12f657110, L_0x120078130, C4<1>, C4<1>;
L_0x12f656dd0 .functor OR 1, L_0x12f656c70, L_0x12f656ce0, C4<0>, C4<0>;
L_0x12f656ef0 .functor AND 1, L_0x12f6571b0, L_0x120078130, C4<1>, C4<1>;
L_0x12f657060 .functor OR 1, L_0x12f656dd0, L_0x12f656ef0, C4<0>, C4<0>;
v0x12f64e090_0 .net *"_ivl_0", 0 0, L_0x12f656a90;  1 drivers
v0x12f64e6b0_0 .net *"_ivl_10", 0 0, L_0x12f656ef0;  1 drivers
v0x12f64e760_0 .net *"_ivl_4", 0 0, L_0x12f656c70;  1 drivers
v0x12f64e820_0 .net *"_ivl_6", 0 0, L_0x12f656ce0;  1 drivers
v0x12f64e8d0_0 .net *"_ivl_8", 0 0, L_0x12f656dd0;  1 drivers
v0x12f64e9c0_0 .net "a", 0 0, L_0x12f657110;  alias, 1 drivers
v0x12f64ea60_0 .net "b", 0 0, L_0x12f6571b0;  alias, 1 drivers
v0x12f64eb00_0 .net "ci", 0 0, L_0x120078130;  alias, 1 drivers
v0x12f64eba0_0 .net "co", 0 0, L_0x12f657060;  alias, 1 drivers
v0x12f64ecb0_0 .net "sum", 0 0, L_0x12f656b80;  alias, 1 drivers
S_0x12f64f160 .scope module, "csa_low" "CSA" 3 45, 3 22 0, S_0x12f64c890;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f64f340 .param/l "K" 0 3 25, +C4<000000000000000000000000000000000>;
P_0x12f64f380 .param/l "N" 0 3 24, +C4<000000000000000000000000000000001>;
v0x12f650130_0 .net "a", 0 0, L_0x12f6560b0;  1 drivers
v0x12f6501c0_0 .net "b", 0 0, L_0x12f656150;  1 drivers
v0x12f650250_0 .net "ci", 0 0, L_0x120078178;  alias, 1 drivers
v0x12f650320_0 .net "co", 0 0, L_0x12f655fc0;  alias, 1 drivers
v0x12f6503d0_0 .net "sum", 0 0, L_0x12f655b80;  alias, 1 drivers
S_0x12f64f5b0 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f64f160;
 .timescale -9 -11;
S_0x12f64f770 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f64f5b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f655b10 .functor XOR 1, L_0x12f6560b0, L_0x12f656150, C4<0>, C4<0>;
L_0x12f655b80 .functor XOR 1, L_0x12f655b10, L_0x120078178, C4<0>, C4<0>;
L_0x12f655bf0 .functor AND 1, L_0x12f6560b0, L_0x12f656150, C4<1>, C4<1>;
L_0x12f655c60 .functor AND 1, L_0x12f6560b0, L_0x120078178, C4<1>, C4<1>;
L_0x12f655df0 .functor OR 1, L_0x12f655bf0, L_0x12f655c60, C4<0>, C4<0>;
L_0x12f655ed0 .functor AND 1, L_0x12f656150, L_0x120078178, C4<1>, C4<1>;
L_0x12f655fc0 .functor OR 1, L_0x12f655df0, L_0x12f655ed0, C4<0>, C4<0>;
v0x12f64f400_0 .net *"_ivl_0", 0 0, L_0x12f655b10;  1 drivers
v0x12f64fa20_0 .net *"_ivl_10", 0 0, L_0x12f655ed0;  1 drivers
v0x12f64fad0_0 .net *"_ivl_4", 0 0, L_0x12f655bf0;  1 drivers
v0x12f64fb90_0 .net *"_ivl_6", 0 0, L_0x12f655c60;  1 drivers
v0x12f64fc40_0 .net *"_ivl_8", 0 0, L_0x12f655df0;  1 drivers
v0x12f64fd30_0 .net "a", 0 0, L_0x12f6560b0;  alias, 1 drivers
v0x12f64fdd0_0 .net "b", 0 0, L_0x12f656150;  alias, 1 drivers
v0x12f64fe70_0 .net "ci", 0 0, L_0x120078178;  alias, 1 drivers
v0x12f64ff10_0 .net "co", 0 0, L_0x12f655fc0;  alias, 1 drivers
v0x12f650020_0 .net "sum", 0 0, L_0x12f655b80;  alias, 1 drivers
S_0x12f650ed0 .scope module, "csa_low" "CSA" 3 45, 3 22 0, S_0x12f639080;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
P_0x12f651090 .param/l "K" 0 3 25, +C4<00000000000000000000000000000000>;
P_0x12f6510d0 .param/l "N" 0 3 24, +C4<00000000000000000000000000000001>;
v0x12f651e60_0 .net "a", 0 0, L_0x12f653970;  1 drivers
v0x12f651ef0_0 .net "b", 0 0, L_0x12f653a50;  1 drivers
v0x12f651f80_0 .net "ci", 0 0, v0x12f652e50_0;  alias, 1 drivers
v0x12f652050_0 .net "co", 0 0, L_0x12f653880;  alias, 1 drivers
v0x12f652100_0 .net "sum", 0 0, L_0x12f6533c0;  alias, 1 drivers
S_0x12f651260 .scope generate, "base_case" "base_case" 3 36, 3 36 0, S_0x12f650ed0;
 .timescale -9 -11;
S_0x12f651420 .scope module, "fa_inst" "FA" 3 37, 4 20 0, S_0x12f651260;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x12f6532d0 .functor XOR 1, L_0x12f653970, L_0x12f653a50, C4<0>, C4<0>;
L_0x12f6533c0 .functor XOR 1, L_0x12f6532d0, v0x12f652e50_0, C4<0>, C4<0>;
L_0x12f6534f0 .functor AND 1, L_0x12f653970, L_0x12f653a50, C4<1>, C4<1>;
L_0x12f653560 .functor AND 1, L_0x12f653970, v0x12f652e50_0, C4<1>, C4<1>;
L_0x12f653670 .functor OR 1, L_0x12f6534f0, L_0x12f653560, C4<0>, C4<0>;
L_0x12f653790 .functor AND 1, L_0x12f653a50, v0x12f652e50_0, C4<1>, C4<1>;
L_0x12f653880 .functor OR 1, L_0x12f653670, L_0x12f653790, C4<0>, C4<0>;
v0x12f651690_0 .net *"_ivl_0", 0 0, L_0x12f6532d0;  1 drivers
v0x12f651750_0 .net *"_ivl_10", 0 0, L_0x12f653790;  1 drivers
v0x12f651800_0 .net *"_ivl_4", 0 0, L_0x12f6534f0;  1 drivers
v0x12f6518c0_0 .net *"_ivl_6", 0 0, L_0x12f653560;  1 drivers
v0x12f651970_0 .net *"_ivl_8", 0 0, L_0x12f653670;  1 drivers
v0x12f651a60_0 .net "a", 0 0, L_0x12f653970;  alias, 1 drivers
v0x12f651b00_0 .net "b", 0 0, L_0x12f653a50;  alias, 1 drivers
v0x12f651ba0_0 .net "ci", 0 0, v0x12f652e50_0;  alias, 1 drivers
v0x12f651c40_0 .net "co", 0 0, L_0x12f653880;  alias, 1 drivers
v0x12f651d50_0 .net "sum", 0 0, L_0x12f6533c0;  alias, 1 drivers
    .scope S_0x12f638da0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f653060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f6530f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f652c70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12f652c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f652db0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x12f652db0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f652f20_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x12f652f20_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x12f652c70_0;
    %pad/s 3;
    %store/vec4 v0x12f652bc0_0, 0, 3;
    %load/vec4 v0x12f652db0_0;
    %pad/s 3;
    %store/vec4 v0x12f652d00_0, 0, 3;
    %load/vec4 v0x12f652f20_0;
    %pad/s 1;
    %store/vec4 v0x12f652e50_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x12f653060_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x12f652fd0_0;
    %load/vec4 v0x12f653210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f652bc0_0;
    %pad/u 4;
    %load/vec4 v0x12f652d00_0;
    %pad/u 4;
    %add;
    %load/vec4 v0x12f652e50_0;
    %pad/u 4;
    %add;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %store/vec4 v0x12f653060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f6530f0_0, 0, 1;
    %load/vec4 v0x12f652f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f652f20_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x12f652db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f652db0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x12f652c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f652c70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x12f653060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v0x12f6530f0_0;
    %inv;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %vpi_call 2 58 "$display", "Test Passed - %m" {0 0 0};
    %jmp T_0.8;
T_0.7 ;
    %vpi_call 2 60 "$display", "Test Failed - %m" {0 0 0};
T_0.8 ;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/Users/idozylberman/Documents/FPGA_Lab/test_benches/CSA_tb.v";
    "/Users/idozylberman/Documents/FPGA_Lab/models/CSA.v";
    "/Users/idozylberman/Documents/FPGA_Lab/models/FA.v";
