<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="axi4_32_to_axilite_synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1764132901">
  <File Type="REPORTS-TCL" Name="axi4_32_to_axilite_reports.tcl"/>
  <File Type="RDS-UTIL" Name="axi4_32_to_axilite_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="axi4_32_to_axilite_utilization_synth.pb"/>
  <File Type="PA-TCL" Name="axi4_32_to_axilite.tcl"/>
  <File Type="RDS-RDS" Name="axi4_32_to_axilite.vds"/>
  <File Type="RDS-DCP" Name="axi4_32_to_axilite.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi4_32_to_axilite" RelGenDir="$PGENDIR/axi4_32_to_axilite">
    <File Path="$PPRDIR/../../src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="axi4_32_to_axilite"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi4_32_to_axilite" RelGenDir="$PGENDIR/axi4_32_to_axilite">
    <File Path="$PPRDIR/../../src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="axi4_32_to_axilite"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
