Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 25 21:46:12 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt0to3/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt0to3/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt12to15/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt12to15/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt12to15/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt12to15/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt4to7/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt4to7/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt4to7/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt4to7/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt8to11/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt8to11/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt8to11/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta1/frogcount/cnt8to11/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt0to3/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt0to3/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt12to15/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt12to15/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt12to15/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt12to15/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt4to7/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt4to7/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt4to7/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt4to7/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt8to11/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt8to11/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt8to11/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta2/frogcount/cnt8to11/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt0to3/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt0to3/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt12to15/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt12to15/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt12to15/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt12to15/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt4to7/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt4to7/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt4to7/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt4to7/flip3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt8to11/flip0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt8to11/flip1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt8to11/flip2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cactta3/frogcount/cnt8to11/flip3/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.634        0.000                      0                  322        0.093        0.000                      0                  322        3.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.634        0.000                      0                  322        0.093        0.000                      0                  322       19.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.634ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.733ns (29.303%)  route 6.594ns (70.697%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.528     8.252    frogga/frogcount/cnt4to7/sm7
    SLICE_X34Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.376 r  frogga/frogcount/cnt4to7/sm7_i_1/O
                         net (fo=1, routed)           0.000     8.376    statemachine/d_7
    SLICE_X34Y11         FDRE                                         r  statemachine/sm7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.441    38.446    statemachine/clk
    SLICE_X34Y11         FDRE                                         r  statemachine/sm7/C
                         clock pessimism              0.582    39.027    
                         clock uncertainty           -0.094    38.933    
    SLICE_X34Y11         FDRE (Setup_fdre_C_D)        0.077    39.010    statemachine/sm7
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 30.634    

Slack (MET) :             30.651ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 2.733ns (29.357%)  route 6.577ns (70.643%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.511     8.235    statemachine/sm3_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.359 r  statemachine/sm2_i_1/O
                         net (fo=1, routed)           0.000     8.359    statemachine/d_2
    SLICE_X34Y12         FDRE                                         r  statemachine/sm2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.440    38.445    statemachine/clk
    SLICE_X34Y12         FDRE                                         r  statemachine/sm2/C
                         clock pessimism              0.579    39.023    
                         clock uncertainty           -0.094    38.929    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.081    39.010    statemachine/sm2
  -------------------------------------------------------------------
                         required time                         39.010    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 30.651    

Slack (MET) :             30.702ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 2.733ns (29.721%)  route 6.462ns (70.279%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.397     8.121    statemachine/sm3_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.245 r  statemachine/sm4_i_1/O
                         net (fo=1, routed)           0.000     8.245    statemachine/d_4
    SLICE_X33Y11         FDRE                                         r  statemachine/sm4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.442    38.447    statemachine/clk
    SLICE_X33Y11         FDRE                                         r  statemachine/sm4/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.031    38.947    statemachine/sm4
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                 30.702    

Slack (MET) :             30.727ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 2.733ns (29.801%)  route 6.438ns (70.199%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.372     8.096    statemachine/sm3_0
    SLICE_X33Y11         LUT5 (Prop_lut5_I2_O)        0.124     8.220 r  statemachine/sm5_i_1/O
                         net (fo=1, routed)           0.000     8.220    statemachine/d_5
    SLICE_X33Y11         FDRE                                         r  statemachine/sm5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.442    38.447    statemachine/clk
    SLICE_X33Y11         FDRE                                         r  statemachine/sm5/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.031    38.947    statemachine/sm5
  -------------------------------------------------------------------
                         required time                         38.947    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                 30.727    

Slack (MET) :             30.880ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 2.733ns (30.309%)  route 6.284ns (69.691%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 r  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 f  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 r  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 r  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.218     7.943    statemachine/sm3_0
    SLICE_X33Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.067 r  statemachine/sm3_i_1/O
                         net (fo=1, routed)           0.000     8.067    statemachine/d_3
    SLICE_X33Y12         FDRE                                         r  statemachine/sm3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.441    38.446    statemachine/clk
    SLICE_X33Y12         FDRE                                         r  statemachine/sm3/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.031    38.946    statemachine/sm3
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 30.880    

Slack (MET) :             30.957ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 2.733ns (30.370%)  route 6.266ns (69.630%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.200     7.925    frogga/frogcount/cnt4to7/sm7
    SLICE_X34Y12         LUT5 (Prop_lut5_I2_O)        0.124     8.049 r  frogga/frogcount/cnt4to7/sm8_i_1/O
                         net (fo=1, routed)           0.000     8.049    statemachine/d_8
    SLICE_X34Y12         FDRE                                         r  statemachine/sm8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.440    38.445    statemachine/clk
    SLICE_X34Y12         FDRE                                         r  statemachine/sm8/C
                         clock pessimism              0.579    39.023    
                         clock uncertainty           -0.094    38.929    
    SLICE_X34Y12         FDRE (Setup_fdre_C_D)        0.077    39.006    statemachine/sm8
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 30.957    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 2.733ns (30.725%)  route 6.162ns (69.275%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.096     7.820    frogga/frogcount/cnt4to7/sm7
    SLICE_X33Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.944 r  frogga/frogcount/cnt4to7/sm6_i_1/O
                         net (fo=1, routed)           0.000     7.944    statemachine/d_6
    SLICE_X33Y11         FDRE                                         r  statemachine/sm6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.442    38.447    statemachine/clk
    SLICE_X33Y11         FDRE                                         r  statemachine/sm6/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.094    38.916    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.029    38.945    statemachine/sm6
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                 31.001    

Slack (MET) :             31.084ns  (required time - arrival time)
  Source:                 frogga/frogcount/cnt0to3/flip3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.733ns (31.018%)  route 6.078ns (68.982%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.561    -0.951    frogga/frogcount/cnt0to3/clk_out
    SLICE_X35Y11         FDRE                                         r  frogga/frogcount/cnt0to3/flip3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  frogga/frogcount/cnt0to3/flip3/Q
                         net (fo=21, routed)          1.169     0.675    frogga/frogcount/cnt4to7/sm6
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.331 r  frogga/frogcount/cnt4to7/colision21_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.331    frogga/frogcount/cnt8to11/colision11_carry_i_5[0]
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.445 r  frogga/frogcount/cnt8to11/colision21_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.445    frogga/frogcount/cnt12to15/colision31_carry__0_i_3_0[0]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.559 r  frogga/frogcount/cnt12to15/colision21_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.559    frogga/frogcount/cnt12to15/colision21_carry__0_i_10_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.781 f  frogga/frogcount/cnt12to15/colision21_carry__0_i_9/O[0]
                         net (fo=6, routed)           0.845     2.626    statemachine/colision12[7]
    SLICE_X30Y18         LUT2 (Prop_lut2_I1_O)        0.299     2.925 r  statemachine/colision21_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.925    colla/sm2_i_29_0[3]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.301 f  colla/colision21_carry__0/CO[3]
                         net (fo=1, routed)           1.297     4.598    cactta2/sm2_i_13[0]
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124     4.722 r  cactta2/sm2_i_29/O
                         net (fo=1, routed)           0.579     5.301    cactta2/frogcount/cnt4to7/sm2_i_5_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.425 f  cactta2/frogcount/cnt4to7/sm2_i_13/O
                         net (fo=1, routed)           1.175     6.600    cactta1/frogcount/cnt0to3/sm3_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.724 f  cactta1/frogcount/cnt0to3/sm2_i_5/O
                         net (fo=8, routed)           1.012     7.736    frogga/frogcount/cnt0to3/sm9_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  frogga/frogcount/cnt0to3/sm9_i_1/O
                         net (fo=1, routed)           0.000     7.860    statemachine/d_9
    SLICE_X33Y12         FDRE                                         r  statemachine/sm9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.441    38.446    statemachine/clk
    SLICE_X33Y12         FDRE                                         r  statemachine/sm9/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.094    38.915    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.029    38.944    statemachine/sm9
  -------------------------------------------------------------------
                         required time                         38.944    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                 31.084    

Slack (MET) :             31.224ns  (required time - arrival time)
  Source:                 screen/Hori/cnt4to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen/Vert/cnt12to15/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 1.672ns (19.246%)  route 7.016ns (80.754%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.546    -0.966    screen/Hori/cnt4to7/clk
    SLICE_X35Y23         FDRE                                         r  screen/Hori/cnt4to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  screen/Hori/cnt4to7/flip0/Q
                         net (fo=23, routed)          1.747     1.238    screen/Hori/cnt0to3/flip0_2
    SLICE_X35Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.362 r  screen/Hori/cnt0to3/flip3_i_3__28/O
                         net (fo=1, routed)           1.032     2.394    screen/Hori/cnt4to7/flip3_9
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  screen/Hori/cnt4to7/flip3_i_1__5/O
                         net (fo=16, routed)          1.572     4.090    screen/Vert/cnt0to3/cloud_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.214 f  screen/Vert/cnt0to3/flip3_i_4/O
                         net (fo=6, routed)           0.835     5.050    screen/Vert/cnt4to7/flip3_14
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.153     5.203 f  screen/Vert/cnt4to7/flip3_i_3__0/O
                         net (fo=6, routed)           0.871     6.073    screen/Vert/cnt8to11/flip3_1
    SLICE_X28Y16         LUT5 (Prop_lut5_I0_O)        0.359     6.432 f  screen/Vert/cnt8to11/flip3_i_3/O
                         net (fo=3, routed)           0.958     7.390    screen/Vert/cnt8to11/flip0_1
    SLICE_X28Y12         LUT4 (Prop_lut4_I1_O)        0.332     7.722 r  screen/Vert/cnt8to11/flip1_i_1__2/O
                         net (fo=1, routed)           0.000     7.722    screen/Vert/cnt12to15/out_1
    SLICE_X28Y12         FDRE                                         r  screen/Vert/cnt12to15/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.443    38.448    screen/Vert/cnt12to15/clk
    SLICE_X28Y12         FDRE                                         r  screen/Vert/cnt12to15/flip1/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.029    38.946    screen/Vert/cnt12to15/flip1
  -------------------------------------------------------------------
                         required time                         38.946    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                 31.224    

Slack (MET) :             31.446ns  (required time - arrival time)
  Source:                 screen/Hori/cnt4to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            screen/Vert/cnt12to15/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.467ns  (logic 1.436ns (16.960%)  route 7.031ns (83.040%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.546    -0.966    screen/Hori/cnt4to7/clk
    SLICE_X35Y23         FDRE                                         r  screen/Hori/cnt4to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.510 r  screen/Hori/cnt4to7/flip0/Q
                         net (fo=23, routed)          1.747     1.238    screen/Hori/cnt0to3/flip0_2
    SLICE_X35Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.362 r  screen/Hori/cnt0to3/flip3_i_3__28/O
                         net (fo=1, routed)           1.032     2.394    screen/Hori/cnt4to7/flip3_9
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.518 r  screen/Hori/cnt4to7/flip3_i_1__5/O
                         net (fo=16, routed)          1.572     4.090    screen/Vert/cnt0to3/cloud_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.214 f  screen/Vert/cnt0to3/flip3_i_4/O
                         net (fo=6, routed)           0.835     5.050    screen/Vert/cnt4to7/flip3_14
    SLICE_X30Y16         LUT5 (Prop_lut5_I0_O)        0.153     5.203 f  screen/Vert/cnt4to7/flip3_i_3__0/O
                         net (fo=6, routed)           0.479     5.681    screen/Vert/cnt8to11/flip3_1
    SLICE_X28Y16         LUT6 (Prop_lut6_I5_O)        0.331     6.012 r  screen/Vert/cnt8to11/flip3_i_1__2/O
                         net (fo=7, routed)           1.366     7.378    screen/Vert/cnt12to15/cloud
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.502 r  screen/Vert/cnt12to15/flip2_i_1__3/O
                         net (fo=1, routed)           0.000     7.502    screen/Vert/cnt12to15/out_2
    SLICE_X28Y12         FDRE                                         r  screen/Vert/cnt12to15/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         1.443    38.448    screen/Vert/cnt12to15/clk
    SLICE_X28Y12         FDRE                                         r  screen/Vert/cnt12to15/flip2/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)        0.031    38.948    screen/Vert/cnt12to15/flip2
  -------------------------------------------------------------------
                         required time                         38.948    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                 31.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 syncer/sync0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.187ns (40.369%)  route 0.276ns (59.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.560    -0.621    syncer/clk
    SLICE_X32Y12         FDRE                                         r  syncer/sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  syncer/sync0/Q
                         net (fo=3, routed)           0.276    -0.204    statemachine/q[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I2_O)        0.046    -0.158 r  statemachine/sm1_i_1/O
                         net (fo=1, routed)           0.000    -0.158    statemachine/d_1
    SLICE_X36Y12         FDRE                                         r  statemachine/sm1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.828    -0.862    statemachine/clk
    SLICE_X36Y12         FDRE                                         r  statemachine/sm1/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.107    -0.251    statemachine/sm1
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 syncer/sync0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.240%)  route 0.276ns (59.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.560    -0.621    syncer/clk
    SLICE_X32Y12         FDRE                                         r  syncer/sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  syncer/sync0/Q
                         net (fo=3, routed)           0.276    -0.204    statemachine/q[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.159 r  statemachine/sm0_i_1/O
                         net (fo=1, routed)           0.000    -0.159    statemachine/d_0
    SLICE_X36Y12         FDRE                                         r  statemachine/sm0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.828    -0.862    statemachine/clk
    SLICE_X36Y12         FDRE                                         r  statemachine/sm0/C
                         clock pessimism              0.503    -0.358    
    SLICE_X36Y12         FDRE (Hold_fdre_C_D)         0.091    -0.267    statemachine/sm0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 statemachine/sm0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frogga/frogcount/cnt8to11/flip0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.337%)  route 0.340ns (64.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.560    -0.621    statemachine/clk
    SLICE_X36Y12         FDRE                                         r  statemachine/sm0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  statemachine/sm0/Q
                         net (fo=29, routed)          0.340    -0.140    frogga/frogcount/cnt4to7/q_0
    SLICE_X35Y14         LUT4 (Prop_lut4_I1_O)        0.045    -0.095 r  frogga/frogcount/cnt4to7/flip0_i_1__16/O
                         net (fo=1, routed)           0.000    -0.095    frogga/frogcount/cnt8to11/out_0_0
    SLICE_X35Y14         FDRE                                         r  frogga/frogcount/cnt8to11/flip0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.826    -0.864    frogga/frogcount/cnt8to11/clk_out
    SLICE_X35Y14         FDRE                                         r  frogga/frogcount/cnt8to11/flip0/C
                         clock pessimism              0.503    -0.360    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.091    -0.269    frogga/frogcount/cnt8to11/flip0
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 statemachine/sm0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frogga/frogcount/cnt8to11/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.203%)  route 0.342ns (64.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.560    -0.621    statemachine/clk
    SLICE_X36Y12         FDRE                                         r  statemachine/sm0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  statemachine/sm0/Q
                         net (fo=29, routed)          0.342    -0.138    frogga/frogcount/cnt0to3/q_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I3_O)        0.045    -0.093 r  frogga/frogcount/cnt0to3/flip1_i_1__20/O
                         net (fo=1, routed)           0.000    -0.093    frogga/frogcount/cnt8to11/out_1
    SLICE_X35Y14         FDRE                                         r  frogga/frogcount/cnt8to11/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.826    -0.864    frogga/frogcount/cnt8to11/clk_out
    SLICE_X35Y14         FDRE                                         r  frogga/frogcount/cnt8to11/flip1/C
                         clock pessimism              0.503    -0.360    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092    -0.268    frogga/frogcount/cnt8to11/flip1
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 statemachine/sm0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frogga/frogcount/cnt8to11/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.337%)  route 0.340ns (64.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.560    -0.621    statemachine/clk
    SLICE_X36Y12         FDRE                                         r  statemachine/sm0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  statemachine/sm0/Q
                         net (fo=29, routed)          0.340    -0.140    frogga/frogcount/cnt8to11/q_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.095 r  frogga/frogcount/cnt8to11/flip3_i_2__19/O
                         net (fo=1, routed)           0.000    -0.095    frogga/frogcount/cnt8to11/out_3
    SLICE_X35Y15         FDRE                                         r  frogga/frogcount/cnt8to11/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.825    -0.865    frogga/frogcount/cnt8to11/clk_out
    SLICE_X35Y15         FDRE                                         r  frogga/frogcount/cnt8to11/flip3/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y15         FDRE (Hold_fdre_C_D)         0.091    -0.270    frogga/frogcount/cnt8to11/flip3
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cactta2/frogcount/cnt4to7/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cactta2/frogcount/cnt4to7/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.559    -0.622    cactta2/frogcount/cnt4to7/clk_out
    SLICE_X43Y15         FDRE                                         r  cactta2/frogcount/cnt4to7/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  cactta2/frogcount/cnt4to7/flip2/Q
                         net (fo=14, routed)          0.128    -0.354    cactta2/frogcount/cnt4to7/flip2_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.045    -0.309 r  cactta2/frogcount/cnt4to7/flip3_i_2__10/O
                         net (fo=1, routed)           0.000    -0.309    cactta2/frogcount/cnt4to7/out_3
    SLICE_X42Y15         FDRE                                         r  cactta2/frogcount/cnt4to7/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.827    -0.863    cactta2/frogcount/cnt4to7/clk_out
    SLICE_X42Y15         FDRE                                         r  cactta2/frogcount/cnt4to7/flip3/C
                         clock pessimism              0.253    -0.609    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.121    -0.488    cactta2/frogcount/cnt4to7/flip3
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 statemachine/sm1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            statemachine/sm2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.272ns (48.058%)  route 0.294ns (51.942%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.560    -0.621    statemachine/clk
    SLICE_X36Y12         FDRE                                         r  statemachine/sm1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  statemachine/sm1/Q
                         net (fo=43, routed)          0.091    -0.403    statemachine/q_1
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.099    -0.304 r  statemachine/sm2_i_4/O
                         net (fo=1, routed)           0.203    -0.100    statemachine/sm2_i_4_n_0
    SLICE_X34Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.055 r  statemachine/sm2_i_1/O
                         net (fo=1, routed)           0.000    -0.055    statemachine/d_2
    SLICE_X34Y12         FDRE                                         r  statemachine/sm2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.827    -0.863    statemachine/clk
    SLICE_X34Y12         FDRE                                         r  statemachine/sm2/C
                         clock pessimism              0.503    -0.359    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.121    -0.238    statemachine/sm2
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cactta3/frogcount/cnt8to11/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cactta3/frogcount/cnt12to15/flip1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.553    -0.628    cactta3/frogcount/cnt8to11/clk_out
    SLICE_X39Y21         FDRE                                         r  cactta3/frogcount/cnt8to11/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 f  cactta3/frogcount/cnt8to11/flip0/Q
                         net (fo=17, routed)          0.136    -0.352    cactta3/frogcount/cnt12to15/flip2_5
    SLICE_X38Y21         LUT6 (Prop_lut6_I3_O)        0.045    -0.307 r  cactta3/frogcount/cnt12to15/flip1_i_1__16/O
                         net (fo=1, routed)           0.000    -0.307    cactta3/frogcount/cnt12to15/out_1
    SLICE_X38Y21         FDRE                                         r  cactta3/frogcount/cnt12to15/flip1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.820    -0.870    cactta3/frogcount/cnt12to15/clk_out
    SLICE_X38Y21         FDRE                                         r  cactta3/frogcount/cnt12to15/flip1/C
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.120    -0.495    cactta3/frogcount/cnt12to15/flip1
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cactta1/frogcount/cnt0to3/flip2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cactta1/frogcount/cnt0to3/flip3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.549    -0.632    cactta1/frogcount/cnt0to3/clk_out
    SLICE_X34Y24         FDRE                                         r  cactta1/frogcount/cnt0to3/flip2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  cactta1/frogcount/cnt0to3/flip2/Q
                         net (fo=19, routed)          0.094    -0.374    cactta1/frogcount/cnt0to3/flip2_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.045    -0.329 r  cactta1/frogcount/cnt0to3/flip3_i_2__8/O
                         net (fo=1, routed)           0.000    -0.329    cactta1/frogcount/cnt0to3/out_3
    SLICE_X35Y24         FDRE                                         r  cactta1/frogcount/cnt0to3/flip3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.815    -0.875    cactta1/frogcount/cnt0to3/clk_out
    SLICE_X35Y24         FDRE                                         r  cactta1/frogcount/cnt0to3/flip3/C
                         clock pessimism              0.255    -0.619    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091    -0.528    cactta1/frogcount/cnt0to3/flip3
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 timer/cnt4to7/flip0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer/cnt4to7/flip2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.562    -0.619    timer/cnt4to7/clk
    SLICE_X44Y10         FDRE                                         r  timer/cnt4to7/flip0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  timer/cnt4to7/flip0/Q
                         net (fo=9, routed)           0.131    -0.347    timer/cnt4to7/seconds[4]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.048    -0.299 r  timer/cnt4to7/flip2_i_1__8/O
                         net (fo=1, routed)           0.000    -0.299    timer/cnt4to7/out_2
    SLICE_X45Y10         FDRE                                         r  timer/cnt4to7/flip2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=177, routed)         0.832    -0.858    timer/cnt4to7/clk
    SLICE_X45Y10         FDRE                                         r  timer/cnt4to7/flip2/C
                         clock pessimism              0.251    -0.606    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.107    -0.499    timer/cnt4to7/flip2
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y23     Rcounter/count0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y23     Rcounter/count1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y23     Rcounter/count2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y23     Rcounter/count3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y24     cactta1/frogcount/cnt0to3/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y23     cactta1/frogcount/cnt4to7/flip0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y23     cactta1/frogcount/cnt4to7/flip1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y23     cactta1/frogcount/cnt4to7/flip2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     scoreCount/cnt12to15/flip0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     scoreCount/cnt12to15/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     scoreCount/cnt12to15/flip2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     scoreCount/cnt12to15/flip3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y21     cactta3/frogcount/cnt12to15/flip1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y21     cactta3/frogcount/cnt8to11/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y23     Rcounter/count3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y24     cactta1/frogcount/cnt0to3/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y24     cactta1/frogcount/cnt0to3/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y23     cactta1/frogcount/cnt4to7/flip0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y23     cactta1/frogcount/cnt4to7/flip1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y23     cactta1/frogcount/cnt4to7/flip2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y16     cactta2/frogcount/cnt12to15/flip0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



