// Seed: 970227952
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_3[1'b0] = 1 & 1;
  assign id_5 = id_1;
  assign id_4 = id_2;
  logic id_5;
endmodule
