#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18a2f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18a3100 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18942d0 .functor NOT 1, L_0x18ff6b0, C4<0>, C4<0>, C4<0>;
L_0x18ff490 .functor XOR 2, L_0x18ff330, L_0x18ff3f0, C4<00>, C4<00>;
L_0x18ff5a0 .functor XOR 2, L_0x18ff490, L_0x18ff500, C4<00>, C4<00>;
v0x18f72e0_0 .net *"_ivl_10", 1 0, L_0x18ff500;  1 drivers
v0x18f73e0_0 .net *"_ivl_12", 1 0, L_0x18ff5a0;  1 drivers
v0x18f74c0_0 .net *"_ivl_2", 1 0, L_0x18fa6a0;  1 drivers
v0x18f7580_0 .net *"_ivl_4", 1 0, L_0x18ff330;  1 drivers
v0x18f7660_0 .net *"_ivl_6", 1 0, L_0x18ff3f0;  1 drivers
v0x18f7790_0 .net *"_ivl_8", 1 0, L_0x18ff490;  1 drivers
v0x18f7870_0 .net "a", 0 0, v0x18f2080_0;  1 drivers
v0x18f7910_0 .net "b", 0 0, v0x18f2120_0;  1 drivers
v0x18f79b0_0 .net "c", 0 0, v0x18f21c0_0;  1 drivers
v0x18f7a50_0 .var "clk", 0 0;
v0x18f7af0_0 .net "d", 0 0, v0x18f2300_0;  1 drivers
v0x18f7b90_0 .net "out_pos_dut", 0 0, L_0x18ff1d0;  1 drivers
v0x18f7c30_0 .net "out_pos_ref", 0 0, L_0x18f9160;  1 drivers
v0x18f7cd0_0 .net "out_sop_dut", 0 0, L_0x18fa0c0;  1 drivers
v0x18f7d70_0 .net "out_sop_ref", 0 0, L_0x18cc830;  1 drivers
v0x18f7e10_0 .var/2u "stats1", 223 0;
v0x18f7eb0_0 .var/2u "strobe", 0 0;
v0x18f7f50_0 .net "tb_match", 0 0, L_0x18ff6b0;  1 drivers
v0x18f8020_0 .net "tb_mismatch", 0 0, L_0x18942d0;  1 drivers
v0x18f80c0_0 .net "wavedrom_enable", 0 0, v0x18f25d0_0;  1 drivers
v0x18f8190_0 .net "wavedrom_title", 511 0, v0x18f2670_0;  1 drivers
L_0x18fa6a0 .concat [ 1 1 0 0], L_0x18f9160, L_0x18cc830;
L_0x18ff330 .concat [ 1 1 0 0], L_0x18f9160, L_0x18cc830;
L_0x18ff3f0 .concat [ 1 1 0 0], L_0x18ff1d0, L_0x18fa0c0;
L_0x18ff500 .concat [ 1 1 0 0], L_0x18f9160, L_0x18cc830;
L_0x18ff6b0 .cmp/eeq 2, L_0x18fa6a0, L_0x18ff5a0;
S_0x18a3290 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18a3100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18946b0 .functor AND 1, v0x18f21c0_0, v0x18f2300_0, C4<1>, C4<1>;
L_0x1894a90 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x1894e70 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18950f0 .functor AND 1, L_0x1894a90, L_0x1894e70, C4<1>, C4<1>;
L_0x18adb90 .functor AND 1, L_0x18950f0, v0x18f21c0_0, C4<1>, C4<1>;
L_0x18cc830 .functor OR 1, L_0x18946b0, L_0x18adb90, C4<0>, C4<0>;
L_0x18f85e0 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18f8650 .functor OR 1, L_0x18f85e0, v0x18f2300_0, C4<0>, C4<0>;
L_0x18f8760 .functor AND 1, v0x18f21c0_0, L_0x18f8650, C4<1>, C4<1>;
L_0x18f8820 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18f88f0 .functor OR 1, L_0x18f8820, v0x18f2120_0, C4<0>, C4<0>;
L_0x18f8960 .functor AND 1, L_0x18f8760, L_0x18f88f0, C4<1>, C4<1>;
L_0x18f8ae0 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18f8b50 .functor OR 1, L_0x18f8ae0, v0x18f2300_0, C4<0>, C4<0>;
L_0x18f8a70 .functor AND 1, v0x18f21c0_0, L_0x18f8b50, C4<1>, C4<1>;
L_0x18f8ce0 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18f8de0 .functor OR 1, L_0x18f8ce0, v0x18f2300_0, C4<0>, C4<0>;
L_0x18f8ea0 .functor AND 1, L_0x18f8a70, L_0x18f8de0, C4<1>, C4<1>;
L_0x18f9050 .functor XNOR 1, L_0x18f8960, L_0x18f8ea0, C4<0>, C4<0>;
v0x1893c00_0 .net *"_ivl_0", 0 0, L_0x18946b0;  1 drivers
v0x1894000_0 .net *"_ivl_12", 0 0, L_0x18f85e0;  1 drivers
v0x18943e0_0 .net *"_ivl_14", 0 0, L_0x18f8650;  1 drivers
v0x18947c0_0 .net *"_ivl_16", 0 0, L_0x18f8760;  1 drivers
v0x1894ba0_0 .net *"_ivl_18", 0 0, L_0x18f8820;  1 drivers
v0x1894f80_0 .net *"_ivl_2", 0 0, L_0x1894a90;  1 drivers
v0x1895200_0 .net *"_ivl_20", 0 0, L_0x18f88f0;  1 drivers
v0x18f05f0_0 .net *"_ivl_24", 0 0, L_0x18f8ae0;  1 drivers
v0x18f06d0_0 .net *"_ivl_26", 0 0, L_0x18f8b50;  1 drivers
v0x18f07b0_0 .net *"_ivl_28", 0 0, L_0x18f8a70;  1 drivers
v0x18f0890_0 .net *"_ivl_30", 0 0, L_0x18f8ce0;  1 drivers
v0x18f0970_0 .net *"_ivl_32", 0 0, L_0x18f8de0;  1 drivers
v0x18f0a50_0 .net *"_ivl_36", 0 0, L_0x18f9050;  1 drivers
L_0x7f0fddf25018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18f0b10_0 .net *"_ivl_38", 0 0, L_0x7f0fddf25018;  1 drivers
v0x18f0bf0_0 .net *"_ivl_4", 0 0, L_0x1894e70;  1 drivers
v0x18f0cd0_0 .net *"_ivl_6", 0 0, L_0x18950f0;  1 drivers
v0x18f0db0_0 .net *"_ivl_8", 0 0, L_0x18adb90;  1 drivers
v0x18f0e90_0 .net "a", 0 0, v0x18f2080_0;  alias, 1 drivers
v0x18f0f50_0 .net "b", 0 0, v0x18f2120_0;  alias, 1 drivers
v0x18f1010_0 .net "c", 0 0, v0x18f21c0_0;  alias, 1 drivers
v0x18f10d0_0 .net "d", 0 0, v0x18f2300_0;  alias, 1 drivers
v0x18f1190_0 .net "out_pos", 0 0, L_0x18f9160;  alias, 1 drivers
v0x18f1250_0 .net "out_sop", 0 0, L_0x18cc830;  alias, 1 drivers
v0x18f1310_0 .net "pos0", 0 0, L_0x18f8960;  1 drivers
v0x18f13d0_0 .net "pos1", 0 0, L_0x18f8ea0;  1 drivers
L_0x18f9160 .functor MUXZ 1, L_0x7f0fddf25018, L_0x18f8960, L_0x18f9050, C4<>;
S_0x18f1550 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18a3100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x18f2080_0 .var "a", 0 0;
v0x18f2120_0 .var "b", 0 0;
v0x18f21c0_0 .var "c", 0 0;
v0x18f2260_0 .net "clk", 0 0, v0x18f7a50_0;  1 drivers
v0x18f2300_0 .var "d", 0 0;
v0x18f23f0_0 .var/2u "fail", 0 0;
v0x18f2490_0 .var/2u "fail1", 0 0;
v0x18f2530_0 .net "tb_match", 0 0, L_0x18ff6b0;  alias, 1 drivers
v0x18f25d0_0 .var "wavedrom_enable", 0 0;
v0x18f2670_0 .var "wavedrom_title", 511 0;
E_0x18a18e0/0 .event negedge, v0x18f2260_0;
E_0x18a18e0/1 .event posedge, v0x18f2260_0;
E_0x18a18e0 .event/or E_0x18a18e0/0, E_0x18a18e0/1;
S_0x18f1880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18f1550;
 .timescale -12 -12;
v0x18f1ac0_0 .var/2s "i", 31 0;
E_0x18a1780 .event posedge, v0x18f2260_0;
S_0x18f1bc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18f1550;
 .timescale -12 -12;
v0x18f1dc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f1ea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18f1550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f2850 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18a3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18f9310 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18f93a0 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18f9540 .functor AND 1, L_0x18f9310, L_0x18f93a0, C4<1>, C4<1>;
L_0x18f9650 .functor AND 1, L_0x18f9540, v0x18f21c0_0, C4<1>, C4<1>;
L_0x18f9850 .functor NOT 1, v0x18f2300_0, C4<0>, C4<0>, C4<0>;
L_0x18f99d0 .functor AND 1, L_0x18f9650, L_0x18f9850, C4<1>, C4<1>;
L_0x18f9b20 .functor AND 1, v0x18f2080_0, v0x18f2120_0, C4<1>, C4<1>;
L_0x18f9ca0 .functor AND 1, L_0x18f9b20, v0x18f21c0_0, C4<1>, C4<1>;
L_0x18f9db0 .functor AND 1, L_0x18f9ca0, v0x18f2300_0, C4<1>, C4<1>;
L_0x18f9e70 .functor OR 1, L_0x18f99d0, L_0x18f9db0, C4<0>, C4<0>;
L_0x18f9fe0 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18fa050 .functor AND 1, L_0x18f9fe0, v0x18f2120_0, C4<1>, C4<1>;
L_0x18fa130 .functor AND 1, L_0x18fa050, v0x18f21c0_0, C4<1>, C4<1>;
L_0x18fa1f0 .functor AND 1, L_0x18fa130, v0x18f2300_0, C4<1>, C4<1>;
L_0x18fa0c0 .functor OR 1, L_0x18f9e70, L_0x18fa1f0, C4<0>, C4<0>;
L_0x18fa420 .functor OR 1, v0x18f2080_0, v0x18f2120_0, C4<0>, C4<0>;
L_0x18fa520 .functor OR 1, L_0x18fa420, v0x18f21c0_0, C4<0>, C4<0>;
L_0x18fa5e0 .functor OR 1, L_0x18fa520, v0x18f2300_0, C4<0>, C4<0>;
L_0x18fa740 .functor OR 1, v0x18f2080_0, v0x18f2120_0, C4<0>, C4<0>;
L_0x18fa7b0 .functor OR 1, L_0x18fa740, v0x18f21c0_0, C4<0>, C4<0>;
L_0x18fa920 .functor NOT 1, v0x18f2300_0, C4<0>, C4<0>, C4<0>;
L_0x18fa990 .functor OR 1, L_0x18fa7b0, L_0x18fa920, C4<0>, C4<0>;
L_0x18fab60 .functor AND 1, L_0x18fa5e0, L_0x18fa990, C4<1>, C4<1>;
L_0x18fac70 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18fadb0 .functor OR 1, v0x18f2080_0, L_0x18fac70, C4<0>, C4<0>;
L_0x18fae70 .functor OR 1, L_0x18fadb0, v0x18f21c0_0, C4<0>, C4<0>;
L_0x18fb010 .functor NOT 1, v0x18f2300_0, C4<0>, C4<0>, C4<0>;
L_0x18fb080 .functor OR 1, L_0x18fae70, L_0x18fb010, C4<0>, C4<0>;
L_0x18fb280 .functor AND 1, L_0x18fab60, L_0x18fb080, C4<1>, C4<1>;
L_0x18fb390 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18fb500 .functor OR 1, v0x18f2080_0, L_0x18fb390, C4<0>, C4<0>;
L_0x18fb5c0 .functor NOT 1, v0x18f21c0_0, C4<0>, C4<0>, C4<0>;
L_0x18fb740 .functor OR 1, L_0x18fb500, L_0x18fb5c0, C4<0>, C4<0>;
L_0x18fb850 .functor OR 1, L_0x18fb740, v0x18f2300_0, C4<0>, C4<0>;
L_0x18fba30 .functor AND 1, L_0x18fb280, L_0x18fb850, C4<1>, C4<1>;
L_0x18fbb40 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18fbce0 .functor OR 1, v0x18f2080_0, L_0x18fbb40, C4<0>, C4<0>;
L_0x18fbda0 .functor NOT 1, v0x18f21c0_0, C4<0>, C4<0>, C4<0>;
L_0x18fbbb0 .functor OR 1, L_0x18fbce0, L_0x18fbda0, C4<0>, C4<0>;
L_0x18fbf50 .functor NOT 1, v0x18f2300_0, C4<0>, C4<0>, C4<0>;
L_0x18fc110 .functor OR 1, L_0x18fbbb0, L_0x18fbf50, C4<0>, C4<0>;
L_0x18fc220 .functor AND 1, L_0x18fba30, L_0x18fc110, C4<1>, C4<1>;
L_0x18fc490 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18fc500 .functor OR 1, L_0x18fc490, v0x18f2120_0, C4<0>, C4<0>;
L_0x18fc730 .functor OR 1, L_0x18fc500, v0x18f21c0_0, C4<0>, C4<0>;
L_0x18fca00 .functor OR 1, L_0x18fc730, v0x18f2300_0, C4<0>, C4<0>;
L_0x18fce50 .functor AND 1, L_0x18fc220, L_0x18fca00, C4<1>, C4<1>;
L_0x18fcf60 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18fd370 .functor OR 1, L_0x18fcf60, v0x18f2120_0, C4<0>, C4<0>;
L_0x18fd430 .functor NOT 1, v0x18f21c0_0, C4<0>, C4<0>, C4<0>;
L_0x18fd640 .functor OR 1, L_0x18fd370, L_0x18fd430, C4<0>, C4<0>;
L_0x18fd750 .functor NOT 1, v0x18f2300_0, C4<0>, C4<0>, C4<0>;
L_0x18fd970 .functor OR 1, L_0x18fd640, L_0x18fd750, C4<0>, C4<0>;
L_0x18fda80 .functor AND 1, L_0x18fce50, L_0x18fd970, C4<1>, C4<1>;
L_0x18fdd50 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18fddc0 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18fe000 .functor OR 1, L_0x18fdd50, L_0x18fddc0, C4<0>, C4<0>;
L_0x18fe110 .functor OR 1, L_0x18fe000, v0x18f21c0_0, C4<0>, C4<0>;
L_0x18fe3b0 .functor OR 1, L_0x18fe110, v0x18f2300_0, C4<0>, C4<0>;
L_0x18fe470 .functor AND 1, L_0x18fda80, L_0x18fe3b0, C4<1>, C4<1>;
L_0x18fe770 .functor NOT 1, v0x18f2080_0, C4<0>, C4<0>, C4<0>;
L_0x18fe7e0 .functor NOT 1, v0x18f2120_0, C4<0>, C4<0>, C4<0>;
L_0x18fea50 .functor OR 1, L_0x18fe770, L_0x18fe7e0, C4<0>, C4<0>;
L_0x18feb60 .functor OR 1, L_0x18fea50, v0x18f21c0_0, C4<0>, C4<0>;
L_0x18fee30 .functor NOT 1, v0x18f2300_0, C4<0>, C4<0>, C4<0>;
L_0x18feea0 .functor OR 1, L_0x18feb60, L_0x18fee30, C4<0>, C4<0>;
L_0x18ff1d0 .functor AND 1, L_0x18fe470, L_0x18feea0, C4<1>, C4<1>;
v0x18f2a10_0 .net *"_ivl_0", 0 0, L_0x18f9310;  1 drivers
v0x18f2af0_0 .net *"_ivl_10", 0 0, L_0x18f99d0;  1 drivers
v0x18f2bd0_0 .net *"_ivl_100", 0 0, L_0x18fd640;  1 drivers
v0x18f2cc0_0 .net *"_ivl_102", 0 0, L_0x18fd750;  1 drivers
v0x18f2da0_0 .net *"_ivl_104", 0 0, L_0x18fd970;  1 drivers
v0x18f2ed0_0 .net *"_ivl_106", 0 0, L_0x18fda80;  1 drivers
v0x18f2fb0_0 .net *"_ivl_108", 0 0, L_0x18fdd50;  1 drivers
v0x18f3090_0 .net *"_ivl_110", 0 0, L_0x18fddc0;  1 drivers
v0x18f3170_0 .net *"_ivl_112", 0 0, L_0x18fe000;  1 drivers
v0x18f32e0_0 .net *"_ivl_114", 0 0, L_0x18fe110;  1 drivers
v0x18f33c0_0 .net *"_ivl_116", 0 0, L_0x18fe3b0;  1 drivers
v0x18f34a0_0 .net *"_ivl_118", 0 0, L_0x18fe470;  1 drivers
v0x18f3580_0 .net *"_ivl_12", 0 0, L_0x18f9b20;  1 drivers
v0x18f3660_0 .net *"_ivl_120", 0 0, L_0x18fe770;  1 drivers
v0x18f3740_0 .net *"_ivl_122", 0 0, L_0x18fe7e0;  1 drivers
v0x18f3820_0 .net *"_ivl_124", 0 0, L_0x18fea50;  1 drivers
v0x18f3900_0 .net *"_ivl_126", 0 0, L_0x18feb60;  1 drivers
v0x18f3af0_0 .net *"_ivl_128", 0 0, L_0x18fee30;  1 drivers
v0x18f3bd0_0 .net *"_ivl_130", 0 0, L_0x18feea0;  1 drivers
v0x18f3cb0_0 .net *"_ivl_14", 0 0, L_0x18f9ca0;  1 drivers
v0x18f3d90_0 .net *"_ivl_16", 0 0, L_0x18f9db0;  1 drivers
v0x18f3e70_0 .net *"_ivl_18", 0 0, L_0x18f9e70;  1 drivers
v0x18f3f50_0 .net *"_ivl_2", 0 0, L_0x18f93a0;  1 drivers
v0x18f4030_0 .net *"_ivl_20", 0 0, L_0x18f9fe0;  1 drivers
v0x18f4110_0 .net *"_ivl_22", 0 0, L_0x18fa050;  1 drivers
v0x18f41f0_0 .net *"_ivl_24", 0 0, L_0x18fa130;  1 drivers
v0x18f42d0_0 .net *"_ivl_26", 0 0, L_0x18fa1f0;  1 drivers
v0x18f43b0_0 .net *"_ivl_30", 0 0, L_0x18fa420;  1 drivers
v0x18f4490_0 .net *"_ivl_32", 0 0, L_0x18fa520;  1 drivers
v0x18f4570_0 .net *"_ivl_34", 0 0, L_0x18fa5e0;  1 drivers
v0x18f4650_0 .net *"_ivl_36", 0 0, L_0x18fa740;  1 drivers
v0x18f4730_0 .net *"_ivl_38", 0 0, L_0x18fa7b0;  1 drivers
v0x18f4810_0 .net *"_ivl_4", 0 0, L_0x18f9540;  1 drivers
v0x18f4b00_0 .net *"_ivl_40", 0 0, L_0x18fa920;  1 drivers
v0x18f4be0_0 .net *"_ivl_42", 0 0, L_0x18fa990;  1 drivers
v0x18f4cc0_0 .net *"_ivl_44", 0 0, L_0x18fab60;  1 drivers
v0x18f4da0_0 .net *"_ivl_46", 0 0, L_0x18fac70;  1 drivers
v0x18f4e80_0 .net *"_ivl_48", 0 0, L_0x18fadb0;  1 drivers
v0x18f4f60_0 .net *"_ivl_50", 0 0, L_0x18fae70;  1 drivers
v0x18f5040_0 .net *"_ivl_52", 0 0, L_0x18fb010;  1 drivers
v0x18f5120_0 .net *"_ivl_54", 0 0, L_0x18fb080;  1 drivers
v0x18f5200_0 .net *"_ivl_56", 0 0, L_0x18fb280;  1 drivers
v0x18f52e0_0 .net *"_ivl_58", 0 0, L_0x18fb390;  1 drivers
v0x18f53c0_0 .net *"_ivl_6", 0 0, L_0x18f9650;  1 drivers
v0x18f54a0_0 .net *"_ivl_60", 0 0, L_0x18fb500;  1 drivers
v0x18f5580_0 .net *"_ivl_62", 0 0, L_0x18fb5c0;  1 drivers
v0x18f5660_0 .net *"_ivl_64", 0 0, L_0x18fb740;  1 drivers
v0x18f5740_0 .net *"_ivl_66", 0 0, L_0x18fb850;  1 drivers
v0x18f5820_0 .net *"_ivl_68", 0 0, L_0x18fba30;  1 drivers
v0x18f5900_0 .net *"_ivl_70", 0 0, L_0x18fbb40;  1 drivers
v0x18f59e0_0 .net *"_ivl_72", 0 0, L_0x18fbce0;  1 drivers
v0x18f5ac0_0 .net *"_ivl_74", 0 0, L_0x18fbda0;  1 drivers
v0x18f5ba0_0 .net *"_ivl_76", 0 0, L_0x18fbbb0;  1 drivers
v0x18f5c80_0 .net *"_ivl_78", 0 0, L_0x18fbf50;  1 drivers
v0x18f5d60_0 .net *"_ivl_8", 0 0, L_0x18f9850;  1 drivers
v0x18f5e40_0 .net *"_ivl_80", 0 0, L_0x18fc110;  1 drivers
v0x18f5f20_0 .net *"_ivl_82", 0 0, L_0x18fc220;  1 drivers
v0x18f6000_0 .net *"_ivl_84", 0 0, L_0x18fc490;  1 drivers
v0x18f60e0_0 .net *"_ivl_86", 0 0, L_0x18fc500;  1 drivers
v0x18f61c0_0 .net *"_ivl_88", 0 0, L_0x18fc730;  1 drivers
v0x18f62a0_0 .net *"_ivl_90", 0 0, L_0x18fca00;  1 drivers
v0x18f6380_0 .net *"_ivl_92", 0 0, L_0x18fce50;  1 drivers
v0x18f6460_0 .net *"_ivl_94", 0 0, L_0x18fcf60;  1 drivers
v0x18f6540_0 .net *"_ivl_96", 0 0, L_0x18fd370;  1 drivers
v0x18f6620_0 .net *"_ivl_98", 0 0, L_0x18fd430;  1 drivers
v0x18f6b10_0 .net "a", 0 0, v0x18f2080_0;  alias, 1 drivers
v0x18f6bb0_0 .net "b", 0 0, v0x18f2120_0;  alias, 1 drivers
v0x18f6ca0_0 .net "c", 0 0, v0x18f21c0_0;  alias, 1 drivers
v0x18f6d90_0 .net "d", 0 0, v0x18f2300_0;  alias, 1 drivers
v0x18f6e80_0 .net "out_pos", 0 0, L_0x18ff1d0;  alias, 1 drivers
v0x18f6f40_0 .net "out_sop", 0 0, L_0x18fa0c0;  alias, 1 drivers
S_0x18f70c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18a3100;
 .timescale -12 -12;
E_0x18899f0 .event anyedge, v0x18f7eb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f7eb0_0;
    %nor/r;
    %assign/vec4 v0x18f7eb0_0, 0;
    %wait E_0x18899f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f1550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f23f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f2490_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18f1550;
T_4 ;
    %wait E_0x18a18e0;
    %load/vec4 v0x18f2530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f23f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18f1550;
T_5 ;
    %wait E_0x18a1780;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %wait E_0x18a1780;
    %load/vec4 v0x18f23f0_0;
    %store/vec4 v0x18f2490_0, 0, 1;
    %fork t_1, S_0x18f1880;
    %jmp t_0;
    .scope S_0x18f1880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f1ac0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18f1ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18a1780;
    %load/vec4 v0x18f1ac0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f1ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18f1ac0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18f1550;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18a18e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18f2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f2120_0, 0;
    %assign/vec4 v0x18f2080_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x18f23f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x18f2490_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18a3100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f7a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f7eb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18a3100;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f7a50_0;
    %inv;
    %store/vec4 v0x18f7a50_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18a3100;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f2260_0, v0x18f8020_0, v0x18f7870_0, v0x18f7910_0, v0x18f79b0_0, v0x18f7af0_0, v0x18f7d70_0, v0x18f7cd0_0, v0x18f7c30_0, v0x18f7b90_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18a3100;
T_9 ;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18a3100;
T_10 ;
    %wait E_0x18a18e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f7e10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
    %load/vec4 v0x18f7f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f7e10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18f7d70_0;
    %load/vec4 v0x18f7d70_0;
    %load/vec4 v0x18f7cd0_0;
    %xor;
    %load/vec4 v0x18f7d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x18f7c30_0;
    %load/vec4 v0x18f7c30_0;
    %load/vec4 v0x18f7b90_0;
    %xor;
    %load/vec4 v0x18f7c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x18f7e10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7e10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response21/top_module.sv";
