Vivado Simulator 2014.4
Time resolution is 1 ps
$finish called at time : 60 ns : File "C:/Users/DELL/OneDrive/Documents/Verilog/Lab_verilog/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sim_1/new/reg_file_test.v" Line 37
39
