<!-- A diagram for the SLICEL is shown in;
    7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016
    Figure 2-4: Diagram of SLICEL

    COMMON_SLICE is the common wiring between SLICEL and SLICEM.

    Note: For SLICEL, the AMC31 input is left unconnected.
  -->
<pb_type name="BLK_IG-COMMON_SLICE" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">

  <input name="DX" num_pins="1"/>
  <input name="CX" num_pins="1"/>
  <input name="BX" num_pins="1"/>
  <input name="AX" num_pins="1"/>

  <input name="DO6" num_pins="1"/>
  <input name="CO6" num_pins="1"/>
  <input name="BO6" num_pins="1"/>
  <input name="AO6" num_pins="1"/>

  <input name="DO5" num_pins="1"/>
  <input name="CO5" num_pins="1"/>
  <input name="BO5" num_pins="1"/>
  <input name="AO5" num_pins="1"/>

  <input name="SR" num_pins="1"/>
  <input name="CE" num_pins="1"/>

  <input name="F7AMUX_O" num_pins="1"/>
  <input name="F7BMUX_O" num_pins="1"/>
  <input name="F8MUX_O" num_pins="1"/>

  <!-- This input in unconnected on SLICEL -->
  <input name="AMC31" num_pins="1"/>

  <clock name="CLK" num_pins="1"/>

  <input  name="CIN"  num_pins="1"/>
  <output name="COUT" num_pins="1"/>

  <output name="DMUX" num_pins="1"/>
  <output name="D"    num_pins="1"/>
  <output name="DQ"   num_pins="1"/>

  <output name="CMUX" num_pins="1"/>
  <output name="C"    num_pins="1"/>
  <output name="CQ"   num_pins="1"/>

  <output name="BMUX" num_pins="1"/>
  <output name="B"    num_pins="1"/>
  <output name="BQ"   num_pins="1"/>

  <output name="AMUX" num_pins="1"/>
  <output name="A"    num_pins="1"/>
  <output name="AQ"   num_pins="1"/>


  <xi:include href="../ff/ff.pb_type.xml" />

  <!-- CARRY4 logic -->
  <xi:include href="carry/carry0.pb_type.xml" />

  <pb_type name="BEL_BB-CARRY" blif_model=".subckt CARRY" num_pb="3">
    <xi:include href="carry/carry.pb_type.xml"
                xpointer="xpointer(pb_type/child::node())" />
  </pb_type>
  <interconnect>
    <!-- 5FF MUXs -->
    <mux name="D5FFMUX" input="BLK_IG-COMMON_SLICE.DX BLK_IG-COMMON_SLICE.DO5" output="BLK_BB-SLICE_FF.D5[3]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.DO5 = D5FF.MUX.A
          BLK_IG-COMMON_SLICE.DX = D5FF.MUX.B
        </meta>
      </metadata>
    </mux>
    <mux name="C5FFMUX" input="BLK_IG-COMMON_SLICE.CX BLK_IG-COMMON_SLICE.CO5" output="BLK_BB-SLICE_FF.D5[2]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.CO5 = C5FF.MUX.A
          BLK_IG-COMMON_SLICE.CX = C5FF.MUX.B
        </meta>
      </metadata>
    </mux>
    <mux name="B5FFMUX" input="BLK_IG-COMMON_SLICE.BX BLK_IG-COMMON_SLICE.BO5" output="BLK_BB-SLICE_FF.D5[1]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.BO5 = B5FF.MUX.A
          BLK_IG-COMMON_SLICE.BX = B5FF.MUX.B
        </meta>
      </metadata>
    </mux>
    <mux name="A5FFMUX" input="BLK_IG-COMMON_SLICE.AX BLK_IG-COMMON_SLICE.AO5" output="BLK_BB-SLICE_FF.D5[0]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.AO5 = A5FF.MUX.A
          BLK_IG-COMMON_SLICE.AX = A5FF.MUX.B
        </meta>
      </metadata>
    </mux>

    <!-- [A-D]MUX -->
    <mux name="DMUX"
      input="BLK_IG-COMMON_SLICE.AMC31 BLK_BB-SLICE_FF.Q5[3] BEL_BB-CARRY[2].O BEL_BB-CARRY[2].CO_FABRIC BLK_IG-COMMON_SLICE.DO6 BLK_IG-COMMON_SLICE.DO5"
      output="BLK_IG-COMMON_SLICE.DMUX">
      <metadata>
        <meta name="fasm_mux">
          <!-- TODO: Test that this mux defaults to AMC31 -->
          BLK_IG-COMMON_SLICE.AMC31 = NONE
          BLK_BB-SLICE_FF.Q5[3] = DOUTMUX.D5Q
          BLK_IG-COMMON_SLICE.DO5 = DOUTMUX.O5
          BLK_IG-COMMON_SLICE.DO6 = DOUTMUX.O6
          BEL_BB-CARRY[2].CO_FABRIC = DOUTMUX.CY
          BEL_BB-CARRY[2].O = DOUTMUX.XOR
        </meta>
      </metadata>
    </mux>
    <mux name="CMUX"
      input="BLK_BB-SLICE_FF.Q5[2] BEL_BB-CARRY[1].O BEL_BB-CARRY[1].CO_FABRIC BLK_IG-COMMON_SLICE.CO6 BLK_IG-COMMON_SLICE.CO5 BLK_IG-COMMON_SLICE.F7BMUX_O"
      output="BLK_IG-COMMON_SLICE.CMUX" >
      <metadata>
        <meta name="fasm_mux">
          BLK_BB-SLICE_FF.Q5[2] = COUTMUX.C5Q
          BLK_IG-COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          BLK_IG-COMMON_SLICE.CO5 = COUTMUX.O5
          BLK_IG-COMMON_SLICE.CO6 = COUTMUX.O6
          BEL_BB-CARRY[1].CO_FABRIC = COUTMUX.CY
          BEL_BB-CARRY[1].O = COUTMUX.XOR
        </meta>
      </metadata>
    </mux>
    <mux name="BMUX"
      input="BLK_BB-SLICE_FF.Q5[1] BEL_BB-CARRY[0].O BEL_BB-CARRY[0].CO_FABRIC BLK_IG-COMMON_SLICE.BO6 BLK_IG-COMMON_SLICE.BO5 BLK_IG-COMMON_SLICE.F8MUX_O"
      output="BLK_IG-COMMON_SLICE.BMUX" >
      <metadata>
        <meta name="fasm_mux">
          BLK_BB-SLICE_FF.Q5[1] = BOUTMUX.B5Q
          BLK_IG-COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          BLK_IG-COMMON_SLICE.BO5 = BOUTMUX.O5
          BLK_IG-COMMON_SLICE.BO6 = BOUTMUX.O6
          BEL_BB-CARRY[0].CO_FABRIC = BOUTMUX.CY
          BEL_BB-CARRY[0].O = BOUTMUX.XOR
        </meta>
      </metadata>
    </mux>
    <mux name="AMUX"
      input="BLK_BB-SLICE_FF.Q5[0] BEL_BB-CARRY0.O BEL_BB-CARRY0.CO_FABRIC BLK_IG-COMMON_SLICE.AO6 BLK_IG-COMMON_SLICE.AO5 BLK_IG-COMMON_SLICE.F7AMUX_O"
      output="BLK_IG-COMMON_SLICE.AMUX" >
      <metadata>
        <meta name="fasm_mux">
          BLK_BB-SLICE_FF.Q5[0] = AOUTMUX.A5Q
          BLK_IG-COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          BLK_IG-COMMON_SLICE.AO5 = AOUTMUX.O5
          BLK_IG-COMMON_SLICE.AO6 = AOUTMUX.O6
          BEL_BB-CARRY0.CO_FABRIC = AOUTMUX.CY
          BEL_BB-CARRY0.O = AOUTMUX.XOR
        </meta>
      </metadata>
    </mux>

    <!-- [A-D]FFMUX -->
    <mux name="DFFMUX"
      input="BEL_BB-CARRY[2].O BEL_BB-CARRY[2].CO_FABRIC BLK_IG-COMMON_SLICE.DO6 BLK_IG-COMMON_SLICE.DO5 BLK_IG-COMMON_SLICE.DX"
      output="BLK_BB-SLICE_FF.D[3]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.DX = DFF.DMUX.DX
          BLK_IG-COMMON_SLICE.DO5 = DFF.DMUX.O5
          BLK_IG-COMMON_SLICE.DO6 = DFF.DMUX.O6
          BEL_BB-CARRY[2].CO_FABRIC = DFF.DMUX.CY
          BEL_BB-CARRY[2].O = DFF.DMUX.XOR
        </meta>
      </metadata>
    </mux>
    <mux name="CFFMUX"
      input="BEL_BB-CARRY[1].O BEL_BB-CARRY[1].CO_FABRIC BLK_IG-COMMON_SLICE.CO6 BLK_IG-COMMON_SLICE.CO5 BLK_IG-COMMON_SLICE.CX BLK_IG-COMMON_SLICE.F7BMUX_O"
      output="BLK_BB-SLICE_FF.D[2]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.CX = CFF.DMUX.CX
          BLK_IG-COMMON_SLICE.F7BMUX_O = CFF.DMUX.F7
          BLK_IG-COMMON_SLICE.CO5 = CFF.DMUX.O5
          BLK_IG-COMMON_SLICE.CO6 = CFF.DMUX.O6
          BEL_BB-CARRY[1].CO_FABRIC = CFF.DMUX.CY
          BEL_BB-CARRY[1].O = CFF.DMUX.XOR
        </meta>
      </metadata>
    </mux>
    <mux name="BFFMUX"
      input="BEL_BB-CARRY[0].O BEL_BB-CARRY[0].CO_FABRIC BLK_IG-COMMON_SLICE.BO6 BLK_IG-COMMON_SLICE.BO5 BLK_IG-COMMON_SLICE.BX BLK_IG-COMMON_SLICE.F8MUX_O"
      output="BLK_BB-SLICE_FF.D[1]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.BX = BFF.DMUX.BX
          BLK_IG-COMMON_SLICE.F8MUX_O = BFF.DMUX.F8
          BLK_IG-COMMON_SLICE.BO5 = BFF.DMUX.O5
          BLK_IG-COMMON_SLICE.BO6 = BFF.DMUX.O6
          BEL_BB-CARRY[0].CO_FABRIC = BFF.DMUX.CY
          BEL_BB-CARRY[0].O = BFF.DMUX.XOR
        </meta>
      </metadata>
    </mux>
    <mux name="AFFMUX"
      input="BEL_BB-CARRY0.O BEL_BB-CARRY0.CO_FABRIC BLK_IG-COMMON_SLICE.AO6 BLK_IG-COMMON_SLICE.AO5 BLK_IG-COMMON_SLICE.AX BLK_IG-COMMON_SLICE.F7AMUX_O"
      output="BLK_BB-SLICE_FF.D[0]" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.AX = AFF.DMUX.AX
          BLK_IG-COMMON_SLICE.F7AMUX_O = AFF.DMUX.F7
          BLK_IG-COMMON_SLICE.AO5 = AFF.DMUX.O5
          BLK_IG-COMMON_SLICE.AO6 = AFF.DMUX.O6
          BEL_BB-CARRY0.CO_FABRIC = AFF.DMUX.CY
          BEL_BB-CARRY0.O = AFF.DMUX.XOR
        </meta>
      </metadata>
    </mux>

    <!-- [A-F]Q outputs -->
    <direct name="AFF" input="BLK_BB-SLICE_FF.Q[0]" output="BLK_IG-COMMON_SLICE.AQ" />
    <direct name="BFF" input="BLK_BB-SLICE_FF.Q[1]" output="BLK_IG-COMMON_SLICE.BQ" />
    <direct name="CFF" input="BLK_BB-SLICE_FF.Q[2]" output="BLK_IG-COMMON_SLICE.CQ" />
    <direct name="DFF" input="BLK_BB-SLICE_FF.Q[3]" output="BLK_IG-COMMON_SLICE.DQ" />

    <!-- LUT O6 output -->
    <direct name="BLK_IG-COMMON_SLICE_DOUT" input="BLK_IG-COMMON_SLICE.DO6" output="BLK_IG-COMMON_SLICE.D" />
    <direct name="BLK_IG-COMMON_SLICE_COUT" input="BLK_IG-COMMON_SLICE.CO6" output="BLK_IG-COMMON_SLICE.C" />
    <direct name="BLK_IG-COMMON_SLICE_BOUT" input="BLK_IG-COMMON_SLICE.BO6" output="BLK_IG-COMMON_SLICE.B" />
    <direct name="BLK_IG-COMMON_SLICE_AOUT" input="BLK_IG-COMMON_SLICE.AO6" output="BLK_IG-COMMON_SLICE.A" />

    <!-- Carry -->

    <!-- Carry initialization -->
    <direct name="PRECYINIT_MUX"
      input="BLK_IG-COMMON_SLICE.AX"
      output="BEL_BB-CARRY0.CI_INIT">
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
      </metadata>
    </direct>>

    <direct name="CIN_TO_CARRY0" input="BLK_IG-COMMON_SLICE.CIN" output="BEL_BB-CARRY0.CI" >
      <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-COMMON_SLICE.CIN" out_port="BEL_BB-CARRY0.CI"/>
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
      </metadata>
    </direct>

    <!-- Tile internal carry -->
    <direct name="CARRY0_TO_CARRY1"    input="BEL_BB-CARRY0.CO_CHAIN"   output="BEL_BB-CARRY[0].CI"      >
      <pack_pattern name="CARRYCHAIN" in_port="BEL_BB-CARRY0.CO_CHAIN" out_port="BEL_BB-CARRY[0].CI"/>
    </direct>
    <direct name="CARRY1_TO_CARRY2"    input="BEL_BB-CARRY[0].CO_CHAIN"   output="BEL_BB-CARRY[1].CI"      >
      <pack_pattern name="CARRYCHAIN" in_port="BEL_BB-CARRY[0].CO_CHAIN" out_port="BEL_BB-CARRY[1].CI"/>
    </direct>
    <direct name="CARRY2_TO_CARRY3"    input="BEL_BB-CARRY[1].CO_CHAIN"   output="BEL_BB-CARRY[2].CI"      >
      <pack_pattern name="CARRYCHAIN" in_port="BEL_BB-CARRY[1].CO_CHAIN" out_port="BEL_BB-CARRY[2].CI"/>
   </direct>

    <!-- Carry selects -->
    <direct name="CARRY_S3" input="BLK_IG-COMMON_SLICE.DO6" output="BEL_BB-CARRY[2].S" />
    <direct name="CARRY_S2" input="BLK_IG-COMMON_SLICE.CO6" output="BEL_BB-CARRY[1].S" />
    <direct name="CARRY_S1" input="BLK_IG-COMMON_SLICE.BO6" output="BEL_BB-CARRY[0].S" />
    <direct name="CARRY_S0" input="BLK_IG-COMMON_SLICE.AO6" output="BEL_BB-CARRY0.S" />

    <!-- Carry MUXCY.DI -->
    <mux name="CARRY_DI3" input="BLK_IG-COMMON_SLICE.DO5 BLK_IG-COMMON_SLICE.DX" output="BEL_BB-CARRY[2].DI" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.DO5 = CARRY4.DCY0
          BLK_IG-COMMON_SLICE.DX = NULL
        </meta>
      </metadata>
    </mux>
    <mux name="CARRY_DI2" input="BLK_IG-COMMON_SLICE.CO5 BLK_IG-COMMON_SLICE.CX" output="BEL_BB-CARRY[1].DI" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.CO5 = CARRY4.CCY0
          BLK_IG-COMMON_SLICE.CX = NULL
        </meta>
      </metadata>
    </mux>
    <mux name="CARRY_DI1" input="BLK_IG-COMMON_SLICE.BO5 BLK_IG-COMMON_SLICE.BX" output="BEL_BB-CARRY[0].DI" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.BO5 = CARRY4.BCY0
          BLK_IG-COMMON_SLICE.BX = NULL
        </meta>
      </metadata>
    </mux>
    <mux name="CARRY_DI0" input="BLK_IG-COMMON_SLICE.AO5 BLK_IG-COMMON_SLICE.AX" output="BEL_BB-CARRY0.DI" >
      <metadata>
        <meta name="fasm_mux">
          BLK_IG-COMMON_SLICE.AO5 = CARRY4.ACY0
          BLK_IG-COMMON_SLICE.AX = NULL
        </meta>
      </metadata>
    </mux>

    <direct name="COUT" input="BEL_BB-CARRY[2].CO_CHAIN" output="BLK_IG-COMMON_SLICE.COUT" >
      <pack_pattern name="CARRYCHAIN" in_port="BEL_BB-CARRY[2].CO_CHAIN" out_port="BLK_IG-COMMON_SLICE.COUT"/>
    </direct>

    <!-- Clock, Clock Enable and Reset -->
    <direct name="CK" input="BLK_IG-COMMON_SLICE.CLK" output="BLK_BB-SLICE_FF.CK"/>
    <direct name="CE" input="BLK_IG-COMMON_SLICE.CE"  output="BLK_BB-SLICE_FF.CE"/>
    <direct name="SR" input="BLK_IG-COMMON_SLICE.SR"  output="BLK_BB-SLICE_FF.SR"/>

  </interconnect>
  <metadata>
    <meta name="fasm_features">
      <!-- Because VPR cannot understand muxes that either tied to a  -->
      <!-- constant or a port, VPR always connects CE and SR.  -->
      <!-- Once VPR can understand the CEUSEDMUX and SRUSEDMUX, it can choose -->
      <!-- whether CEUSEDMUX and SRUSEDMUX should be set or not.  -->
      CEUSEDMUX
      SRUSEDMUX
    </meta>
  </metadata>
</pb_type>
