<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18" pn="GW2A-LV18PG484C8/I7">gw2a18-004</Device>
    <FileList>
        <File path="src/Asyn_Fifo.v" type="file.verilog" enable="1"/>
        <File path="src/DPHY_TX_TOP.v" type="file.verilog" enable="1"/>
        <File path="src/Dul_Ram.v" type="file.verilog" enable="1"/>
        <File path="src/afifo.v" type="file.verilog" enable="1"/>
        <File path="src/colorbar_test.v" type="file.verilog" enable="1"/>
        <File path="src/gw_pll/gw_pll.v" type="file.verilog" enable="1"/>
        <File path="src/gw_pll_mipi/gw_pll_mipi.v" type="file.verilog" enable="1"/>
        <File path="src/ivideo_dynamic_top.v" type="file.verilog" enable="1"/>
        <File path="src/lcd_backlight_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/lvds2mipi_defines.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_data_rd_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_dsi_top.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_hs_lp_tx.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_packetizer.v" type="file.verilog" enable="1"/>
        <File path="src/mipi_screen_init.v" type="file.verilog" enable="1"/>
        <File path="src/rgb48bit_to4ch16bit_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/rgb_data_asyfifo.v" type="file.verilog" enable="1"/>
        <File path="src/serdes_rst_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/ivideo_dynamic.cst" type="file.cst" enable="1"/>
        <File path="src/ivideo_dynamic.sdc" type="file.sdc" enable="0"/>
    </FileList>
</Project>
